Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../sw/tests/test_mesh_gemv_noc && cd ../sw/tests/test_mesh_gemv_noc && mkdir -p build
cp ./build/bin/test_mesh_gemv_noc ../sw/tests/test_mesh_gemv_noc/build/verif
objcopy --srec-len 1 --output-target=srec ../sw/tests/test_mesh_gemv_noc/build/verif ../sw/tests/test_mesh_gemv_noc/build/verif.s19
scripts/parse_s19.pl ../sw/tests/test_mesh_gemv_noc/build/verif.s19 > ../sw/tests/test_mesh_gemv_noc/build/verif.txt
python3 scripts/s19tomem.py ../sw/tests/test_mesh_gemv_noc/build/verif.txt ../sw/tests/test_mesh_gemv_noc/build/stim_instr.txt ../sw/tests/test_mesh_gemv_noc/build/stim_data.txt	
cd ../sw/tests/test_mesh_gemv_noc													&& \
cp -sf ../../../sim/modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../sim/work work         			
riscv32-unknown-elf-objdump -d -S ../sw/tests/test_mesh_gemv_noc/build/verif > ../sw/tests/test_mesh_gemv_noc/build/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../sw/tests/test_mesh_gemv_noc/build/verif > ../sw/tests/test_mesh_gemv_noc/build/verif.objdump
python3 scripts/objdump2itb.py ../sw/tests/test_mesh_gemv_noc/build/verif.objdump > ../sw/tests/test_mesh_gemv_noc/build/verif.itb
cd /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA 												&& \
make run test=test_mesh_gemv_noc gui=0 mesh_dv=1
make[1]: Entering directory '/scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA'
cd sw/tests &&							\
mkdir -p test_mesh_gemv_noc &&							\
cd test_mesh_gemv_noc &&								\
mkdir -p build								
riscv32-unknown-elf-gcc -march=rv32imafc -mabi=ilp32f -D__riscv__ -O3 -g -Wextra -Wall -Wno-unused-parameter -Wno-unused-variable -Wno-unused-function -Wundef -fdata-sections -ffunction-sections -MMD -MP -c sw/kernel/crt0.S -o sw/tests/test_mesh_gemv_noc/build/crt0.o
cd sw/tests/test_mesh_gemv_noc;                                                                		 \
questa-2025.1 vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a"                 \
+INST_HEX=build/stim_instr.txt                                                                    \
+DATA_HEX=build/stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC100000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log   +log_file_64=./core_64_traces.log   +log_file_65=./core_65_traces.log   +log_file_66=./core_66_traces.log   +log_file_67=./core_67_traces.log   +log_file_68=./core_68_traces.log   +log_file_69=./core_69_traces.log   +log_file_70=./core_70_traces.log   +log_file_71=./core_71_traces.log   +log_file_72=./core_72_traces.log   +log_file_73=./core_73_traces.log   +log_file_74=./core_74_traces.log   +log_file_75=./core_75_traces.log   +log_file_76=./core_76_traces.log   +log_file_77=./core_77_traces.log   +log_file_78=./core_78_traces.log   +log_file_79=./core_79_traces.log   +log_file_80=./core_80_traces.log   +log_file_81=./core_81_traces.log   +log_file_82=./core_82_traces.log   +log_file_83=./core_83_traces.log   +log_file_84=./core_84_traces.log   +log_file_85=./core_85_traces.log   +log_file_86=./core_86_traces.log   +log_file_87=./core_87_traces.log   +log_file_88=./core_88_traces.log   +log_file_89=./core_89_traces.log   +log_file_90=./core_90_traces.log   +log_file_91=./core_91_traces.log   +log_file_92=./core_92_traces.log   +log_file_93=./core_93_traces.log   +log_file_94=./core_94_traces.log   +log_file_95=./core_95_traces.log   +log_file_96=./core_96_traces.log   +log_file_97=./core_97_traces.log   +log_file_98=./core_98_traces.log   +log_file_99=./core_99_traces.log   +log_file_100=./core_100_traces.log   +log_file_101=./core_101_traces.log   +log_file_102=./core_102_traces.log   +log_file_103=./core_103_traces.log   +log_file_104=./core_104_traces.log   +log_file_105=./core_105_traces.log   +log_file_106=./core_106_traces.log   +log_file_107=./core_107_traces.log   +log_file_108=./core_108_traces.log   +log_file_109=./core_109_traces.log   +log_file_110=./core_110_traces.log   +log_file_111=./core_111_traces.log   +log_file_112=./core_112_traces.log   +log_file_113=./core_113_traces.log   +log_file_114=./core_114_traces.log   +log_file_115=./core_115_traces.log   +log_file_116=./core_116_traces.log   +log_file_117=./core_117_traces.log   +log_file_118=./core_118_traces.log   +log_file_119=./core_119_traces.log   +log_file_120=./core_120_traces.log   +log_file_121=./core_121_traces.log   +log_file_122=./core_122_traces.log   +log_file_123=./core_123_traces.log   +log_file_124=./core_124_traces.log   +log_file_125=./core_125_traces.log   +log_file_126=./core_126_traces.log   +log_file_127=./core_127_traces.log   +log_file_128=./core_128_traces.log   +log_file_129=./core_129_traces.log   +log_file_130=./core_130_traces.log   +log_file_131=./core_131_traces.log   +log_file_132=./core_132_traces.log   +log_file_133=./core_133_traces.log   +log_file_134=./core_134_traces.log   +log_file_135=./core_135_traces.log   +log_file_136=./core_136_traces.log   +log_file_137=./core_137_traces.log   +log_file_138=./core_138_traces.log   +log_file_139=./core_139_traces.log   +log_file_140=./core_140_traces.log   +log_file_141=./core_141_traces.log   +log_file_142=./core_142_traces.log   +log_file_143=./core_143_traces.log   +log_file_144=./core_144_traces.log   +log_file_145=./core_145_traces.log   +log_file_146=./core_146_traces.log   +log_file_147=./core_147_traces.log   +log_file_148=./core_148_traces.log   +log_file_149=./core_149_traces.log   +log_file_150=./core_150_traces.log   +log_file_151=./core_151_traces.log   +log_file_152=./core_152_traces.log   +log_file_153=./core_153_traces.log   +log_file_154=./core_154_traces.log   +log_file_155=./core_155_traces.log   +log_file_156=./core_156_traces.log   +log_file_157=./core_157_traces.log   +log_file_158=./core_158_traces.log   +log_file_159=./core_159_traces.log   +log_file_160=./core_160_traces.log   +log_file_161=./core_161_traces.log   +log_file_162=./core_162_traces.log   +log_file_163=./core_163_traces.log   +log_file_164=./core_164_traces.log   +log_file_165=./core_165_traces.log   +log_file_166=./core_166_traces.log   +log_file_167=./core_167_traces.log   +log_file_168=./core_168_traces.log   +log_file_169=./core_169_traces.log   +log_file_170=./core_170_traces.log   +log_file_171=./core_171_traces.log   +log_file_172=./core_172_traces.log   +log_file_173=./core_173_traces.log   +log_file_174=./core_174_traces.log   +log_file_175=./core_175_traces.log   +log_file_176=./core_176_traces.log   +log_file_177=./core_177_traces.log   +log_file_178=./core_178_traces.log   +log_file_179=./core_179_traces.log   +log_file_180=./core_180_traces.log   +log_file_181=./core_181_traces.log   +log_file_182=./core_182_traces.log   +log_file_183=./core_183_traces.log   +log_file_184=./core_184_traces.log   +log_file_185=./core_185_traces.log   +log_file_186=./core_186_traces.log   +log_file_187=./core_187_traces.log   +log_file_188=./core_188_traces.log   +log_file_189=./core_189_traces.log   +log_file_190=./core_190_traces.log   +log_file_191=./core_191_traces.log   +log_file_192=./core_192_traces.log   +log_file_193=./core_193_traces.log   +log_file_194=./core_194_traces.log   +log_file_195=./core_195_traces.log   +log_file_196=./core_196_traces.log   +log_file_197=./core_197_traces.log   +log_file_198=./core_198_traces.log   +log_file_199=./core_199_traces.log   +log_file_200=./core_200_traces.log   +log_file_201=./core_201_traces.log   +log_file_202=./core_202_traces.log   +log_file_203=./core_203_traces.log   +log_file_204=./core_204_traces.log   +log_file_205=./core_205_traces.log   +log_file_206=./core_206_traces.log   +log_file_207=./core_207_traces.log   +log_file_208=./core_208_traces.log   +log_file_209=./core_209_traces.log   +log_file_210=./core_210_traces.log   +log_file_211=./core_211_traces.log   +log_file_212=./core_212_traces.log   +log_file_213=./core_213_traces.log   +log_file_214=./core_214_traces.log   +log_file_215=./core_215_traces.log   +log_file_216=./core_216_traces.log   +log_file_217=./core_217_traces.log   +log_file_218=./core_218_traces.log   +log_file_219=./core_219_traces.log   +log_file_220=./core_220_traces.log   +log_file_221=./core_221_traces.log   +log_file_222=./core_222_traces.log   +log_file_223=./core_223_traces.log   +log_file_224=./core_224_traces.log   +log_file_225=./core_225_traces.log   +log_file_226=./core_226_traces.log   +log_file_227=./core_227_traces.log   +log_file_228=./core_228_traces.log   +log_file_229=./core_229_traces.log   +log_file_230=./core_230_traces.log   +log_file_231=./core_231_traces.log   +log_file_232=./core_232_traces.log   +log_file_233=./core_233_traces.log   +log_file_234=./core_234_traces.log   +log_file_235=./core_235_traces.log   +log_file_236=./core_236_traces.log   +log_file_237=./core_237_traces.log   +log_file_238=./core_238_traces.log   +log_file_239=./core_239_traces.log   +log_file_240=./core_240_traces.log   +log_file_241=./core_241_traces.log   +log_file_242=./core_242_traces.log   +log_file_243=./core_243_traces.log   +log_file_244=./core_244_traces.log   +log_file_245=./core_245_traces.log   +log_file_246=./core_246_traces.log   +log_file_247=./core_247_traces.log   +log_file_248=./core_248_traces.log   +log_file_249=./core_249_traces.log   +log_file_250=./core_250_traces.log   +log_file_251=./core_251_traces.log   +log_file_252=./core_252_traces.log   +log_file_253=./core_253_traces.log   +log_file_254=./core_254_traces.log   +log_file_255=./core_255_traces.log                                                                                             \
+itb_file=build/verif.itb
Reading pref.tcl

# 2025.1_2

# vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a" "+INST_HEX=build/stim_instr.txt" "+DATA_HEX=build/stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC100000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+log_file_64=./core_64_traces.log" "+log_file_65=./core_65_traces.log" "+log_file_66=./core_66_traces.log" "+log_file_67=./core_67_traces.log" "+log_file_68=./core_68_traces.log" "+log_file_69=./core_69_traces.log" "+log_file_70=./core_70_traces.log" "+log_file_71=./core_71_traces.log" "+log_file_72=./core_72_traces.log" "+log_file_73=./core_73_traces.log" "+log_file_74=./core_74_traces.log" "+log_file_75=./core_75_traces.log" "+log_file_76=./core_76_traces.log" "+log_file_77=./core_77_traces.log" "+log_file_78=./core_78_traces.log" "+log_file_79=./core_79_traces.log" "+log_file_80=./core_80_traces.log" "+log_file_81=./core_81_traces.log" "+log_file_82=./core_82_traces.log" "+log_file_83=./core_83_traces.log" "+log_file_84=./core_84_traces.log" "+log_file_85=./core_85_traces.log" "+log_file_86=./core_86_traces.log" "+log_file_87=./core_87_traces.log" "+log_file_88=./core_88_traces.log" "+log_file_89=./core_89_traces.log" "+log_file_90=./core_90_traces.log" "+log_file_91=./core_91_traces.log" "+log_file_92=./core_92_traces.log" "+log_file_93=./core_93_traces.log" "+log_file_94=./core_94_traces.log" "+log_file_95=./core_95_traces.log" "+log_file_96=./core_96_traces.log" "+log_file_97=./core_97_traces.log" "+log_file_98=./core_98_traces.log" "+log_file_99=./core_99_traces.log" "+log_file_100=./core_100_traces.log" "+log_file_101=./core_101_traces.log" "+log_file_102=./core_102_traces.log" "+log_file_103=./core_103_traces.log" "+log_file_104=./core_104_traces.log" "+log_file_105=./core_105_traces.log" "+log_file_106=./core_106_traces.log" "+log_file_107=./core_107_traces.log" "+log_file_108=./core_108_traces.log" "+log_file_109=./core_109_traces.log" "+log_file_110=./core_110_traces.log" "+log_file_111=./core_111_traces.log" "+log_file_112=./core_112_traces.log" "+log_file_113=./core_113_traces.log" "+log_file_114=./core_114_traces.log" "+log_file_115=./core_115_traces.log" "+log_file_116=./core_116_traces.log" "+log_file_117=./core_117_traces.log" "+log_file_118=./core_118_traces.log" "+log_file_119=./core_119_traces.log" "+log_file_120=./core_120_traces.log" "+log_file_121=./core_121_traces.log" "+log_file_122=./core_122_traces.log" "+log_file_123=./core_123_traces.log" "+log_file_124=./core_124_traces.log" "+log_file_125=./core_125_traces.log" "+log_file_126=./core_126_traces.log" "+log_file_127=./core_127_traces.log" "+log_file_128=./core_128_traces.log" "+log_file_129=./core_129_traces.log" "+log_file_130=./core_130_traces.log" "+log_file_131=./core_131_traces.log" "+log_file_132=./core_132_traces.log" "+log_file_133=./core_133_traces.log" "+log_file_134=./core_134_traces.log" "+log_file_135=./core_135_traces.log" "+log_file_136=./core_136_traces.log" "+log_file_137=./core_137_traces.log" "+log_file_138=./core_138_traces.log" "+log_file_139=./core_139_traces.log" "+log_file_140=./core_140_traces.log" "+log_file_141=./core_141_traces.log" "+log_file_142=./core_142_traces.log" "+log_file_143=./core_143_traces.log" "+log_file_144=./core_144_traces.log" "+log_file_145=./core_145_traces.log" "+log_file_146=./core_146_traces.log" "+log_file_147=./core_147_traces.log" "+log_file_148=./core_148_traces.log" "+log_file_149=./core_149_traces.log" "+log_file_150=./core_150_traces.log" "+log_file_151=./core_151_traces.log" "+log_file_152=./core_152_traces.log" "+log_file_153=./core_153_traces.log" "+log_file_154=./core_154_traces.log" "+log_file_155=./core_155_traces.log" "+log_file_156=./core_156_traces.log" "+log_file_157=./core_157_traces.log" "+log_file_158=./core_158_traces.log" "+log_file_159=./core_159_traces.log" "+log_file_160=./core_160_traces.log" "+log_file_161=./core_161_traces.log" "+log_file_162=./core_162_traces.log" "+log_file_163=./core_163_traces.log" "+log_file_164=./core_164_traces.log" "+log_file_165=./core_165_traces.log" "+log_file_166=./core_166_traces.log" "+log_file_167=./core_167_traces.log" "+log_file_168=./core_168_traces.log" "+log_file_169=./core_169_traces.log" "+log_file_170=./core_170_traces.log" "+log_file_171=./core_171_traces.log" "+log_file_172=./core_172_traces.log" "+log_file_173=./core_173_traces.log" "+log_file_174=./core_174_traces.log" "+log_file_175=./core_175_traces.log" "+log_file_176=./core_176_traces.log" "+log_file_177=./core_177_traces.log" "+log_file_178=./core_178_traces.log" "+log_file_179=./core_179_traces.log" "+log_file_180=./core_180_traces.log" "+log_file_181=./core_181_traces.log" "+log_file_182=./core_182_traces.log" "+log_file_183=./core_183_traces.log" "+log_file_184=./core_184_traces.log" "+log_file_185=./core_185_traces.log" "+log_file_186=./core_186_traces.log" "+log_file_187=./core_187_traces.log" "+log_file_188=./core_188_traces.log" "+log_file_189=./core_189_traces.log" "+log_file_190=./core_190_traces.log" "+log_file_191=./core_191_traces.log" "+log_file_192=./core_192_traces.log" "+log_file_193=./core_193_traces.log" "+log_file_194=./core_194_traces.log" "+log_file_195=./core_195_traces.log" "+log_file_196=./core_196_traces.log" "+log_file_197=./core_197_traces.log" "+log_file_198=./core_198_traces.log" "+log_file_199=./core_199_traces.log" "+log_file_200=./core_200_traces.log" "+log_file_201=./core_201_traces.log" "+log_file_202=./core_202_traces.log" "+log_file_203=./core_203_traces.log" "+log_file_204=./core_204_traces.log" "+log_file_205=./core_205_traces.log" "+log_file_206=./core_206_traces.log" "+log_file_207=./core_207_traces.log" "+log_file_208=./core_208_traces.log" "+log_file_209=./core_209_traces.log" "+log_file_210=./core_210_traces.log" "+log_file_211=./core_211_traces.log" "+log_file_212=./core_212_traces.log" "+log_file_213=./core_213_traces.log" "+log_file_214=./core_214_traces.log" "+log_file_215=./core_215_traces.log" "+log_file_216=./core_216_traces.log" "+log_file_217=./core_217_traces.log" "+log_file_218=./core_218_traces.log" "+log_file_219=./core_219_traces.log" "+log_file_220=./core_220_traces.log" "+log_file_221=./core_221_traces.log" "+log_file_222=./core_222_traces.log" "+log_file_223=./core_223_traces.log" "+log_file_224=./core_224_traces.log" "+log_file_225=./core_225_traces.log" "+log_file_226=./core_226_traces.log" "+log_file_227=./core_227_traces.log" "+log_file_228=./core_228_traces.log" "+log_file_229=./core_229_traces.log" "+log_file_230=./core_230_traces.log" "+log_file_231=./core_231_traces.log" "+log_file_232=./core_232_traces.log" "+log_file_233=./core_233_traces.log" "+log_file_234=./core_234_traces.log" "+log_file_235=./core_235_traces.log" "+log_file_236=./core_236_traces.log" "+log_file_237=./core_237_traces.log" "+log_file_238=./core_238_traces.log" "+log_file_239=./core_239_traces.log" "+log_file_240=./core_240_traces.log" "+log_file_241=./core_241_traces.log" "+log_file_242=./core_242_traces.log" "+log_file_243=./core_243_traces.log" "+log_file_244=./core_244_traces.log" "+log_file_245=./core_245_traces.log" "+log_file_246=./core_246_traces.log" "+log_file_247=./core_247_traces.log" "+log_file_248=./core_248_traces.log" "+log_file_249=./core_249_traces.log" "+log_file_250=./core_250_traces.log" "+log_file_251=./core_251_traces.log" "+log_file_252=./core_252_traces.log" "+log_file_253=./core_253_traces.log" "+log_file_254=./core_254_traces.log" "+log_file_255=./core_255_traces.log" "+itb_file=build/verif.itb" 
# Start time: 10:24:33 on Nov 28,2025
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.redmule_pkg(fast)
# Loading work.axi_pkg(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_nw_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.magia_tile(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.redmule_top(fast)
# Loading work.redmule_mux(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.redmule_row(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.spill_register(fast)
# Loading work.obi_demux(fast)
# Loading work.local_interconnect(fast)
# Loading work.hci_router(fast)
# Loading work.hci_router_reorder(fast)
# Loading work.hci_arbiter_tree(fast)
# Loading work.hci_router(fast__1)
# Loading work.hci_router_reorder(fast__1)
# Loading work.hci_arbiter_tree(fast__1)
# Loading work.hci_arbiter(fast)
# Loading work.hci_arbiter(fast__1)
# Loading work.hci_arbiter(fast__2)
# Loading work.hci_router(fast__2)
# Loading work.hci_router_reorder(fast__2)
# Loading work.hci_arbiter(fast__3)
# Loading work.l1_spm(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_ctrl(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.rr_arb_tree(fast__5)
# Loading work.tc_sram_impl(fast)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_xbar(fast)
# Loading work.spill_register(fast__5)
# Loading work.spill_register(fast__7)
# Loading work.spill_register(fast__8)
# Loading work.rr_arb_tree(fast__7)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_nw_router(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.floo_nw_chimney(fast)
# Loading work.addr_decode(fast__2)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpnew_top(fast)
# Loading work.rr_arb_tree(fast__11)
# Loading work.rr_arb_tree(fast__12)
# Loading work.rr_arb_tree(fast__13)
# Loading work.rr_arb_tree(fast__14)
# Loading work.rr_arb_tree(fast__15)
# Loading work.rr_arb_tree(fast__16)
# Loading work.xif_if2struct(fast)
# Loading work.local_interconnect(fast__1)
# Loading work.hci_router(fast__3)
# Loading work.hci_router(fast__4)
# Loading work.hci_router(fast__5)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_16x16_pkg(fast)
# Loading work.fractal_sync_16x16(fast)
# Loading work.fractal_sync_8x8_pkg(fast)
# Loading work.fractal_sync_8x8_core(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4_core(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_1d_rf(fast__1)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__3)
# Loading work.fractal_sync_1d_rf(fast__2)
# Loading work.fractal_sync_mp_rf(fast__2)
# Loading work.fractal_sync_1d_remote_rf(fast__5)
# Loading work.fractal_sync_1d_rf(fast__3)
# Loading work.fractal_sync_1d_local_rf(fast__3)
# Loading work.fractal_sync_mp_rf(fast__3)
# Loading work.fractal_sync_1d_remote_rf(fast__7)
# Loading work.axi_dw_upsizer(fast)
# Loading work.rr_arb_tree(fast__17)
# Loading work.rr_arb_tree(fast__18)
# Loading work.rr_arb_tree(fast__19)
# Loading work.spill_register(fast__17)
# Loading work.spill_register(fast__19)
# Loading work.spill_register(fast__20)
# Loading work.rr_arb_tree(fast__20)
# Loading work.floo_nw_chimney(fast__1)
# Loading work.rr_arb_tree(fast__21)
# Loading work.rr_arb_tree(fast__22)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_intf(fast__12)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__8)
# Loading work.hci_core_intf(fast__13)
# Loading work.hci_core_intf(fast__14)
# Loading work.hci_core_intf(fast__17)
# Loading work.hci_core_intf(fast__18)
# Loading work.hci_core_intf(fast__19)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_64
# RISC-V Trace: Writing log to: ./core_64_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_65
# RISC-V Trace: Writing log to: ./core_65_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_66
# RISC-V Trace: Writing log to: ./core_66_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_67
# RISC-V Trace: Writing log to: ./core_67_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_68
# RISC-V Trace: Writing log to: ./core_68_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_69
# RISC-V Trace: Writing log to: ./core_69_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_70
# RISC-V Trace: Writing log to: ./core_70_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_71
# RISC-V Trace: Writing log to: ./core_71_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_72
# RISC-V Trace: Writing log to: ./core_72_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_73
# RISC-V Trace: Writing log to: ./core_73_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_74
# RISC-V Trace: Writing log to: ./core_74_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_75
# RISC-V Trace: Writing log to: ./core_75_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_76
# RISC-V Trace: Writing log to: ./core_76_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_77
# RISC-V Trace: Writing log to: ./core_77_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_78
# RISC-V Trace: Writing log to: ./core_78_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_79
# RISC-V Trace: Writing log to: ./core_79_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_80
# RISC-V Trace: Writing log to: ./core_80_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_81
# RISC-V Trace: Writing log to: ./core_81_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_82
# RISC-V Trace: Writing log to: ./core_82_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_83
# RISC-V Trace: Writing log to: ./core_83_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_84
# RISC-V Trace: Writing log to: ./core_84_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_85
# RISC-V Trace: Writing log to: ./core_85_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_86
# RISC-V Trace: Writing log to: ./core_86_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_87
# RISC-V Trace: Writing log to: ./core_87_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_88
# RISC-V Trace: Writing log to: ./core_88_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_89
# RISC-V Trace: Writing log to: ./core_89_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_90
# RISC-V Trace: Writing log to: ./core_90_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_91
# RISC-V Trace: Writing log to: ./core_91_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_92
# RISC-V Trace: Writing log to: ./core_92_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_93
# RISC-V Trace: Writing log to: ./core_93_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_94
# RISC-V Trace: Writing log to: ./core_94_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_95
# RISC-V Trace: Writing log to: ./core_95_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_96
# RISC-V Trace: Writing log to: ./core_96_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_97
# RISC-V Trace: Writing log to: ./core_97_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_98
# RISC-V Trace: Writing log to: ./core_98_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_99
# RISC-V Trace: Writing log to: ./core_99_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_100
# RISC-V Trace: Writing log to: ./core_100_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_101
# RISC-V Trace: Writing log to: ./core_101_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_102
# RISC-V Trace: Writing log to: ./core_102_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_103
# RISC-V Trace: Writing log to: ./core_103_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_104
# RISC-V Trace: Writing log to: ./core_104_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_105
# RISC-V Trace: Writing log to: ./core_105_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_106
# RISC-V Trace: Writing log to: ./core_106_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_107
# RISC-V Trace: Writing log to: ./core_107_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_108
# RISC-V Trace: Writing log to: ./core_108_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_109
# RISC-V Trace: Writing log to: ./core_109_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_110
# RISC-V Trace: Writing log to: ./core_110_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_111
# RISC-V Trace: Writing log to: ./core_111_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_112
# RISC-V Trace: Writing log to: ./core_112_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_113
# RISC-V Trace: Writing log to: ./core_113_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_114
# RISC-V Trace: Writing log to: ./core_114_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_115
# RISC-V Trace: Writing log to: ./core_115_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_116
# RISC-V Trace: Writing log to: ./core_116_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_117
# RISC-V Trace: Writing log to: ./core_117_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_118
# RISC-V Trace: Writing log to: ./core_118_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_119
# RISC-V Trace: Writing log to: ./core_119_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_120
# RISC-V Trace: Writing log to: ./core_120_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_121
# RISC-V Trace: Writing log to: ./core_121_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_122
# RISC-V Trace: Writing log to: ./core_122_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_123
# RISC-V Trace: Writing log to: ./core_123_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_124
# RISC-V Trace: Writing log to: ./core_124_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_125
# RISC-V Trace: Writing log to: ./core_125_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_126
# RISC-V Trace: Writing log to: ./core_126_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_127
# RISC-V Trace: Writing log to: ./core_127_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_128
# RISC-V Trace: Writing log to: ./core_128_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_129
# RISC-V Trace: Writing log to: ./core_129_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_130
# RISC-V Trace: Writing log to: ./core_130_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_131
# RISC-V Trace: Writing log to: ./core_131_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_132
# RISC-V Trace: Writing log to: ./core_132_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_133
# RISC-V Trace: Writing log to: ./core_133_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_134
# RISC-V Trace: Writing log to: ./core_134_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_135
# RISC-V Trace: Writing log to: ./core_135_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_136
# RISC-V Trace: Writing log to: ./core_136_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_137
# RISC-V Trace: Writing log to: ./core_137_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_138
# RISC-V Trace: Writing log to: ./core_138_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_139
# RISC-V Trace: Writing log to: ./core_139_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_140
# RISC-V Trace: Writing log to: ./core_140_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_141
# RISC-V Trace: Writing log to: ./core_141_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_142
# RISC-V Trace: Writing log to: ./core_142_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_143
# RISC-V Trace: Writing log to: ./core_143_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_144
# RISC-V Trace: Writing log to: ./core_144_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_145
# RISC-V Trace: Writing log to: ./core_145_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_146
# RISC-V Trace: Writing log to: ./core_146_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_147
# RISC-V Trace: Writing log to: ./core_147_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_148
# RISC-V Trace: Writing log to: ./core_148_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_149
# RISC-V Trace: Writing log to: ./core_149_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_150
# RISC-V Trace: Writing log to: ./core_150_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_151
# RISC-V Trace: Writing log to: ./core_151_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_152
# RISC-V Trace: Writing log to: ./core_152_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_153
# RISC-V Trace: Writing log to: ./core_153_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_154
# RISC-V Trace: Writing log to: ./core_154_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_155
# RISC-V Trace: Writing log to: ./core_155_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_156
# RISC-V Trace: Writing log to: ./core_156_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_157
# RISC-V Trace: Writing log to: ./core_157_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_158
# RISC-V Trace: Writing log to: ./core_158_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_159
# RISC-V Trace: Writing log to: ./core_159_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_160
# RISC-V Trace: Writing log to: ./core_160_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_161
# RISC-V Trace: Writing log to: ./core_161_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_162
# RISC-V Trace: Writing log to: ./core_162_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_163
# RISC-V Trace: Writing log to: ./core_163_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_164
# RISC-V Trace: Writing log to: ./core_164_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_165
# RISC-V Trace: Writing log to: ./core_165_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_166
# RISC-V Trace: Writing log to: ./core_166_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_167
# RISC-V Trace: Writing log to: ./core_167_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_168
# RISC-V Trace: Writing log to: ./core_168_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_169
# RISC-V Trace: Writing log to: ./core_169_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_170
# RISC-V Trace: Writing log to: ./core_170_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_171
# RISC-V Trace: Writing log to: ./core_171_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_172
# RISC-V Trace: Writing log to: ./core_172_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_173
# RISC-V Trace: Writing log to: ./core_173_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_174
# RISC-V Trace: Writing log to: ./core_174_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_175
# RISC-V Trace: Writing log to: ./core_175_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_176
# RISC-V Trace: Writing log to: ./core_176_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_177
# RISC-V Trace: Writing log to: ./core_177_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_178
# RISC-V Trace: Writing log to: ./core_178_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_179
# RISC-V Trace: Writing log to: ./core_179_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_180
# RISC-V Trace: Writing log to: ./core_180_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_181
# RISC-V Trace: Writing log to: ./core_181_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_182
# RISC-V Trace: Writing log to: ./core_182_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_183
# RISC-V Trace: Writing log to: ./core_183_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_184
# RISC-V Trace: Writing log to: ./core_184_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_185
# RISC-V Trace: Writing log to: ./core_185_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_186
# RISC-V Trace: Writing log to: ./core_186_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_187
# RISC-V Trace: Writing log to: ./core_187_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_188
# RISC-V Trace: Writing log to: ./core_188_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_189
# RISC-V Trace: Writing log to: ./core_189_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_190
# RISC-V Trace: Writing log to: ./core_190_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_191
# RISC-V Trace: Writing log to: ./core_191_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_192
# RISC-V Trace: Writing log to: ./core_192_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_193
# RISC-V Trace: Writing log to: ./core_193_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_194
# RISC-V Trace: Writing log to: ./core_194_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_195
# RISC-V Trace: Writing log to: ./core_195_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_196
# RISC-V Trace: Writing log to: ./core_196_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_197
# RISC-V Trace: Writing log to: ./core_197_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_198
# RISC-V Trace: Writing log to: ./core_198_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_199
# RISC-V Trace: Writing log to: ./core_199_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_200
# RISC-V Trace: Writing log to: ./core_200_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_201
# RISC-V Trace: Writing log to: ./core_201_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_202
# RISC-V Trace: Writing log to: ./core_202_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_203
# RISC-V Trace: Writing log to: ./core_203_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_204
# RISC-V Trace: Writing log to: ./core_204_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_205
# RISC-V Trace: Writing log to: ./core_205_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_206
# RISC-V Trace: Writing log to: ./core_206_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_207
# RISC-V Trace: Writing log to: ./core_207_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_208
# RISC-V Trace: Writing log to: ./core_208_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_209
# RISC-V Trace: Writing log to: ./core_209_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_210
# RISC-V Trace: Writing log to: ./core_210_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_211
# RISC-V Trace: Writing log to: ./core_211_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_212
# RISC-V Trace: Writing log to: ./core_212_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_213
# RISC-V Trace: Writing log to: ./core_213_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_214
# RISC-V Trace: Writing log to: ./core_214_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_215
# RISC-V Trace: Writing log to: ./core_215_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_216
# RISC-V Trace: Writing log to: ./core_216_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_217
# RISC-V Trace: Writing log to: ./core_217_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_218
# RISC-V Trace: Writing log to: ./core_218_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_219
# RISC-V Trace: Writing log to: ./core_219_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_220
# RISC-V Trace: Writing log to: ./core_220_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_221
# RISC-V Trace: Writing log to: ./core_221_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_222
# RISC-V Trace: Writing log to: ./core_222_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_223
# RISC-V Trace: Writing log to: ./core_223_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_224
# RISC-V Trace: Writing log to: ./core_224_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_225
# RISC-V Trace: Writing log to: ./core_225_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_226
# RISC-V Trace: Writing log to: ./core_226_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_227
# RISC-V Trace: Writing log to: ./core_227_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_228
# RISC-V Trace: Writing log to: ./core_228_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_229
# RISC-V Trace: Writing log to: ./core_229_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_230
# RISC-V Trace: Writing log to: ./core_230_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_231
# RISC-V Trace: Writing log to: ./core_231_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_232
# RISC-V Trace: Writing log to: ./core_232_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_233
# RISC-V Trace: Writing log to: ./core_233_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_234
# RISC-V Trace: Writing log to: ./core_234_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_235
# RISC-V Trace: Writing log to: ./core_235_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_236
# RISC-V Trace: Writing log to: ./core_236_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_237
# RISC-V Trace: Writing log to: ./core_237_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_238
# RISC-V Trace: Writing log to: ./core_238_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_239
# RISC-V Trace: Writing log to: ./core_239_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_240
# RISC-V Trace: Writing log to: ./core_240_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_241
# RISC-V Trace: Writing log to: ./core_241_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_242
# RISC-V Trace: Writing log to: ./core_242_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_243
# RISC-V Trace: Writing log to: ./core_243_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_244
# RISC-V Trace: Writing log to: ./core_244_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_245
# RISC-V Trace: Writing log to: ./core_245_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_246
# RISC-V Trace: Writing log to: ./core_246_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_247
# RISC-V Trace: Writing log to: ./core_247_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_248
# RISC-V Trace: Writing log to: ./core_248_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_249
# RISC-V Trace: Writing log to: ./core_249_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_250
# RISC-V Trace: Writing log to: ./core_250_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_251
# RISC-V Trace: Writing log to: ./core_251_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_252
# RISC-V Trace: Writing log to: ./core_252_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_253
# RISC-V Trace: Writing log to: ./core_253_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_254
# RISC-V Trace: Writing log to: ./core_254_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_255
# RISC-V Trace: Writing log to: ./core_255_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2921 instructions.
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76765ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76765ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76765ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76765ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76765ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76765ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76765ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76765ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76765ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76765ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76765ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76765ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76765ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76765ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76765ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76765ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86650ns: start-end pair with latency 9880ns (1976 clock cycles) and accumulated latency 9880ns (1976 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86650ns: start-end pair with latency 9880ns (1976 clock cycles) and accumulated latency 9880ns (1976 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86650ns: start-end pair with latency 9880ns (1976 clock cycles) and accumulated latency 9880ns (1976 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86650ns: start-end pair with latency 9880ns (1976 clock cycles) and accumulated latency 9880ns (1976 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86650ns: start-end pair with latency 9880ns (1976 clock cycles) and accumulated latency 9880ns (1976 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86650ns: start-end pair with latency 9880ns (1976 clock cycles) and accumulated latency 9880ns (1976 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86650ns: start-end pair with latency 9880ns (1976 clock cycles) and accumulated latency 9880ns (1976 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86650ns: start-end pair with latency 9880ns (1976 clock cycles) and accumulated latency 9880ns (1976 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86650ns: start-end pair with latency 9880ns (1976 clock cycles) and accumulated latency 9880ns (1976 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86650ns: start-end pair with latency 9880ns (1976 clock cycles) and accumulated latency 9880ns (1976 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86650ns: start-end pair with latency 9880ns (1976 clock cycles) and accumulated latency 9880ns (1976 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86650ns: start-end pair with latency 9880ns (1976 clock cycles) and accumulated latency 9880ns (1976 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86650ns: start-end pair with latency 9880ns (1976 clock cycles) and accumulated latency 9880ns (1976 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86650ns: start-end pair with latency 9880ns (1976 clock cycles) and accumulated latency 9880ns (1976 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86650ns: start-end pair with latency 9880ns (1976 clock cycles) and accumulated latency 9880ns (1976 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86650ns: start-end pair with latency 9880ns (1976 clock cycles) and accumulated latency 9880ns (1976 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86655ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86655ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86655ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86655ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86655ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86655ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86655ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86655ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86655ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86655ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86655ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86655ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86655ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86655ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86655ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86655ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104230ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104230ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104230ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104230ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104230ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104230ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104230ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104230ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104230ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104230ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104230ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104230ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104230ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104230ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104230ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104230ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118645ns: start-end pair with latency 14410ns (2882 clock cycles) and accumulated latency 14410ns (2882 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118645ns: start-end pair with latency 14410ns (2882 clock cycles) and accumulated latency 14410ns (2882 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118645ns: start-end pair with latency 14410ns (2882 clock cycles) and accumulated latency 14410ns (2882 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118645ns: start-end pair with latency 14410ns (2882 clock cycles) and accumulated latency 14410ns (2882 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118645ns: start-end pair with latency 14410ns (2882 clock cycles) and accumulated latency 14410ns (2882 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118645ns: start-end pair with latency 14410ns (2882 clock cycles) and accumulated latency 14410ns (2882 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118645ns: start-end pair with latency 14410ns (2882 clock cycles) and accumulated latency 14410ns (2882 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118645ns: start-end pair with latency 14410ns (2882 clock cycles) and accumulated latency 14410ns (2882 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118645ns: start-end pair with latency 14410ns (2882 clock cycles) and accumulated latency 14410ns (2882 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118645ns: start-end pair with latency 14410ns (2882 clock cycles) and accumulated latency 14410ns (2882 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118645ns: start-end pair with latency 14410ns (2882 clock cycles) and accumulated latency 14410ns (2882 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118645ns: start-end pair with latency 14410ns (2882 clock cycles) and accumulated latency 14410ns (2882 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118645ns: start-end pair with latency 14410ns (2882 clock cycles) and accumulated latency 14410ns (2882 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118645ns: start-end pair with latency 14410ns (2882 clock cycles) and accumulated latency 14410ns (2882 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118645ns: start-end pair with latency 14410ns (2882 clock cycles) and accumulated latency 14410ns (2882 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118645ns: start-end pair with latency 14410ns (2882 clock cycles) and accumulated latency 14410ns (2882 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118650ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118650ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118650ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118650ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118650ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118650ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118650ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118650ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118650ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118650ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118650ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118650ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118650ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118650ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118650ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118650ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124605ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124605ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124605ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124605ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124605ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124605ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124605ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124605ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124605ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124605ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124605ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124605ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124605ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124605ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124605ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124605ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138685ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138685ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138685ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138685ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138685ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138685ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138685ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138685ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138685ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138685ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138685ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138685ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138685ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138685ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138685ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138685ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140890ns: start-end pair with latency 16280ns (3256 clock cycles) and accumulated latency 16280ns (3256 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140890ns: start-end pair with latency 16280ns (3256 clock cycles) and accumulated latency 16280ns (3256 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140890ns: start-end pair with latency 16280ns (3256 clock cycles) and accumulated latency 16280ns (3256 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140890ns: start-end pair with latency 16280ns (3256 clock cycles) and accumulated latency 16280ns (3256 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140890ns: start-end pair with latency 16280ns (3256 clock cycles) and accumulated latency 16280ns (3256 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140890ns: start-end pair with latency 16280ns (3256 clock cycles) and accumulated latency 16280ns (3256 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140890ns: start-end pair with latency 16280ns (3256 clock cycles) and accumulated latency 16280ns (3256 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140890ns: start-end pair with latency 16280ns (3256 clock cycles) and accumulated latency 16280ns (3256 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140890ns: start-end pair with latency 16280ns (3256 clock cycles) and accumulated latency 16280ns (3256 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140890ns: start-end pair with latency 16280ns (3256 clock cycles) and accumulated latency 16280ns (3256 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140890ns: start-end pair with latency 16280ns (3256 clock cycles) and accumulated latency 16280ns (3256 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140890ns: start-end pair with latency 16280ns (3256 clock cycles) and accumulated latency 16280ns (3256 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140890ns: start-end pair with latency 16280ns (3256 clock cycles) and accumulated latency 16280ns (3256 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140890ns: start-end pair with latency 16280ns (3256 clock cycles) and accumulated latency 16280ns (3256 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140890ns: start-end pair with latency 16280ns (3256 clock cycles) and accumulated latency 16280ns (3256 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140890ns: start-end pair with latency 16280ns (3256 clock cycles) and accumulated latency 16280ns (3256 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140895ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140895ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140895ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140895ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140895ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140895ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140895ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140895ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140895ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140895ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140895ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140895ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140895ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140895ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140895ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140895ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147405ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147405ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147405ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147405ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147405ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147405ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147405ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147405ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147405ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147405ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147405ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147405ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147405ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147405ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147405ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147405ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156480ns: start-end pair with latency 17790ns (3558 clock cycles) and accumulated latency 17790ns (3558 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156480ns: start-end pair with latency 17790ns (3558 clock cycles) and accumulated latency 17790ns (3558 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156480ns: start-end pair with latency 17790ns (3558 clock cycles) and accumulated latency 17790ns (3558 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156480ns: start-end pair with latency 17790ns (3558 clock cycles) and accumulated latency 17790ns (3558 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156480ns: start-end pair with latency 17790ns (3558 clock cycles) and accumulated latency 17790ns (3558 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156480ns: start-end pair with latency 17790ns (3558 clock cycles) and accumulated latency 17790ns (3558 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156480ns: start-end pair with latency 17790ns (3558 clock cycles) and accumulated latency 17790ns (3558 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156480ns: start-end pair with latency 17790ns (3558 clock cycles) and accumulated latency 17790ns (3558 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156480ns: start-end pair with latency 17790ns (3558 clock cycles) and accumulated latency 17790ns (3558 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156480ns: start-end pair with latency 17790ns (3558 clock cycles) and accumulated latency 17790ns (3558 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156480ns: start-end pair with latency 17790ns (3558 clock cycles) and accumulated latency 17790ns (3558 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156480ns: start-end pair with latency 17790ns (3558 clock cycles) and accumulated latency 17790ns (3558 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156480ns: start-end pair with latency 17790ns (3558 clock cycles) and accumulated latency 17790ns (3558 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156480ns: start-end pair with latency 17790ns (3558 clock cycles) and accumulated latency 17790ns (3558 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156480ns: start-end pair with latency 17790ns (3558 clock cycles) and accumulated latency 17790ns (3558 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156480ns: start-end pair with latency 17790ns (3558 clock cycles) and accumulated latency 17790ns (3558 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156485ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156485ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156485ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156485ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156485ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156485ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156485ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156485ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156485ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156485ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156485ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156485ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156485ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156485ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156485ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156485ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157520ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157520ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157520ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157520ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157520ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157520ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157520ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157520ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157520ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157520ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157520ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157520ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157520ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157520ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157520ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157520ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 165560ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 165560ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 165560ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 165560ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 165560ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 165560ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 165560ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 165560ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 165560ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 165560ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 165560ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 165560ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 165560ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 165560ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 165560ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 165560ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167220ns: start-end pair with latency 19810ns (3962 clock cycles) and accumulated latency 19810ns (3962 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167220ns: start-end pair with latency 19810ns (3962 clock cycles) and accumulated latency 19810ns (3962 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167220ns: start-end pair with latency 19810ns (3962 clock cycles) and accumulated latency 19810ns (3962 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167220ns: start-end pair with latency 19810ns (3962 clock cycles) and accumulated latency 19810ns (3962 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167220ns: start-end pair with latency 19810ns (3962 clock cycles) and accumulated latency 19810ns (3962 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167220ns: start-end pair with latency 19810ns (3962 clock cycles) and accumulated latency 19810ns (3962 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167220ns: start-end pair with latency 19810ns (3962 clock cycles) and accumulated latency 19810ns (3962 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167220ns: start-end pair with latency 19810ns (3962 clock cycles) and accumulated latency 19810ns (3962 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167220ns: start-end pair with latency 19810ns (3962 clock cycles) and accumulated latency 19810ns (3962 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167220ns: start-end pair with latency 19810ns (3962 clock cycles) and accumulated latency 19810ns (3962 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167220ns: start-end pair with latency 19810ns (3962 clock cycles) and accumulated latency 19810ns (3962 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167220ns: start-end pair with latency 19810ns (3962 clock cycles) and accumulated latency 19810ns (3962 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167220ns: start-end pair with latency 19810ns (3962 clock cycles) and accumulated latency 19810ns (3962 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167220ns: start-end pair with latency 19810ns (3962 clock cycles) and accumulated latency 19810ns (3962 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167220ns: start-end pair with latency 19810ns (3962 clock cycles) and accumulated latency 19810ns (3962 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167220ns: start-end pair with latency 19810ns (3962 clock cycles) and accumulated latency 19810ns (3962 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167225ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167225ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167225ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167225ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167225ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167225ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167225ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167225ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167225ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167225ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167225ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167225ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167225ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167225ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167225ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167225ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173335ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173335ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173335ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173335ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173335ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173335ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173335ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173335ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173335ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173335ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173335ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173335ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173335ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173335ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173335ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173335ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179180ns: start-end pair with latency 21655ns (4331 clock cycles) and accumulated latency 21655ns (4331 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179180ns: start-end pair with latency 21655ns (4331 clock cycles) and accumulated latency 21655ns (4331 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179180ns: start-end pair with latency 21655ns (4331 clock cycles) and accumulated latency 21655ns (4331 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179180ns: start-end pair with latency 21655ns (4331 clock cycles) and accumulated latency 21655ns (4331 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179180ns: start-end pair with latency 21655ns (4331 clock cycles) and accumulated latency 21655ns (4331 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179180ns: start-end pair with latency 21655ns (4331 clock cycles) and accumulated latency 21655ns (4331 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179180ns: start-end pair with latency 21655ns (4331 clock cycles) and accumulated latency 21655ns (4331 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179180ns: start-end pair with latency 21655ns (4331 clock cycles) and accumulated latency 21655ns (4331 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179180ns: start-end pair with latency 21655ns (4331 clock cycles) and accumulated latency 21655ns (4331 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179180ns: start-end pair with latency 21655ns (4331 clock cycles) and accumulated latency 21655ns (4331 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179180ns: start-end pair with latency 21655ns (4331 clock cycles) and accumulated latency 21655ns (4331 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179180ns: start-end pair with latency 21655ns (4331 clock cycles) and accumulated latency 21655ns (4331 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179180ns: start-end pair with latency 21655ns (4331 clock cycles) and accumulated latency 21655ns (4331 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179180ns: start-end pair with latency 21655ns (4331 clock cycles) and accumulated latency 21655ns (4331 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179180ns: start-end pair with latency 21655ns (4331 clock cycles) and accumulated latency 21655ns (4331 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179180ns: start-end pair with latency 21655ns (4331 clock cycles) and accumulated latency 21655ns (4331 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179185ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179185ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179185ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179185ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179185ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179185ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179185ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179185ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179185ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179185ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179185ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179185ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179185ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179185ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179185ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179185ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 181965ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 181965ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 181965ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 181965ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 181965ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 181965ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 181965ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 181965ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 181965ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 181965ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 181965ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 181965ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 181965ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 181965ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 181965ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 181965ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 189405ns: start-end pair with latency 23840ns (4768 clock cycles) and accumulated latency 23840ns (4768 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 189405ns: start-end pair with latency 23840ns (4768 clock cycles) and accumulated latency 23840ns (4768 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 189405ns: start-end pair with latency 23840ns (4768 clock cycles) and accumulated latency 23840ns (4768 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 189405ns: start-end pair with latency 23840ns (4768 clock cycles) and accumulated latency 23840ns (4768 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 189405ns: start-end pair with latency 23840ns (4768 clock cycles) and accumulated latency 23840ns (4768 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 189405ns: start-end pair with latency 23840ns (4768 clock cycles) and accumulated latency 23840ns (4768 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 189405ns: start-end pair with latency 23840ns (4768 clock cycles) and accumulated latency 23840ns (4768 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 189405ns: start-end pair with latency 23840ns (4768 clock cycles) and accumulated latency 23840ns (4768 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 189405ns: start-end pair with latency 23840ns (4768 clock cycles) and accumulated latency 23840ns (4768 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 189405ns: start-end pair with latency 23840ns (4768 clock cycles) and accumulated latency 23840ns (4768 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 189405ns: start-end pair with latency 23840ns (4768 clock cycles) and accumulated latency 23840ns (4768 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 189405ns: start-end pair with latency 23840ns (4768 clock cycles) and accumulated latency 23840ns (4768 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 189405ns: start-end pair with latency 23840ns (4768 clock cycles) and accumulated latency 23840ns (4768 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 189405ns: start-end pair with latency 23840ns (4768 clock cycles) and accumulated latency 23840ns (4768 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 189405ns: start-end pair with latency 23840ns (4768 clock cycles) and accumulated latency 23840ns (4768 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 189405ns: start-end pair with latency 23840ns (4768 clock cycles) and accumulated latency 23840ns (4768 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 189410ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 189410ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 189410ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 189410ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 189410ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 189410ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 189410ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 189410ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 189410ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 189410ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 189410ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 189410ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 189410ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 189410ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 189410ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 189410ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190100ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190100ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190100ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190100ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190100ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190100ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190100ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190100ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190100ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190100ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190100ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190100ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190100ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190100ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190100ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190100ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199345ns: start-end pair with latency 26005ns (5201 clock cycles) and accumulated latency 26005ns (5201 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199345ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199345ns: start-end pair with latency 26005ns (5201 clock cycles) and accumulated latency 26005ns (5201 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199345ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199345ns: start-end pair with latency 26005ns (5201 clock cycles) and accumulated latency 26005ns (5201 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199345ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199345ns: start-end pair with latency 26005ns (5201 clock cycles) and accumulated latency 26005ns (5201 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199345ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199345ns: start-end pair with latency 26005ns (5201 clock cycles) and accumulated latency 26005ns (5201 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199345ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199345ns: start-end pair with latency 26005ns (5201 clock cycles) and accumulated latency 26005ns (5201 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199345ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199345ns: start-end pair with latency 26005ns (5201 clock cycles) and accumulated latency 26005ns (5201 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199345ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199345ns: start-end pair with latency 26005ns (5201 clock cycles) and accumulated latency 26005ns (5201 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199345ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199345ns: start-end pair with latency 26005ns (5201 clock cycles) and accumulated latency 26005ns (5201 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199345ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199345ns: start-end pair with latency 26005ns (5201 clock cycles) and accumulated latency 26005ns (5201 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199345ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199345ns: start-end pair with latency 26005ns (5201 clock cycles) and accumulated latency 26005ns (5201 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199345ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199345ns: start-end pair with latency 26005ns (5201 clock cycles) and accumulated latency 26005ns (5201 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199345ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199345ns: start-end pair with latency 26005ns (5201 clock cycles) and accumulated latency 26005ns (5201 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199345ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199345ns: start-end pair with latency 26005ns (5201 clock cycles) and accumulated latency 26005ns (5201 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199345ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199345ns: start-end pair with latency 26005ns (5201 clock cycles) and accumulated latency 26005ns (5201 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199345ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199345ns: start-end pair with latency 26005ns (5201 clock cycles) and accumulated latency 26005ns (5201 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199345ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199350ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199350ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199350ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199350ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199350ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199350ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199350ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199350ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199350ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199350ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199350ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199350ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199350ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199350ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199350ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199350ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209270ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209270ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209270ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209270ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209270ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209270ns
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209270ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209270ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209270ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209270ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209270ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209270ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209270ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209270ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209270ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209270ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210320ns: start-end pair with latency 28350ns (5670 clock cycles) and accumulated latency 28350ns (5670 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210320ns: start-end pair with latency 28350ns (5670 clock cycles) and accumulated latency 28350ns (5670 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210320ns: start-end pair with latency 28350ns (5670 clock cycles) and accumulated latency 28350ns (5670 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210320ns: start-end pair with latency 28350ns (5670 clock cycles) and accumulated latency 28350ns (5670 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210320ns: start-end pair with latency 28350ns (5670 clock cycles) and accumulated latency 28350ns (5670 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210320ns: start-end pair with latency 28350ns (5670 clock cycles) and accumulated latency 28350ns (5670 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210320ns: start-end pair with latency 28350ns (5670 clock cycles) and accumulated latency 28350ns (5670 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210320ns: start-end pair with latency 28350ns (5670 clock cycles) and accumulated latency 28350ns (5670 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210320ns: start-end pair with latency 28350ns (5670 clock cycles) and accumulated latency 28350ns (5670 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210320ns: start-end pair with latency 28350ns (5670 clock cycles) and accumulated latency 28350ns (5670 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210320ns: start-end pair with latency 28350ns (5670 clock cycles) and accumulated latency 28350ns (5670 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210320ns: start-end pair with latency 28350ns (5670 clock cycles) and accumulated latency 28350ns (5670 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210320ns: start-end pair with latency 28350ns (5670 clock cycles) and accumulated latency 28350ns (5670 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210320ns: start-end pair with latency 28350ns (5670 clock cycles) and accumulated latency 28350ns (5670 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210320ns: start-end pair with latency 28350ns (5670 clock cycles) and accumulated latency 28350ns (5670 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210320ns: start-end pair with latency 28350ns (5670 clock cycles) and accumulated latency 28350ns (5670 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210325ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210325ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210325ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210325ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210325ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210325ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210325ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210325ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210325ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210325ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210325ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210325ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210325ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210325ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210325ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210325ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 217085ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 217085ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 217085ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 217085ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 217085ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 217085ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 217085ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 217085ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 217085ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 217085ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 217085ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 217085ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 217085ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 217085ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 217085ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 217085ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 220825ns: start-end pair with latency 30720ns (6144 clock cycles) and accumulated latency 30720ns (6144 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 220825ns: start-end pair with latency 30720ns (6144 clock cycles) and accumulated latency 30720ns (6144 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 220825ns: start-end pair with latency 30720ns (6144 clock cycles) and accumulated latency 30720ns (6144 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 220825ns: start-end pair with latency 30720ns (6144 clock cycles) and accumulated latency 30720ns (6144 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 220825ns: start-end pair with latency 30720ns (6144 clock cycles) and accumulated latency 30720ns (6144 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 220825ns: start-end pair with latency 30720ns (6144 clock cycles) and accumulated latency 30720ns (6144 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 220825ns: start-end pair with latency 30720ns (6144 clock cycles) and accumulated latency 30720ns (6144 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 220825ns: start-end pair with latency 30720ns (6144 clock cycles) and accumulated latency 30720ns (6144 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 220825ns: start-end pair with latency 30720ns (6144 clock cycles) and accumulated latency 30720ns (6144 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 220825ns: start-end pair with latency 30720ns (6144 clock cycles) and accumulated latency 30720ns (6144 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 220825ns: start-end pair with latency 30720ns (6144 clock cycles) and accumulated latency 30720ns (6144 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 220825ns: start-end pair with latency 30720ns (6144 clock cycles) and accumulated latency 30720ns (6144 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 220825ns: start-end pair with latency 30720ns (6144 clock cycles) and accumulated latency 30720ns (6144 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 220825ns: start-end pair with latency 30720ns (6144 clock cycles) and accumulated latency 30720ns (6144 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 220825ns: start-end pair with latency 30720ns (6144 clock cycles) and accumulated latency 30720ns (6144 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 220825ns: start-end pair with latency 30720ns (6144 clock cycles) and accumulated latency 30720ns (6144 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 220830ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 220830ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 220830ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 220830ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 220830ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 220830ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 220830ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 220830ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 220830ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 220830ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 220830ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 220830ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 220830ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 220830ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 220830ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 220830ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225055ns
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225055ns
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225055ns
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225055ns
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225055ns
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225055ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225055ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225055ns
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225055ns
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225055ns
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225055ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225055ns
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225055ns
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225055ns
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225055ns
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225055ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229965ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229965ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229965ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229965ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229965ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229965ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229965ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229965ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229965ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229965ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229965ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229965ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229965ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229965ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229965ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229965ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232615ns: start-end pair with latency 33265ns (6653 clock cycles) and accumulated latency 33265ns (6653 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232615ns: start-end pair with latency 33265ns (6653 clock cycles) and accumulated latency 33265ns (6653 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232615ns: start-end pair with latency 33265ns (6653 clock cycles) and accumulated latency 33265ns (6653 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232615ns: start-end pair with latency 33265ns (6653 clock cycles) and accumulated latency 33265ns (6653 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232615ns: start-end pair with latency 33265ns (6653 clock cycles) and accumulated latency 33265ns (6653 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232615ns: start-end pair with latency 33265ns (6653 clock cycles) and accumulated latency 33265ns (6653 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232615ns: start-end pair with latency 33265ns (6653 clock cycles) and accumulated latency 33265ns (6653 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232615ns: start-end pair with latency 33265ns (6653 clock cycles) and accumulated latency 33265ns (6653 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232615ns: start-end pair with latency 33265ns (6653 clock cycles) and accumulated latency 33265ns (6653 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232615ns: start-end pair with latency 33265ns (6653 clock cycles) and accumulated latency 33265ns (6653 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232615ns: start-end pair with latency 33265ns (6653 clock cycles) and accumulated latency 33265ns (6653 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232615ns: start-end pair with latency 33265ns (6653 clock cycles) and accumulated latency 33265ns (6653 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232615ns: start-end pair with latency 33265ns (6653 clock cycles) and accumulated latency 33265ns (6653 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232615ns: start-end pair with latency 33265ns (6653 clock cycles) and accumulated latency 33265ns (6653 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232615ns: start-end pair with latency 33265ns (6653 clock cycles) and accumulated latency 33265ns (6653 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232615ns: start-end pair with latency 33265ns (6653 clock cycles) and accumulated latency 33265ns (6653 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232620ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232620ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232620ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232620ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232620ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232620ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232620ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232620ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232620ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232620ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232620ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232620ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232620ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232620ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232620ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232620ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 241685ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 241685ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 241685ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 241685ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 241685ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 241685ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 241685ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 241685ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 241685ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 241685ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 241685ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 241685ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 241685ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 241685ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 241685ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 241685ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244895ns: start-end pair with latency 35620ns (7124 clock cycles) and accumulated latency 35620ns (7124 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244895ns: start-end pair with latency 35620ns (7124 clock cycles) and accumulated latency 35620ns (7124 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244895ns: start-end pair with latency 35620ns (7124 clock cycles) and accumulated latency 35620ns (7124 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244895ns: start-end pair with latency 35620ns (7124 clock cycles) and accumulated latency 35620ns (7124 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244895ns: start-end pair with latency 35620ns (7124 clock cycles) and accumulated latency 35620ns (7124 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244895ns: start-end pair with latency 35620ns (7124 clock cycles) and accumulated latency 35620ns (7124 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244895ns: start-end pair with latency 35620ns (7124 clock cycles) and accumulated latency 35620ns (7124 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244895ns: start-end pair with latency 35620ns (7124 clock cycles) and accumulated latency 35620ns (7124 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244895ns: start-end pair with latency 35620ns (7124 clock cycles) and accumulated latency 35620ns (7124 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244895ns: start-end pair with latency 35620ns (7124 clock cycles) and accumulated latency 35620ns (7124 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244895ns: start-end pair with latency 35620ns (7124 clock cycles) and accumulated latency 35620ns (7124 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244895ns: start-end pair with latency 35620ns (7124 clock cycles) and accumulated latency 35620ns (7124 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244895ns: start-end pair with latency 35620ns (7124 clock cycles) and accumulated latency 35620ns (7124 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244895ns: start-end pair with latency 35620ns (7124 clock cycles) and accumulated latency 35620ns (7124 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244895ns: start-end pair with latency 35620ns (7124 clock cycles) and accumulated latency 35620ns (7124 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244895ns: start-end pair with latency 35620ns (7124 clock cycles) and accumulated latency 35620ns (7124 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244900ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244900ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244900ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244900ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244900ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244900ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244900ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244900ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244900ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244900ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244900ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244900ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244900ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244900ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244900ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244900ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 255320ns: start-end pair with latency 38230ns (7646 clock cycles) and accumulated latency 38230ns (7646 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 255320ns: start-end pair with latency 38230ns (7646 clock cycles) and accumulated latency 38230ns (7646 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 255320ns: start-end pair with latency 38230ns (7646 clock cycles) and accumulated latency 38230ns (7646 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 255320ns: start-end pair with latency 38230ns (7646 clock cycles) and accumulated latency 38230ns (7646 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 255320ns: start-end pair with latency 38230ns (7646 clock cycles) and accumulated latency 38230ns (7646 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 255320ns: start-end pair with latency 38230ns (7646 clock cycles) and accumulated latency 38230ns (7646 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 255320ns: start-end pair with latency 38230ns (7646 clock cycles) and accumulated latency 38230ns (7646 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 255320ns: start-end pair with latency 38230ns (7646 clock cycles) and accumulated latency 38230ns (7646 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 255320ns: start-end pair with latency 38230ns (7646 clock cycles) and accumulated latency 38230ns (7646 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 255320ns: start-end pair with latency 38230ns (7646 clock cycles) and accumulated latency 38230ns (7646 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 255320ns: start-end pair with latency 38230ns (7646 clock cycles) and accumulated latency 38230ns (7646 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 255320ns: start-end pair with latency 38230ns (7646 clock cycles) and accumulated latency 38230ns (7646 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 255320ns: start-end pair with latency 38230ns (7646 clock cycles) and accumulated latency 38230ns (7646 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 255320ns: start-end pair with latency 38230ns (7646 clock cycles) and accumulated latency 38230ns (7646 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 255320ns: start-end pair with latency 38230ns (7646 clock cycles) and accumulated latency 38230ns (7646 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 255320ns: start-end pair with latency 38230ns (7646 clock cycles) and accumulated latency 38230ns (7646 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 255325ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 255325ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 255325ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 255325ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 255325ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 255325ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 255325ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 255325ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 255325ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 255325ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 255325ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 255325ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 255325ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 255325ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 255325ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 255325ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 265980ns: start-end pair with latency 40920ns (8184 clock cycles) and accumulated latency 40920ns (8184 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 265980ns: start-end pair with latency 40920ns (8184 clock cycles) and accumulated latency 40920ns (8184 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 265980ns: start-end pair with latency 40920ns (8184 clock cycles) and accumulated latency 40920ns (8184 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 265980ns: start-end pair with latency 40920ns (8184 clock cycles) and accumulated latency 40920ns (8184 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 265980ns: start-end pair with latency 40920ns (8184 clock cycles) and accumulated latency 40920ns (8184 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 265980ns: start-end pair with latency 40920ns (8184 clock cycles) and accumulated latency 40920ns (8184 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 265980ns: start-end pair with latency 40920ns (8184 clock cycles) and accumulated latency 40920ns (8184 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 265980ns: start-end pair with latency 40920ns (8184 clock cycles) and accumulated latency 40920ns (8184 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 265980ns: start-end pair with latency 40920ns (8184 clock cycles) and accumulated latency 40920ns (8184 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 265980ns: start-end pair with latency 40920ns (8184 clock cycles) and accumulated latency 40920ns (8184 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 265980ns: start-end pair with latency 40920ns (8184 clock cycles) and accumulated latency 40920ns (8184 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 265980ns: start-end pair with latency 40920ns (8184 clock cycles) and accumulated latency 40920ns (8184 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 265980ns: start-end pair with latency 40920ns (8184 clock cycles) and accumulated latency 40920ns (8184 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 265980ns: start-end pair with latency 40920ns (8184 clock cycles) and accumulated latency 40920ns (8184 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 265980ns: start-end pair with latency 40920ns (8184 clock cycles) and accumulated latency 40920ns (8184 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 265980ns: start-end pair with latency 40920ns (8184 clock cycles) and accumulated latency 40920ns (8184 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 265985ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 265985ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 265985ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 265985ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 265985ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 265985ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 265985ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 265985ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 265985ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 265985ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 265985ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 265985ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 265985ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 265985ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 265985ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 265985ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273420ns: start-end pair with latency 43450ns (8690 clock cycles) and accumulated latency 43450ns (8690 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273420ns: start-end pair with latency 43450ns (8690 clock cycles) and accumulated latency 43450ns (8690 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273420ns: start-end pair with latency 43450ns (8690 clock cycles) and accumulated latency 43450ns (8690 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273420ns: start-end pair with latency 43450ns (8690 clock cycles) and accumulated latency 43450ns (8690 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273420ns: start-end pair with latency 43450ns (8690 clock cycles) and accumulated latency 43450ns (8690 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273420ns: start-end pair with latency 43450ns (8690 clock cycles) and accumulated latency 43450ns (8690 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273420ns: start-end pair with latency 43450ns (8690 clock cycles) and accumulated latency 43450ns (8690 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273420ns: start-end pair with latency 43450ns (8690 clock cycles) and accumulated latency 43450ns (8690 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273420ns: start-end pair with latency 43450ns (8690 clock cycles) and accumulated latency 43450ns (8690 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273420ns: start-end pair with latency 43450ns (8690 clock cycles) and accumulated latency 43450ns (8690 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273420ns: start-end pair with latency 43450ns (8690 clock cycles) and accumulated latency 43450ns (8690 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273420ns: start-end pair with latency 43450ns (8690 clock cycles) and accumulated latency 43450ns (8690 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273420ns: start-end pair with latency 43450ns (8690 clock cycles) and accumulated latency 43450ns (8690 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273420ns: start-end pair with latency 43450ns (8690 clock cycles) and accumulated latency 43450ns (8690 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273420ns: start-end pair with latency 43450ns (8690 clock cycles) and accumulated latency 43450ns (8690 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273420ns: start-end pair with latency 43450ns (8690 clock cycles) and accumulated latency 43450ns (8690 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273425ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273425ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273425ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273425ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273425ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273425ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273425ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273425ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273425ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273425ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273425ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273425ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273425ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273425ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273425ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273425ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287780ns: start-end pair with latency 46090ns (9218 clock cycles) and accumulated latency 46090ns (9218 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287780ns: start-end pair with latency 46090ns (9218 clock cycles) and accumulated latency 46090ns (9218 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287780ns: start-end pair with latency 46090ns (9218 clock cycles) and accumulated latency 46090ns (9218 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287780ns: start-end pair with latency 46090ns (9218 clock cycles) and accumulated latency 46090ns (9218 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287780ns: start-end pair with latency 46090ns (9218 clock cycles) and accumulated latency 46090ns (9218 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287780ns: start-end pair with latency 46090ns (9218 clock cycles) and accumulated latency 46090ns (9218 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287780ns: start-end pair with latency 46090ns (9218 clock cycles) and accumulated latency 46090ns (9218 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287780ns: start-end pair with latency 46090ns (9218 clock cycles) and accumulated latency 46090ns (9218 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287780ns: start-end pair with latency 46090ns (9218 clock cycles) and accumulated latency 46090ns (9218 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287780ns: start-end pair with latency 46090ns (9218 clock cycles) and accumulated latency 46090ns (9218 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287780ns: start-end pair with latency 46090ns (9218 clock cycles) and accumulated latency 46090ns (9218 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287780ns: start-end pair with latency 46090ns (9218 clock cycles) and accumulated latency 46090ns (9218 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287780ns: start-end pair with latency 46090ns (9218 clock cycles) and accumulated latency 46090ns (9218 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287780ns: start-end pair with latency 46090ns (9218 clock cycles) and accumulated latency 46090ns (9218 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287780ns: start-end pair with latency 46090ns (9218 clock cycles) and accumulated latency 46090ns (9218 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287780ns: start-end pair with latency 46090ns (9218 clock cycles) and accumulated latency 46090ns (9218 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287785ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287785ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287785ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287785ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287785ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287785ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287785ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287785ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287785ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287785ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287785ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287785ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287785ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287785ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287785ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287785ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 202990ns (40598 clock cycles) and accumulated latency 202990ns (40598 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 170995ns (34199 clock cycles) and accumulated latency 170995ns (34199 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 148750ns (29750 clock cycles) and accumulated latency 148750ns (29750 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 133160ns (26632 clock cycles) and accumulated latency 133160ns (26632 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 122420ns (24484 clock cycles) and accumulated latency 122420ns (24484 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 110460ns (22092 clock cycles) and accumulated latency 110460ns (22092 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 100235ns (20047 clock cycles) and accumulated latency 100235ns (20047 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 90295ns (18059 clock cycles) and accumulated latency 90295ns (18059 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 79320ns (15864 clock cycles) and accumulated latency 79320ns (15864 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 68815ns (13763 clock cycles) and accumulated latency 68815ns (13763 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 57025ns (11405 clock cycles) and accumulated latency 57025ns (11405 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 44745ns (8949 clock cycles) and accumulated latency 44745ns (8949 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 34320ns (6864 clock cycles) and accumulated latency 34320ns (6864 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 23660ns (4732 clock cycles) and accumulated latency 23660ns (4732 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 16220ns (3244 clock cycles) and accumulated latency 16220ns (3244 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 202990ns (40598 clock cycles) and accumulated latency 202990ns (40598 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 170995ns (34199 clock cycles) and accumulated latency 170995ns (34199 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 148750ns (29750 clock cycles) and accumulated latency 148750ns (29750 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 133160ns (26632 clock cycles) and accumulated latency 133160ns (26632 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 122420ns (24484 clock cycles) and accumulated latency 122420ns (24484 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 110460ns (22092 clock cycles) and accumulated latency 110460ns (22092 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 100235ns (20047 clock cycles) and accumulated latency 100235ns (20047 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 90295ns (18059 clock cycles) and accumulated latency 90295ns (18059 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 79320ns (15864 clock cycles) and accumulated latency 79320ns (15864 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 68815ns (13763 clock cycles) and accumulated latency 68815ns (13763 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 57025ns (11405 clock cycles) and accumulated latency 57025ns (11405 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 44745ns (8949 clock cycles) and accumulated latency 44745ns (8949 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 34320ns (6864 clock cycles) and accumulated latency 34320ns (6864 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 23660ns (4732 clock cycles) and accumulated latency 23660ns (4732 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 16220ns (3244 clock cycles) and accumulated latency 16220ns (3244 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 202990ns (40598 clock cycles) and accumulated latency 202990ns (40598 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 170995ns (34199 clock cycles) and accumulated latency 170995ns (34199 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 148750ns (29750 clock cycles) and accumulated latency 148750ns (29750 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 133160ns (26632 clock cycles) and accumulated latency 133160ns (26632 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 122420ns (24484 clock cycles) and accumulated latency 122420ns (24484 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 110460ns (22092 clock cycles) and accumulated latency 110460ns (22092 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 100235ns (20047 clock cycles) and accumulated latency 100235ns (20047 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 90295ns (18059 clock cycles) and accumulated latency 90295ns (18059 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 79320ns (15864 clock cycles) and accumulated latency 79320ns (15864 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 68815ns (13763 clock cycles) and accumulated latency 68815ns (13763 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 57025ns (11405 clock cycles) and accumulated latency 57025ns (11405 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 44745ns (8949 clock cycles) and accumulated latency 44745ns (8949 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 34320ns (6864 clock cycles) and accumulated latency 34320ns (6864 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 23660ns (4732 clock cycles) and accumulated latency 23660ns (4732 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 16220ns (3244 clock cycles) and accumulated latency 16220ns (3244 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 202990ns (40598 clock cycles) and accumulated latency 202990ns (40598 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 170995ns (34199 clock cycles) and accumulated latency 170995ns (34199 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 148750ns (29750 clock cycles) and accumulated latency 148750ns (29750 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 133160ns (26632 clock cycles) and accumulated latency 133160ns (26632 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 122420ns (24484 clock cycles) and accumulated latency 122420ns (24484 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 110460ns (22092 clock cycles) and accumulated latency 110460ns (22092 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 100235ns (20047 clock cycles) and accumulated latency 100235ns (20047 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 90295ns (18059 clock cycles) and accumulated latency 90295ns (18059 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 79320ns (15864 clock cycles) and accumulated latency 79320ns (15864 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 68815ns (13763 clock cycles) and accumulated latency 68815ns (13763 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 57025ns (11405 clock cycles) and accumulated latency 57025ns (11405 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 44745ns (8949 clock cycles) and accumulated latency 44745ns (8949 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 34320ns (6864 clock cycles) and accumulated latency 34320ns (6864 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 23660ns (4732 clock cycles) and accumulated latency 23660ns (4732 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 16220ns (3244 clock cycles) and accumulated latency 16220ns (3244 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 202990ns (40598 clock cycles) and accumulated latency 202990ns (40598 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 170995ns (34199 clock cycles) and accumulated latency 170995ns (34199 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 148750ns (29750 clock cycles) and accumulated latency 148750ns (29750 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 133160ns (26632 clock cycles) and accumulated latency 133160ns (26632 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 122420ns (24484 clock cycles) and accumulated latency 122420ns (24484 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 110460ns (22092 clock cycles) and accumulated latency 110460ns (22092 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 100235ns (20047 clock cycles) and accumulated latency 100235ns (20047 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 90295ns (18059 clock cycles) and accumulated latency 90295ns (18059 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 79320ns (15864 clock cycles) and accumulated latency 79320ns (15864 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 68815ns (13763 clock cycles) and accumulated latency 68815ns (13763 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 57025ns (11405 clock cycles) and accumulated latency 57025ns (11405 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 44745ns (8949 clock cycles) and accumulated latency 44745ns (8949 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 34320ns (6864 clock cycles) and accumulated latency 34320ns (6864 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 23660ns (4732 clock cycles) and accumulated latency 23660ns (4732 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 16220ns (3244 clock cycles) and accumulated latency 16220ns (3244 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 202990ns (40598 clock cycles) and accumulated latency 202990ns (40598 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 170995ns (34199 clock cycles) and accumulated latency 170995ns (34199 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 148750ns (29750 clock cycles) and accumulated latency 148750ns (29750 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 133160ns (26632 clock cycles) and accumulated latency 133160ns (26632 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 122420ns (24484 clock cycles) and accumulated latency 122420ns (24484 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 110460ns (22092 clock cycles) and accumulated latency 110460ns (22092 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 100235ns (20047 clock cycles) and accumulated latency 100235ns (20047 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 90295ns (18059 clock cycles) and accumulated latency 90295ns (18059 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 79320ns (15864 clock cycles) and accumulated latency 79320ns (15864 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 68815ns (13763 clock cycles) and accumulated latency 68815ns (13763 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 57025ns (11405 clock cycles) and accumulated latency 57025ns (11405 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 44745ns (8949 clock cycles) and accumulated latency 44745ns (8949 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 34320ns (6864 clock cycles) and accumulated latency 34320ns (6864 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 23660ns (4732 clock cycles) and accumulated latency 23660ns (4732 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 16220ns (3244 clock cycles) and accumulated latency 16220ns (3244 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 202990ns (40598 clock cycles) and accumulated latency 202990ns (40598 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 170995ns (34199 clock cycles) and accumulated latency 170995ns (34199 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 148750ns (29750 clock cycles) and accumulated latency 148750ns (29750 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 133160ns (26632 clock cycles) and accumulated latency 133160ns (26632 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 122420ns (24484 clock cycles) and accumulated latency 122420ns (24484 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 110460ns (22092 clock cycles) and accumulated latency 110460ns (22092 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 100235ns (20047 clock cycles) and accumulated latency 100235ns (20047 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 90295ns (18059 clock cycles) and accumulated latency 90295ns (18059 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 79320ns (15864 clock cycles) and accumulated latency 79320ns (15864 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 68815ns (13763 clock cycles) and accumulated latency 68815ns (13763 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 57025ns (11405 clock cycles) and accumulated latency 57025ns (11405 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 44745ns (8949 clock cycles) and accumulated latency 44745ns (8949 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 34320ns (6864 clock cycles) and accumulated latency 34320ns (6864 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 23660ns (4732 clock cycles) and accumulated latency 23660ns (4732 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 16220ns (3244 clock cycles) and accumulated latency 16220ns (3244 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 202990ns (40598 clock cycles) and accumulated latency 202990ns (40598 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 170995ns (34199 clock cycles) and accumulated latency 170995ns (34199 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 148750ns (29750 clock cycles) and accumulated latency 148750ns (29750 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 133160ns (26632 clock cycles) and accumulated latency 133160ns (26632 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 122420ns (24484 clock cycles) and accumulated latency 122420ns (24484 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 110460ns (22092 clock cycles) and accumulated latency 110460ns (22092 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 100235ns (20047 clock cycles) and accumulated latency 100235ns (20047 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 90295ns (18059 clock cycles) and accumulated latency 90295ns (18059 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 79320ns (15864 clock cycles) and accumulated latency 79320ns (15864 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 68815ns (13763 clock cycles) and accumulated latency 68815ns (13763 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 57025ns (11405 clock cycles) and accumulated latency 57025ns (11405 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 44745ns (8949 clock cycles) and accumulated latency 44745ns (8949 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 34320ns (6864 clock cycles) and accumulated latency 34320ns (6864 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 23660ns (4732 clock cycles) and accumulated latency 23660ns (4732 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 16220ns (3244 clock cycles) and accumulated latency 16220ns (3244 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 202990ns (40598 clock cycles) and accumulated latency 202990ns (40598 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 170995ns (34199 clock cycles) and accumulated latency 170995ns (34199 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 148750ns (29750 clock cycles) and accumulated latency 148750ns (29750 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 133160ns (26632 clock cycles) and accumulated latency 133160ns (26632 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 122420ns (24484 clock cycles) and accumulated latency 122420ns (24484 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 110460ns (22092 clock cycles) and accumulated latency 110460ns (22092 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 100235ns (20047 clock cycles) and accumulated latency 100235ns (20047 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 90295ns (18059 clock cycles) and accumulated latency 90295ns (18059 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 79320ns (15864 clock cycles) and accumulated latency 79320ns (15864 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 68815ns (13763 clock cycles) and accumulated latency 68815ns (13763 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 57025ns (11405 clock cycles) and accumulated latency 57025ns (11405 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 44745ns (8949 clock cycles) and accumulated latency 44745ns (8949 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 34320ns (6864 clock cycles) and accumulated latency 34320ns (6864 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 23660ns (4732 clock cycles) and accumulated latency 23660ns (4732 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 16220ns (3244 clock cycles) and accumulated latency 16220ns (3244 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 202990ns (40598 clock cycles) and accumulated latency 202990ns (40598 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 170995ns (34199 clock cycles) and accumulated latency 170995ns (34199 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 148750ns (29750 clock cycles) and accumulated latency 148750ns (29750 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 133160ns (26632 clock cycles) and accumulated latency 133160ns (26632 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 122420ns (24484 clock cycles) and accumulated latency 122420ns (24484 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 110460ns (22092 clock cycles) and accumulated latency 110460ns (22092 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 100235ns (20047 clock cycles) and accumulated latency 100235ns (20047 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 90295ns (18059 clock cycles) and accumulated latency 90295ns (18059 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 79320ns (15864 clock cycles) and accumulated latency 79320ns (15864 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 68815ns (13763 clock cycles) and accumulated latency 68815ns (13763 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 57025ns (11405 clock cycles) and accumulated latency 57025ns (11405 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 44745ns (8949 clock cycles) and accumulated latency 44745ns (8949 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 34320ns (6864 clock cycles) and accumulated latency 34320ns (6864 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 23660ns (4732 clock cycles) and accumulated latency 23660ns (4732 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 16220ns (3244 clock cycles) and accumulated latency 16220ns (3244 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 202990ns (40598 clock cycles) and accumulated latency 202990ns (40598 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 170995ns (34199 clock cycles) and accumulated latency 170995ns (34199 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 148750ns (29750 clock cycles) and accumulated latency 148750ns (29750 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 133160ns (26632 clock cycles) and accumulated latency 133160ns (26632 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 122420ns (24484 clock cycles) and accumulated latency 122420ns (24484 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 110460ns (22092 clock cycles) and accumulated latency 110460ns (22092 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 100235ns (20047 clock cycles) and accumulated latency 100235ns (20047 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 90295ns (18059 clock cycles) and accumulated latency 90295ns (18059 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 79320ns (15864 clock cycles) and accumulated latency 79320ns (15864 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 68815ns (13763 clock cycles) and accumulated latency 68815ns (13763 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 57025ns (11405 clock cycles) and accumulated latency 57025ns (11405 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 44745ns (8949 clock cycles) and accumulated latency 44745ns (8949 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 34320ns (6864 clock cycles) and accumulated latency 34320ns (6864 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 23660ns (4732 clock cycles) and accumulated latency 23660ns (4732 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 16220ns (3244 clock cycles) and accumulated latency 16220ns (3244 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 202990ns (40598 clock cycles) and accumulated latency 202990ns (40598 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 170995ns (34199 clock cycles) and accumulated latency 170995ns (34199 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 148750ns (29750 clock cycles) and accumulated latency 148750ns (29750 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 133160ns (26632 clock cycles) and accumulated latency 133160ns (26632 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 122420ns (24484 clock cycles) and accumulated latency 122420ns (24484 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 110460ns (22092 clock cycles) and accumulated latency 110460ns (22092 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 100235ns (20047 clock cycles) and accumulated latency 100235ns (20047 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 90295ns (18059 clock cycles) and accumulated latency 90295ns (18059 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 79320ns (15864 clock cycles) and accumulated latency 79320ns (15864 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 68815ns (13763 clock cycles) and accumulated latency 68815ns (13763 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 57025ns (11405 clock cycles) and accumulated latency 57025ns (11405 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 44745ns (8949 clock cycles) and accumulated latency 44745ns (8949 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 34320ns (6864 clock cycles) and accumulated latency 34320ns (6864 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 23660ns (4732 clock cycles) and accumulated latency 23660ns (4732 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 16220ns (3244 clock cycles) and accumulated latency 16220ns (3244 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 202990ns (40598 clock cycles) and accumulated latency 202990ns (40598 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 170995ns (34199 clock cycles) and accumulated latency 170995ns (34199 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 148750ns (29750 clock cycles) and accumulated latency 148750ns (29750 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 133160ns (26632 clock cycles) and accumulated latency 133160ns (26632 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 122420ns (24484 clock cycles) and accumulated latency 122420ns (24484 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 110460ns (22092 clock cycles) and accumulated latency 110460ns (22092 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 100235ns (20047 clock cycles) and accumulated latency 100235ns (20047 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 90295ns (18059 clock cycles) and accumulated latency 90295ns (18059 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 79320ns (15864 clock cycles) and accumulated latency 79320ns (15864 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 68815ns (13763 clock cycles) and accumulated latency 68815ns (13763 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 57025ns (11405 clock cycles) and accumulated latency 57025ns (11405 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 44745ns (8949 clock cycles) and accumulated latency 44745ns (8949 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 34320ns (6864 clock cycles) and accumulated latency 34320ns (6864 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 23660ns (4732 clock cycles) and accumulated latency 23660ns (4732 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 16220ns (3244 clock cycles) and accumulated latency 16220ns (3244 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 202990ns (40598 clock cycles) and accumulated latency 202990ns (40598 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 170995ns (34199 clock cycles) and accumulated latency 170995ns (34199 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 148750ns (29750 clock cycles) and accumulated latency 148750ns (29750 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 133160ns (26632 clock cycles) and accumulated latency 133160ns (26632 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 122420ns (24484 clock cycles) and accumulated latency 122420ns (24484 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 110460ns (22092 clock cycles) and accumulated latency 110460ns (22092 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 100235ns (20047 clock cycles) and accumulated latency 100235ns (20047 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 90295ns (18059 clock cycles) and accumulated latency 90295ns (18059 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 79320ns (15864 clock cycles) and accumulated latency 79320ns (15864 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 68815ns (13763 clock cycles) and accumulated latency 68815ns (13763 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 57025ns (11405 clock cycles) and accumulated latency 57025ns (11405 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 44745ns (8949 clock cycles) and accumulated latency 44745ns (8949 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 34320ns (6864 clock cycles) and accumulated latency 34320ns (6864 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 23660ns (4732 clock cycles) and accumulated latency 23660ns (4732 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 16220ns (3244 clock cycles) and accumulated latency 16220ns (3244 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 202990ns (40598 clock cycles) and accumulated latency 202990ns (40598 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 170995ns (34199 clock cycles) and accumulated latency 170995ns (34199 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 148750ns (29750 clock cycles) and accumulated latency 148750ns (29750 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 133160ns (26632 clock cycles) and accumulated latency 133160ns (26632 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 122420ns (24484 clock cycles) and accumulated latency 122420ns (24484 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 110460ns (22092 clock cycles) and accumulated latency 110460ns (22092 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 100235ns (20047 clock cycles) and accumulated latency 100235ns (20047 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 90295ns (18059 clock cycles) and accumulated latency 90295ns (18059 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 79320ns (15864 clock cycles) and accumulated latency 79320ns (15864 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 68815ns (13763 clock cycles) and accumulated latency 68815ns (13763 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 57025ns (11405 clock cycles) and accumulated latency 57025ns (11405 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 44745ns (8949 clock cycles) and accumulated latency 44745ns (8949 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 34320ns (6864 clock cycles) and accumulated latency 34320ns (6864 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 23660ns (4732 clock cycles) and accumulated latency 23660ns (4732 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 16220ns (3244 clock cycles) and accumulated latency 16220ns (3244 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 202990ns (40598 clock cycles) and accumulated latency 202990ns (40598 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 170995ns (34199 clock cycles) and accumulated latency 170995ns (34199 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 148750ns (29750 clock cycles) and accumulated latency 148750ns (29750 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 133160ns (26632 clock cycles) and accumulated latency 133160ns (26632 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 122420ns (24484 clock cycles) and accumulated latency 122420ns (24484 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 110460ns (22092 clock cycles) and accumulated latency 110460ns (22092 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 100235ns (20047 clock cycles) and accumulated latency 100235ns (20047 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 90295ns (18059 clock cycles) and accumulated latency 90295ns (18059 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 79320ns (15864 clock cycles) and accumulated latency 79320ns (15864 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 68815ns (13763 clock cycles) and accumulated latency 68815ns (13763 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 57025ns (11405 clock cycles) and accumulated latency 57025ns (11405 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 44745ns (8949 clock cycles) and accumulated latency 44745ns (8949 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 34320ns (6864 clock cycles) and accumulated latency 34320ns (6864 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 23660ns (4732 clock cycles) and accumulated latency 23660ns (4732 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289650ns: start-end pair with latency 16220ns (3244 clock cycles) and accumulated latency 16220ns (3244 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 8 - Tile (0, 8)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 9 - Tile (0, 9)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 10 - Tile (0, 10)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 11 - Tile (0, 11)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 12 - Tile (0, 12)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 13 - Tile (0, 13)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 14 - Tile (0, 14)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 16 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 17 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 18 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 19 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 20 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 21 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 22 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 23 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 24 - Tile (1, 8)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 25 - Tile (1, 9)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 26 - Tile (1, 10)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 27 - Tile (1, 11)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 28 - Tile (1, 12)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 29 - Tile (1, 13)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 30 - Tile (1, 14)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 32 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 33 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 34 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 35 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 36 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 37 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 38 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 39 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 40 - Tile (2, 8)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 41 - Tile (2, 9)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 42 - Tile (2, 10)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 43 - Tile (2, 11)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 44 - Tile (2, 12)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 45 - Tile (2, 13)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 46 - Tile (2, 14)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 48 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 49 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 50 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 51 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 52 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 53 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 54 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 55 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 56 - Tile (3, 8)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 57 - Tile (3, 9)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 58 - Tile (3, 10)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 59 - Tile (3, 11)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 60 - Tile (3, 12)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 61 - Tile (3, 13)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 62 - Tile (3, 14)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 64 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 65 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 66 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 67 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 68 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 69 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 70 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 71 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 72 - Tile (4, 8)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 73 - Tile (4, 9)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 74 - Tile (4, 10)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 75 - Tile (4, 11)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 76 - Tile (4, 12)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 77 - Tile (4, 13)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 78 - Tile (4, 14)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 80 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 81 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 82 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 83 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 84 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 85 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 86 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 87 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 88 - Tile (5, 8)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 89 - Tile (5, 9)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 90 - Tile (5, 10)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 91 - Tile (5, 11)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 92 - Tile (5, 12)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 93 - Tile (5, 13)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 94 - Tile (5, 14)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 96 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 97 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 98 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 99 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 100 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 101 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 102 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 103 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 104 - Tile (6, 8)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 105 - Tile (6, 9)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 106 - Tile (6, 10)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 107 - Tile (6, 11)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 108 - Tile (6, 12)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 109 - Tile (6, 13)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 110 - Tile (6, 14)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 112 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 113 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 114 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 115 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 116 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 117 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 118 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 119 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 120 - Tile (7, 8)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 121 - Tile (7, 9)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 122 - Tile (7, 10)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 123 - Tile (7, 11)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 124 - Tile (7, 12)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 125 - Tile (7, 13)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 126 - Tile (7, 14)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 128 - Tile (8, 0)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 129 - Tile (8, 1)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 130 - Tile (8, 2)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 131 - Tile (8, 3)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 132 - Tile (8, 4)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 133 - Tile (8, 5)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 134 - Tile (8, 6)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 135 - Tile (8, 7)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 136 - Tile (8, 8)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 137 - Tile (8, 9)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 138 - Tile (8, 10)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 139 - Tile (8, 11)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 140 - Tile (8, 12)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 141 - Tile (8, 13)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 142 - Tile (8, 14)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 144 - Tile (9, 0)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 145 - Tile (9, 1)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 146 - Tile (9, 2)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 147 - Tile (9, 3)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 148 - Tile (9, 4)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 149 - Tile (9, 5)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 150 - Tile (9, 6)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 151 - Tile (9, 7)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 152 - Tile (9, 8)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 153 - Tile (9, 9)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 154 - Tile (9, 10)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 155 - Tile (9, 11)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 156 - Tile (9, 12)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 157 - Tile (9, 13)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 158 - Tile (9, 14)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 160 - Tile (10, 0)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 161 - Tile (10, 1)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 162 - Tile (10, 2)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 163 - Tile (10, 3)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 164 - Tile (10, 4)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 165 - Tile (10, 5)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 166 - Tile (10, 6)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 167 - Tile (10, 7)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 168 - Tile (10, 8)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 169 - Tile (10, 9)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 170 - Tile (10, 10)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 171 - Tile (10, 11)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 172 - Tile (10, 12)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 173 - Tile (10, 13)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 174 - Tile (10, 14)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 176 - Tile (11, 0)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 177 - Tile (11, 1)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 178 - Tile (11, 2)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 179 - Tile (11, 3)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 180 - Tile (11, 4)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 181 - Tile (11, 5)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 182 - Tile (11, 6)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 183 - Tile (11, 7)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 184 - Tile (11, 8)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 185 - Tile (11, 9)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 186 - Tile (11, 10)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 187 - Tile (11, 11)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 188 - Tile (11, 12)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 189 - Tile (11, 13)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 190 - Tile (11, 14)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 192 - Tile (12, 0)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 193 - Tile (12, 1)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 194 - Tile (12, 2)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 195 - Tile (12, 3)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 196 - Tile (12, 4)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 197 - Tile (12, 5)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 198 - Tile (12, 6)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 199 - Tile (12, 7)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 200 - Tile (12, 8)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 201 - Tile (12, 9)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 202 - Tile (12, 10)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 203 - Tile (12, 11)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 204 - Tile (12, 12)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 205 - Tile (12, 13)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 206 - Tile (12, 14)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 208 - Tile (13, 0)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 209 - Tile (13, 1)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 210 - Tile (13, 2)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 211 - Tile (13, 3)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 212 - Tile (13, 4)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 213 - Tile (13, 5)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 214 - Tile (13, 6)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 215 - Tile (13, 7)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 216 - Tile (13, 8)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 217 - Tile (13, 9)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 218 - Tile (13, 10)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 219 - Tile (13, 11)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 220 - Tile (13, 12)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 221 - Tile (13, 13)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 222 - Tile (13, 14)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 224 - Tile (14, 0)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 225 - Tile (14, 1)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 226 - Tile (14, 2)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 227 - Tile (14, 3)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 228 - Tile (14, 4)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 229 - Tile (14, 5)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 230 - Tile (14, 6)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 231 - Tile (14, 7)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 232 - Tile (14, 8)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 233 - Tile (14, 9)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 234 - Tile (14, 10)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 235 - Tile (14, 11)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 236 - Tile (14, 12)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 237 - Tile (14, 13)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 238 - Tile (14, 14)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 240 - Tile (15, 0)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 241 - Tile (15, 1)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 242 - Tile (15, 2)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 243 - Tile (15, 3)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 244 - Tile (15, 4)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 245 - Tile (15, 5)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 246 - Tile (15, 6)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 247 - Tile (15, 7)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 248 - Tile (15, 8)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 249 - Tile (15, 9)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 250 - Tile (15, 10)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 251 - Tile (15, 11)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 252 - Tile (15, 12)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 253 - Tile (15, 13)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 254 - Tile (15, 14)] Detected sentinel start instruction in WB stage at time 289655ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289660ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289795ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 2005ns (401 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289795ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 2005ns (401 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289795ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 2005ns (401 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289795ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 2005ns (401 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289795ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 2005ns (401 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289795ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 2005ns (401 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289795ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 2005ns (401 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289795ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 2005ns (401 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289795ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 2005ns (401 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289795ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 2005ns (401 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289795ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 2005ns (401 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289795ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 2005ns (401 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289795ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 2005ns (401 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289795ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 2005ns (401 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289795ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 2005ns (401 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 289795ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 2005ns (401 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)] Detected sentinel start instruction in WB stage at time 289800ns
# [TB][mhartid 31 - Tile (1, 15)] Detected sentinel start instruction in WB stage at time 289800ns
# [TB][mhartid 47 - Tile (2, 15)] Detected sentinel start instruction in WB stage at time 289800ns
# [TB][mhartid 63 - Tile (3, 15)] Detected sentinel start instruction in WB stage at time 289800ns
# [TB][mhartid 79 - Tile (4, 15)] Detected sentinel start instruction in WB stage at time 289800ns
# [TB][mhartid 95 - Tile (5, 15)] Detected sentinel start instruction in WB stage at time 289800ns
# [TB][mhartid 111 - Tile (6, 15)] Detected sentinel start instruction in WB stage at time 289800ns
# [TB][mhartid 127 - Tile (7, 15)] Detected sentinel start instruction in WB stage at time 289800ns
# [TB][mhartid 143 - Tile (8, 15)] Detected sentinel start instruction in WB stage at time 289800ns
# [TB][mhartid 159 - Tile (9, 15)] Detected sentinel start instruction in WB stage at time 289800ns
# [TB][mhartid 175 - Tile (10, 15)] Detected sentinel start instruction in WB stage at time 289800ns
# [TB][mhartid 191 - Tile (11, 15)] Detected sentinel start instruction in WB stage at time 289800ns
# [TB][mhartid 207 - Tile (12, 15)] Detected sentinel start instruction in WB stage at time 289800ns
# [TB][mhartid 223 - Tile (13, 15)] Detected sentinel start instruction in WB stage at time 289800ns
# [TB][mhartid 239 - Tile (14, 15)] Detected sentinel start instruction in WB stage at time 289800ns
# [TB][mhartid 255 - Tile (15, 15)] Detected sentinel start instruction in WB stage at time 289800ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289805ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289805ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289805ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289805ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289805ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289805ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289805ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289805ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289805ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289805ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289805ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289805ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289805ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289805ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289805ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 289805ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290010ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290010ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290010ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290010ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290010ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290010ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290010ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290010ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290010ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290010ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290010ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290010ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290010ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290010ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290010ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290010ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291070ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291070ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291070ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291070ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291070ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291070ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291070ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291070ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291070ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291070ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291070ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291070ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291070ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291070ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291070ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291070ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291360ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 11225ns (2245 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291360ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 11225ns (2245 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291360ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 11225ns (2245 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291360ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 11225ns (2245 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291360ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 11225ns (2245 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291360ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 11225ns (2245 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291360ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 11225ns (2245 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291360ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 11225ns (2245 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291360ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 11225ns (2245 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291360ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 11225ns (2245 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291360ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 11225ns (2245 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291360ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 11225ns (2245 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291360ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 11225ns (2245 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291360ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 11225ns (2245 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291360ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 11225ns (2245 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291395ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291395ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291395ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291395ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291395ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291395ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291395ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291395ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291395ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291395ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291395ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291395ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291395ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291395ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291395ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291395ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291430ns: start-end pair with latency 1415ns (283 clock cycles) and accumulated latency 11295ns (2259 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291475ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291475ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291475ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291475ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291475ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291475ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291475ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291475ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291475ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291475ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291475ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291475ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291475ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291475ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291475ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291475ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291625ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291625ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291625ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291625ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291625ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291625ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291625ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291625ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291625ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291625ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291625ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291625ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291625ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291625ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291625ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291625ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291705ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291740ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291740ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291740ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291740ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291740ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291740ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291740ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291740ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291740ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291740ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291740ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291740ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291740ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291740ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291740ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291820ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291820ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291820ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291820ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291820ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291820ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291820ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291820ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291820ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291820ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291820ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291820ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291820ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291820ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291820ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291820ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291900ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291900ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291900ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291900ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291900ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291900ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291900ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291900ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291900ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291900ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291900ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291900ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291900ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291900ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291900ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291900ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292050ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292050ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292050ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292050ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292050ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292050ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292050ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292050ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292050ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292050ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292050ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292050ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292050ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292050ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292050ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292050ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292100ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292100ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292100ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292100ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292100ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292100ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292100ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292100ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292100ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292100ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292100ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292100ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292100ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292100ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292100ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292165ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292165ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292165ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292165ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292165ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292165ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292165ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292165ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292165ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292165ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292165ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292165ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292165ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292165ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292165ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292165ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292170ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292245ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292280ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292280ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292280ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292280ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292280ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292280ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292280ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292280ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292280ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292280ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292280ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292280ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292280ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292280ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292280ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292325ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292325ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292325ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292325ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292325ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292325ns
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292325ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292325ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292325ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292325ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292325ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292325ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292325ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292325ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292325ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292360ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292405ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292510ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292510ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292510ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292510ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292510ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292510ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292510ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292510ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292510ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292510ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292510ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292510ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292510ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292510ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292510ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292625ns
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292625ns
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292625ns
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292625ns
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292625ns
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292625ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292625ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292625ns
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292625ns
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292625ns
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292625ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292625ns
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292625ns
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292625ns
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292625ns
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292625ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292960ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293435ns: start-end pair with latency 2360ns (472 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293435ns: start-end pair with latency 2360ns (472 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293435ns: start-end pair with latency 2360ns (472 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293435ns: start-end pair with latency 2360ns (472 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293435ns: start-end pair with latency 2360ns (472 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293435ns: start-end pair with latency 2360ns (472 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293435ns: start-end pair with latency 2360ns (472 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293435ns: start-end pair with latency 2360ns (472 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293435ns: start-end pair with latency 2360ns (472 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293435ns: start-end pair with latency 2360ns (472 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293435ns: start-end pair with latency 2360ns (472 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293435ns: start-end pair with latency 2360ns (472 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293435ns: start-end pair with latency 2360ns (472 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293435ns: start-end pair with latency 2360ns (472 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293435ns: start-end pair with latency 2360ns (472 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293655ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 16990ns (3398 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294215ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 19095ns (3819 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294215ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 19095ns (3819 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294215ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 19095ns (3819 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294215ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 19095ns (3819 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294215ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 19095ns (3819 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294215ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 19095ns (3819 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294215ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 19095ns (3819 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294215ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 19095ns (3819 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294215ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 19095ns (3819 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294215ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 19095ns (3819 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294215ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 19095ns (3819 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294215ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 19095ns (3819 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294215ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 19095ns (3819 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294215ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 19095ns (3819 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294215ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 19095ns (3819 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294385ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294385ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294385ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294385ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294385ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294385ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294385ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294385ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294385ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294385ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294385ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294385ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294385ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294385ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294385ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294385ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294410ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 20720ns (4144 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294410ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 20720ns (4144 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294410ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 20720ns (4144 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294410ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 20720ns (4144 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294410ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 20720ns (4144 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294410ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 20720ns (4144 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294410ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 20720ns (4144 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294410ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 20720ns (4144 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294410ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 20720ns (4144 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294410ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 20720ns (4144 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294410ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 20720ns (4144 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294410ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 20720ns (4144 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294410ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 20720ns (4144 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294410ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 20720ns (4144 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294410ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 20720ns (4144 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294425ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 19305ns (3861 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294560ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 22740ns (4548 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294560ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 22740ns (4548 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294560ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 22740ns (4548 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294560ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 22740ns (4548 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294560ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 22740ns (4548 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294560ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 22740ns (4548 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294560ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 22740ns (4548 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294560ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 22740ns (4548 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294560ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 22740ns (4548 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294560ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 22740ns (4548 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294560ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 22740ns (4548 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294560ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 22740ns (4548 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294560ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 22740ns (4548 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294560ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 22740ns (4548 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294560ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 22740ns (4548 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294615ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 20925ns (4185 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294720ns: start-end pair with latency 2975ns (595 clock cycles) and accumulated latency 24630ns (4926 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294720ns: start-end pair with latency 2975ns (595 clock cycles) and accumulated latency 24630ns (4926 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294720ns: start-end pair with latency 2975ns (595 clock cycles) and accumulated latency 24630ns (4926 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294720ns: start-end pair with latency 2975ns (595 clock cycles) and accumulated latency 24630ns (4926 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294720ns: start-end pair with latency 2975ns (595 clock cycles) and accumulated latency 24630ns (4926 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294720ns: start-end pair with latency 2975ns (595 clock cycles) and accumulated latency 24630ns (4926 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294720ns: start-end pair with latency 2975ns (595 clock cycles) and accumulated latency 24630ns (4926 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294720ns: start-end pair with latency 2975ns (595 clock cycles) and accumulated latency 24630ns (4926 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294720ns: start-end pair with latency 2975ns (595 clock cycles) and accumulated latency 24630ns (4926 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294720ns: start-end pair with latency 2975ns (595 clock cycles) and accumulated latency 24630ns (4926 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294720ns: start-end pair with latency 2975ns (595 clock cycles) and accumulated latency 24630ns (4926 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294720ns: start-end pair with latency 2975ns (595 clock cycles) and accumulated latency 24630ns (4926 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294720ns: start-end pair with latency 2975ns (595 clock cycles) and accumulated latency 24630ns (4926 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294720ns: start-end pair with latency 2975ns (595 clock cycles) and accumulated latency 24630ns (4926 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294720ns: start-end pair with latency 2975ns (595 clock cycles) and accumulated latency 24630ns (4926 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294770ns: start-end pair with latency 3140ns (628 clock cycles) and accumulated latency 22950ns (4590 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294895ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 26910ns (5382 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294895ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 26910ns (5382 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294895ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 26910ns (5382 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294895ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 26910ns (5382 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294895ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 26910ns (5382 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294895ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 26910ns (5382 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294895ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 26910ns (5382 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294895ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 26910ns (5382 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294895ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 26910ns (5382 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294895ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 26910ns (5382 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294895ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 26910ns (5382 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294895ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 26910ns (5382 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294895ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 26910ns (5382 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294895ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 26910ns (5382 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294895ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 26910ns (5382 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294910ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 24855ns (4971 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295070ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 29170ns (5834 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295070ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 29170ns (5834 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295070ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 29170ns (5834 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295070ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 29170ns (5834 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295070ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 29170ns (5834 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295070ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 29170ns (5834 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295070ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 29170ns (5834 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295070ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 29170ns (5834 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295070ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 29170ns (5834 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295070ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 29170ns (5834 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295070ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 29170ns (5834 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295070ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 29170ns (5834 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295070ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 29170ns (5834 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295070ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 29170ns (5834 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295070ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 29170ns (5834 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295130ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295130ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295130ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295130ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295130ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295130ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295130ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295130ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295130ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295130ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295130ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295130ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295130ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295130ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295130ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295135ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 27150ns (5430 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295255ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 31550ns (6310 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295255ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 31550ns (6310 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295255ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 31550ns (6310 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295255ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 31550ns (6310 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295255ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 31550ns (6310 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295255ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 31550ns (6310 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295255ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 31550ns (6310 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295255ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 31550ns (6310 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295255ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 31550ns (6310 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295255ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 31550ns (6310 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295255ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 31550ns (6310 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295255ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 31550ns (6310 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295255ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 31550ns (6310 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295255ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 31550ns (6310 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295255ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 31550ns (6310 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295270ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295285ns: start-end pair with latency 3380ns (676 clock cycles) and accumulated latency 29385ns (5877 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295415ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 33965ns (6793 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295415ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 33965ns (6793 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295415ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 33965ns (6793 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295415ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 33965ns (6793 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295415ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 33965ns (6793 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295415ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 33965ns (6793 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295415ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 33965ns (6793 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295415ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 33965ns (6793 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295415ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 33965ns (6793 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295415ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 33965ns (6793 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295415ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 33965ns (6793 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295415ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 33965ns (6793 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295415ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 33965ns (6793 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295415ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 33965ns (6793 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295415ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 33965ns (6793 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295445ns: start-end pair with latency 3390ns (678 clock cycles) and accumulated latency 31740ns (6348 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295560ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295560ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295560ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295560ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295560ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295560ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295560ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295560ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295560ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295560ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295560ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295560ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295560ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295560ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295560ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295595ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295615ns: start-end pair with latency 3445ns (689 clock cycles) and accumulated latency 34165ns (6833 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295690ns: start-end pair with latency 3405ns (681 clock cycles) and accumulated latency 36670ns (7334 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295690ns: start-end pair with latency 3405ns (681 clock cycles) and accumulated latency 36670ns (7334 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295690ns: start-end pair with latency 3405ns (681 clock cycles) and accumulated latency 36670ns (7334 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295690ns: start-end pair with latency 3405ns (681 clock cycles) and accumulated latency 36670ns (7334 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295690ns: start-end pair with latency 3405ns (681 clock cycles) and accumulated latency 36670ns (7334 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295690ns: start-end pair with latency 3405ns (681 clock cycles) and accumulated latency 36670ns (7334 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295690ns: start-end pair with latency 3405ns (681 clock cycles) and accumulated latency 36670ns (7334 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295690ns: start-end pair with latency 3405ns (681 clock cycles) and accumulated latency 36670ns (7334 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295690ns: start-end pair with latency 3405ns (681 clock cycles) and accumulated latency 36670ns (7334 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295690ns: start-end pair with latency 3405ns (681 clock cycles) and accumulated latency 36670ns (7334 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295690ns: start-end pair with latency 3405ns (681 clock cycles) and accumulated latency 36670ns (7334 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295690ns: start-end pair with latency 3405ns (681 clock cycles) and accumulated latency 36670ns (7334 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295690ns: start-end pair with latency 3405ns (681 clock cycles) and accumulated latency 36670ns (7334 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295690ns: start-end pair with latency 3405ns (681 clock cycles) and accumulated latency 36670ns (7334 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295690ns: start-end pair with latency 3405ns (681 clock cycles) and accumulated latency 36670ns (7334 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295745ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295750ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295750ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295750ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295750ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295750ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295750ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295750ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295750ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295750ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295750ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295750ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295750ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295750ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295750ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295750ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295805ns: start-end pair with latency 3555ns (711 clock cycles) and accumulated latency 36820ns (7364 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295870ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 39160ns (7832 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295870ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 39160ns (7832 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295870ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 39160ns (7832 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295870ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 39160ns (7832 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295870ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 39160ns (7832 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295870ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 39160ns (7832 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295870ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 39160ns (7832 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295870ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 39160ns (7832 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295870ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 39160ns (7832 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295870ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 39160ns (7832 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295870ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 39160ns (7832 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295870ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 39160ns (7832 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295870ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 39160ns (7832 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295870ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 39160ns (7832 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295870ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 39160ns (7832 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295975ns: start-end pair with latency 3610ns (722 clock cycles) and accumulated latency 39230ns (7846 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295985ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 41700ns (8340 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295985ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 41700ns (8340 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295985ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 41700ns (8340 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295985ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 41700ns (8340 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295985ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 41700ns (8340 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295985ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 41700ns (8340 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295985ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 41700ns (8340 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295985ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 41700ns (8340 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295985ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 41700ns (8340 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295985ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 41700ns (8340 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295985ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 41700ns (8340 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295985ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 41700ns (8340 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295985ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 41700ns (8340 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295985ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 41700ns (8340 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295985ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 41700ns (8340 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296010ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296040ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296040ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296040ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296040ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296040ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296040ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296040ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296040ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296040ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296040ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296040ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296040ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296040ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296040ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296040ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296160ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296225ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296225ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296225ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296225ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296225ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296225ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296225ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296225ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296225ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296225ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296225ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296225ns: start-end pair with latency 3815ns (763 clock cycles) and accumulated latency 42045ns (8409 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296225ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296225ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296225ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296225ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296240ns: start-end pair with latency 3610ns (722 clock cycles) and accumulated latency 44530ns (8906 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296240ns: start-end pair with latency 3610ns (722 clock cycles) and accumulated latency 44530ns (8906 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296240ns: start-end pair with latency 3610ns (722 clock cycles) and accumulated latency 44530ns (8906 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296240ns: start-end pair with latency 3610ns (722 clock cycles) and accumulated latency 44530ns (8906 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296240ns: start-end pair with latency 3610ns (722 clock cycles) and accumulated latency 44530ns (8906 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296240ns: start-end pair with latency 3610ns (722 clock cycles) and accumulated latency 44530ns (8906 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296240ns: start-end pair with latency 3610ns (722 clock cycles) and accumulated latency 44530ns (8906 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296240ns: start-end pair with latency 3610ns (722 clock cycles) and accumulated latency 44530ns (8906 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296240ns: start-end pair with latency 3610ns (722 clock cycles) and accumulated latency 44530ns (8906 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296240ns: start-end pair with latency 3610ns (722 clock cycles) and accumulated latency 44530ns (8906 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296240ns: start-end pair with latency 3610ns (722 clock cycles) and accumulated latency 44530ns (8906 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296240ns: start-end pair with latency 3610ns (722 clock cycles) and accumulated latency 44530ns (8906 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296240ns: start-end pair with latency 3610ns (722 clock cycles) and accumulated latency 44530ns (8906 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296240ns: start-end pair with latency 3610ns (722 clock cycles) and accumulated latency 44530ns (8906 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296240ns: start-end pair with latency 3610ns (722 clock cycles) and accumulated latency 44530ns (8906 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296370ns: start-end pair with latency 3740ns (748 clock cycles) and accumulated latency 44660ns (8932 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296375ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296375ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296375ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296375ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296375ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296375ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296375ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296375ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296375ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296375ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296375ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296375ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296375ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296375ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296375ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296380ns: start-end pair with latency 3670ns (734 clock cycles) and accumulated latency 47120ns (9424 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296380ns: start-end pair with latency 3670ns (734 clock cycles) and accumulated latency 47120ns (9424 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296380ns: start-end pair with latency 3670ns (734 clock cycles) and accumulated latency 47120ns (9424 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296380ns: start-end pair with latency 3670ns (734 clock cycles) and accumulated latency 47120ns (9424 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296380ns: start-end pair with latency 3670ns (734 clock cycles) and accumulated latency 47120ns (9424 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296380ns: start-end pair with latency 3670ns (734 clock cycles) and accumulated latency 47120ns (9424 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296380ns: start-end pair with latency 3670ns (734 clock cycles) and accumulated latency 47120ns (9424 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296380ns: start-end pair with latency 3670ns (734 clock cycles) and accumulated latency 47120ns (9424 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296380ns: start-end pair with latency 3670ns (734 clock cycles) and accumulated latency 47120ns (9424 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296380ns: start-end pair with latency 3670ns (734 clock cycles) and accumulated latency 47120ns (9424 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296380ns: start-end pair with latency 3670ns (734 clock cycles) and accumulated latency 47120ns (9424 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296380ns: start-end pair with latency 3670ns (734 clock cycles) and accumulated latency 47120ns (9424 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296380ns: start-end pair with latency 3670ns (734 clock cycles) and accumulated latency 47120ns (9424 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296380ns: start-end pair with latency 3670ns (734 clock cycles) and accumulated latency 47120ns (9424 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296380ns: start-end pair with latency 3670ns (734 clock cycles) and accumulated latency 47120ns (9424 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296485ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296595ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296595ns: start-end pair with latency 3665ns (733 clock cycles) and accumulated latency 49755ns (9951 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296595ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296595ns: start-end pair with latency 3665ns (733 clock cycles) and accumulated latency 49755ns (9951 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296595ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296595ns: start-end pair with latency 3665ns (733 clock cycles) and accumulated latency 49755ns (9951 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296595ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296595ns: start-end pair with latency 3665ns (733 clock cycles) and accumulated latency 49755ns (9951 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296595ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296595ns: start-end pair with latency 3665ns (733 clock cycles) and accumulated latency 49755ns (9951 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296595ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296595ns: start-end pair with latency 3665ns (733 clock cycles) and accumulated latency 49755ns (9951 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296595ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296595ns: start-end pair with latency 3665ns (733 clock cycles) and accumulated latency 49755ns (9951 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296595ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296595ns: start-end pair with latency 3665ns (733 clock cycles) and accumulated latency 49755ns (9951 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296595ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296595ns: start-end pair with latency 3665ns (733 clock cycles) and accumulated latency 49755ns (9951 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296595ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296595ns: start-end pair with latency 3665ns (733 clock cycles) and accumulated latency 49755ns (9951 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296595ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296595ns: start-end pair with latency 3665ns (733 clock cycles) and accumulated latency 49755ns (9951 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296595ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296595ns: start-end pair with latency 3665ns (733 clock cycles) and accumulated latency 49755ns (9951 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296595ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296595ns: start-end pair with latency 3665ns (733 clock cycles) and accumulated latency 49755ns (9951 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296595ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296595ns: start-end pair with latency 3665ns (733 clock cycles) and accumulated latency 49755ns (9951 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296595ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296595ns: start-end pair with latency 3665ns (733 clock cycles) and accumulated latency 49755ns (9951 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296600ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296620ns: start-end pair with latency 3910ns (782 clock cycles) and accumulated latency 47360ns (9472 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296815ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296815ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296815ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296815ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296815ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296815ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296815ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296815ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296815ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296815ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296815ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296815ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296815ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296815ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296815ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296820ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296945ns: start-end pair with latency 3980ns (796 clock cycles) and accumulated latency 50070ns (10014 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297105ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297105ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297105ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297105ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297105ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297105ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297105ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297105ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297105ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297105ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297105ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297105ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297105ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297105ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297105ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297215ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297365ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297430ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297430ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297430ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297430ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297430ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297430ns
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297430ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297430ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297430ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297430ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297430ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297430ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297430ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297430ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297430ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297580ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297580ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297580ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297580ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297580ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297580ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297580ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297580ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297580ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297580ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297580ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297580ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297580ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297580ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297580ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297690ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297835ns
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297835ns
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297835ns
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297835ns
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297835ns
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297835ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297835ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297835ns
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297835ns
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297835ns
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297835ns
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297835ns
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297835ns
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297835ns
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297835ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297930ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298055ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298055ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298055ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298055ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298055ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298055ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298055ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298055ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298055ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298055ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298055ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298055ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298055ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298055ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298055ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298115ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298320ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298320ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298320ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298320ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298320ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298320ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298320ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298320ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298320ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298320ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298320ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298320ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298320ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298320ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298320ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298450ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 311755ns: start-end pair with latency 19580ns (3916 clock cycles) and accumulated latency 30875ns (6175 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 311885ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312490ns: start-end pair with latency 20385ns (4077 clock cycles) and accumulated latency 31610ns (6322 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312490ns: start-end pair with latency 20385ns (4077 clock cycles) and accumulated latency 31610ns (6322 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312490ns: start-end pair with latency 20385ns (4077 clock cycles) and accumulated latency 31610ns (6322 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312490ns: start-end pair with latency 20385ns (4077 clock cycles) and accumulated latency 31610ns (6322 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312490ns: start-end pair with latency 20385ns (4077 clock cycles) and accumulated latency 31610ns (6322 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312490ns: start-end pair with latency 20385ns (4077 clock cycles) and accumulated latency 31610ns (6322 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312490ns: start-end pair with latency 20385ns (4077 clock cycles) and accumulated latency 31610ns (6322 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312490ns: start-end pair with latency 20385ns (4077 clock cycles) and accumulated latency 31610ns (6322 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312490ns: start-end pair with latency 20385ns (4077 clock cycles) and accumulated latency 31610ns (6322 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312490ns: start-end pair with latency 20385ns (4077 clock cycles) and accumulated latency 31610ns (6322 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312490ns: start-end pair with latency 20385ns (4077 clock cycles) and accumulated latency 31610ns (6322 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312490ns: start-end pair with latency 20385ns (4077 clock cycles) and accumulated latency 31610ns (6322 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312490ns: start-end pair with latency 20385ns (4077 clock cycles) and accumulated latency 31610ns (6322 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312490ns: start-end pair with latency 20385ns (4077 clock cycles) and accumulated latency 31610ns (6322 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312490ns: start-end pair with latency 20385ns (4077 clock cycles) and accumulated latency 31610ns (6322 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312610ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 31595ns (6319 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312620ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312620ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312620ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312620ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312620ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312620ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312620ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312620ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312620ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312620ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312620ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312620ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312620ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312620ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312620ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 312725ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313460ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 32445ns (6489 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313460ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 32445ns (6489 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313460ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 32445ns (6489 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313460ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 32445ns (6489 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313460ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 32445ns (6489 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313460ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 32445ns (6489 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313460ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 32445ns (6489 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313460ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 32445ns (6489 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313460ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 32445ns (6489 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313460ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 32445ns (6489 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313460ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 32445ns (6489 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313460ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 32445ns (6489 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313460ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 32445ns (6489 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313460ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 32445ns (6489 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313460ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 32445ns (6489 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313575ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313575ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313575ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313575ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313575ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313575ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313575ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313575ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313575ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313575ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313575ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313575ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313575ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313575ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313575ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 315730ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 3000ns (600 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 315735ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316065ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316585ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316585ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316585ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316585ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316585ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316585ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316585ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316585ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316585ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316585ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316585ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316585ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316585ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316585ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316585ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316590ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316590ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316590ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316590ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316590ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316590ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316590ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316590ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316590ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316590ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316590ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316590ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316590ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316590ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316590ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316910ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316910ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316910ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316910ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316910ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316910ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316910ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316910ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316910ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316910ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316910ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316910ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316910ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316910ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316910ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 319655ns: start-end pair with latency 25265ns (5053 clock cycles) and accumulated latency 42255ns (8451 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 319800ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320610ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 43060ns (8612 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 320745ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320930ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 43310ns (8662 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320930ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 43310ns (8662 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320930ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 43310ns (8662 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320930ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 43310ns (8662 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320930ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 43310ns (8662 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320930ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 43310ns (8662 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320930ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 43310ns (8662 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320930ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 43310ns (8662 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320930ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 43310ns (8662 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320930ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 43310ns (8662 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320930ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 43310ns (8662 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320930ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 43310ns (8662 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320930ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 43310ns (8662 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320930ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 43310ns (8662 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320930ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 43310ns (8662 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321080ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321080ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321080ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321080ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321080ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321080ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321080ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321080ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321080ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321080ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321080ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321080ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321080ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321080ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321080ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321960ns: start-end pair with latency 875ns (175 clock cycles) and accumulated latency 44185ns (8837 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321960ns: start-end pair with latency 875ns (175 clock cycles) and accumulated latency 44185ns (8837 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321960ns: start-end pair with latency 875ns (175 clock cycles) and accumulated latency 44185ns (8837 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321960ns: start-end pair with latency 875ns (175 clock cycles) and accumulated latency 44185ns (8837 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321960ns: start-end pair with latency 875ns (175 clock cycles) and accumulated latency 44185ns (8837 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321960ns: start-end pair with latency 875ns (175 clock cycles) and accumulated latency 44185ns (8837 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321960ns: start-end pair with latency 875ns (175 clock cycles) and accumulated latency 44185ns (8837 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321960ns: start-end pair with latency 875ns (175 clock cycles) and accumulated latency 44185ns (8837 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321960ns: start-end pair with latency 875ns (175 clock cycles) and accumulated latency 44185ns (8837 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321960ns: start-end pair with latency 875ns (175 clock cycles) and accumulated latency 44185ns (8837 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321960ns: start-end pair with latency 875ns (175 clock cycles) and accumulated latency 44185ns (8837 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321960ns: start-end pair with latency 875ns (175 clock cycles) and accumulated latency 44185ns (8837 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321960ns: start-end pair with latency 875ns (175 clock cycles) and accumulated latency 44185ns (8837 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321960ns: start-end pair with latency 875ns (175 clock cycles) and accumulated latency 44185ns (8837 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321960ns: start-end pair with latency 875ns (175 clock cycles) and accumulated latency 44185ns (8837 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322100ns
# [TB][mhartid 17 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322100ns
# [TB][mhartid 33 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322100ns
# [TB][mhartid 49 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322100ns
# [TB][mhartid 65 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322100ns
# [TB][mhartid 81 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322100ns
# [TB][mhartid 97 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322100ns
# [TB][mhartid 113 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322100ns
# [TB][mhartid 129 - Tile (8, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322100ns
# [TB][mhartid 145 - Tile (9, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322100ns
# [TB][mhartid 161 - Tile (10, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322100ns
# [TB][mhartid 193 - Tile (12, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322100ns
# [TB][mhartid 209 - Tile (13, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322100ns
# [TB][mhartid 225 - Tile (14, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322100ns
# [TB][mhartid 241 - Tile (15, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322100ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 323025ns: start-end pair with latency 27750ns (5550 clock cycles) and accumulated latency 47055ns (9411 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323195ns
# [TB][mhartid 177 - Tile (11, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 323775ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 323780ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324100ns: start-end pair with latency 900ns (180 clock cycles) and accumulated latency 47955ns (9591 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 324190ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324250ns: start-end pair with latency 29115ns (5823 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324250ns: start-end pair with latency 29115ns (5823 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324250ns: start-end pair with latency 29115ns (5823 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324250ns: start-end pair with latency 29115ns (5823 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324250ns: start-end pair with latency 29115ns (5823 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324250ns: start-end pair with latency 29115ns (5823 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324250ns: start-end pair with latency 29115ns (5823 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324250ns: start-end pair with latency 29115ns (5823 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324250ns: start-end pair with latency 29115ns (5823 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324250ns: start-end pair with latency 29115ns (5823 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324250ns: start-end pair with latency 29115ns (5823 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324250ns: start-end pair with latency 29115ns (5823 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324250ns: start-end pair with latency 29115ns (5823 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324250ns: start-end pair with latency 29115ns (5823 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324250ns: start-end pair with latency 29115ns (5823 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324260ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324420ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324420ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324420ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324420ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324420ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324420ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324420ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324420ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324420ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324420ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324420ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324420ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324420ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324420ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324420ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 325015ns: start-end pair with latency 820ns (164 clock cycles) and accumulated latency 171815ns (34363 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 325020ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 325115ns: start-end pair with latency 9045ns (1809 clock cycles) and accumulated latency 212035ns (42407 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 325120ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325130ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325130ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325130ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325130ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325130ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325130ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325130ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325130ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325130ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325130ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325130ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325130ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325130ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325130ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325130ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325135ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325135ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325135ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325135ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325135ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325135ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325135ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325135ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325135ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325135ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325135ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325135ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325135ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325135ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325135ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325235ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325315ns: start-end pair with latency 29715ns (5943 clock cycles) and accumulated latency 50640ns (10128 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325390ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 49175ns (9835 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325390ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 49175ns (9835 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325390ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 49175ns (9835 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325390ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 49175ns (9835 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325390ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 49175ns (9835 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325390ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 49175ns (9835 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325390ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 49175ns (9835 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325390ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 49175ns (9835 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325390ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 49175ns (9835 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325390ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 49175ns (9835 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325390ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 49175ns (9835 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325390ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 49175ns (9835 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325390ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 49175ns (9835 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325390ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 49175ns (9835 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325390ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 49175ns (9835 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325400ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325415ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 325455ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171850ns (34370 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 325460ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325495ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325510ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325510ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325525ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325525ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325525ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325525ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325525ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325525ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325525ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325525ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325525ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325525ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325525ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325525ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325525ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325525ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325525ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 325550ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171885ns (34377 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 325555ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 18 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 34 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 50 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 66 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 82 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 98 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 114 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 130 - Tile (8, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 146 - Tile (9, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 162 - Tile (10, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 194 - Tile (12, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 210 - Tile (13, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 226 - Tile (14, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 242 - Tile (15, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325590ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325605ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 325645ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171920ns (34384 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 325650ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325685ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325825ns: start-end pair with latency 585ns (117 clock cycles) and accumulated latency 32180ns (6436 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325830ns
# [TB][mhartid 177 - Tile (11, 1)] Detected sentinel end instruction in WB stage at time 325860ns: start-end pair with latency 36200ns (7240 clock cycles)
# [TB][PERF][mhartid 177 - Tile (11, 1)][CMI_PERF] Input communication sentinel accumulator state: 43060ns (8612 clock cycles)
# [TB][PERF][mhartid 177 - Tile (11, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 177 - Tile (11, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 177 - Tile (11, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 171920ns (34384 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326250ns: start-end pair with latency 30685ns (6137 clock cycles) and accumulated latency 51405ns (10281 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326250ns: start-end pair with latency 30685ns (6137 clock cycles) and accumulated latency 51405ns (10281 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326250ns: start-end pair with latency 30685ns (6137 clock cycles) and accumulated latency 51405ns (10281 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326250ns: start-end pair with latency 30685ns (6137 clock cycles) and accumulated latency 51405ns (10281 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326250ns: start-end pair with latency 30685ns (6137 clock cycles) and accumulated latency 51405ns (10281 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326250ns: start-end pair with latency 30685ns (6137 clock cycles) and accumulated latency 51405ns (10281 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326250ns: start-end pair with latency 30685ns (6137 clock cycles) and accumulated latency 51405ns (10281 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326250ns: start-end pair with latency 30685ns (6137 clock cycles) and accumulated latency 51405ns (10281 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326250ns: start-end pair with latency 30685ns (6137 clock cycles) and accumulated latency 51405ns (10281 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326250ns: start-end pair with latency 30685ns (6137 clock cycles) and accumulated latency 51405ns (10281 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326250ns: start-end pair with latency 30685ns (6137 clock cycles) and accumulated latency 51405ns (10281 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326250ns: start-end pair with latency 30685ns (6137 clock cycles) and accumulated latency 51405ns (10281 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326250ns: start-end pair with latency 30685ns (6137 clock cycles) and accumulated latency 51405ns (10281 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326250ns: start-end pair with latency 30685ns (6137 clock cycles) and accumulated latency 51405ns (10281 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326250ns: start-end pair with latency 30685ns (6137 clock cycles) and accumulated latency 51405ns (10281 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326350ns: start-end pair with latency 820ns (164 clock cycles) and accumulated latency 171815ns (34363 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326350ns: start-end pair with latency 820ns (164 clock cycles) and accumulated latency 171815ns (34363 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326350ns: start-end pair with latency 820ns (164 clock cycles) and accumulated latency 171815ns (34363 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326350ns: start-end pair with latency 820ns (164 clock cycles) and accumulated latency 171815ns (34363 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326350ns: start-end pair with latency 820ns (164 clock cycles) and accumulated latency 171815ns (34363 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326350ns: start-end pair with latency 820ns (164 clock cycles) and accumulated latency 171815ns (34363 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326350ns: start-end pair with latency 820ns (164 clock cycles) and accumulated latency 171815ns (34363 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326350ns: start-end pair with latency 820ns (164 clock cycles) and accumulated latency 171815ns (34363 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326350ns: start-end pair with latency 820ns (164 clock cycles) and accumulated latency 171815ns (34363 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326350ns: start-end pair with latency 820ns (164 clock cycles) and accumulated latency 171815ns (34363 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326350ns: start-end pair with latency 820ns (164 clock cycles) and accumulated latency 171815ns (34363 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326350ns: start-end pair with latency 820ns (164 clock cycles) and accumulated latency 171815ns (34363 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326350ns: start-end pair with latency 820ns (164 clock cycles) and accumulated latency 171815ns (34363 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326350ns: start-end pair with latency 820ns (164 clock cycles) and accumulated latency 171815ns (34363 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326350ns: start-end pair with latency 820ns (164 clock cycles) and accumulated latency 171815ns (34363 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326355ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326355ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326355ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326355ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326355ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326355ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326355ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326355ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326355ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326355ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326355ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326355ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326355ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326355ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326355ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326435ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326435ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326435ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326435ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326435ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326435ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326435ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326435ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326435ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326435ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326435ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326435ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326435ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326435ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326435ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326450ns: start-end pair with latency 9535ns (1907 clock cycles) and accumulated latency 212525ns (42505 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326450ns: start-end pair with latency 9535ns (1907 clock cycles) and accumulated latency 212525ns (42505 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326450ns: start-end pair with latency 9535ns (1907 clock cycles) and accumulated latency 212525ns (42505 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326450ns: start-end pair with latency 9535ns (1907 clock cycles) and accumulated latency 212525ns (42505 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326450ns: start-end pair with latency 9535ns (1907 clock cycles) and accumulated latency 212525ns (42505 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326450ns: start-end pair with latency 9535ns (1907 clock cycles) and accumulated latency 212525ns (42505 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326450ns: start-end pair with latency 9535ns (1907 clock cycles) and accumulated latency 212525ns (42505 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326450ns: start-end pair with latency 9535ns (1907 clock cycles) and accumulated latency 212525ns (42505 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326450ns: start-end pair with latency 9535ns (1907 clock cycles) and accumulated latency 212525ns (42505 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326450ns: start-end pair with latency 9535ns (1907 clock cycles) and accumulated latency 212525ns (42505 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326450ns: start-end pair with latency 9535ns (1907 clock cycles) and accumulated latency 212525ns (42505 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326450ns: start-end pair with latency 9535ns (1907 clock cycles) and accumulated latency 212525ns (42505 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326450ns: start-end pair with latency 9535ns (1907 clock cycles) and accumulated latency 212525ns (42505 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326450ns: start-end pair with latency 9535ns (1907 clock cycles) and accumulated latency 212525ns (42505 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326450ns: start-end pair with latency 9535ns (1907 clock cycles) and accumulated latency 212525ns (42505 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326455ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326455ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326455ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326455ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326455ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326455ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326455ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326455ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326455ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326455ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326455ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326455ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326455ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326455ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326455ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326535ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 51660ns (10332 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326570ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326570ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326570ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326570ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326570ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326570ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326570ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326570ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326570ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326570ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326570ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326570ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326570ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326570ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326570ns
# [TB][mhartid 179 - Tile (11, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326710ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326755ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326755ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326755ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326755ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326755ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326755ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326755ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326755ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326755ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326755ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326755ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326755ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326755ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326755ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326755ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326770ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326770ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326770ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326770ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326770ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326770ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326770ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326770ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326770ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326770ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326770ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326770ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326770ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326770ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326770ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326810ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171850ns (34370 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326810ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171850ns (34370 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326810ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171850ns (34370 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326810ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171850ns (34370 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326810ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171850ns (34370 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326810ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171850ns (34370 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326810ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171850ns (34370 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326810ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171850ns (34370 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326810ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171850ns (34370 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326810ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171850ns (34370 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326810ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171850ns (34370 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326810ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171850ns (34370 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326810ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171850ns (34370 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326810ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171850ns (34370 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326810ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171850ns (34370 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326815ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326815ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326815ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326815ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326815ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326815ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326815ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326815ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326815ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326815ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326815ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326815ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326815ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326815ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326815ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326850ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326850ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326850ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326850ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326850ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326850ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326850ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326850ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326850ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326850ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326850ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326850ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326850ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326850ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326850ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326865ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326865ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326865ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326865ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326865ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326865ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326865ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326865ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326865ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326865ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326865ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326865ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326865ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326865ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326865ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326905ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171885ns (34377 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326905ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171885ns (34377 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326905ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171885ns (34377 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326905ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171885ns (34377 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326905ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171885ns (34377 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326905ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171885ns (34377 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326905ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171885ns (34377 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326905ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171885ns (34377 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326905ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171885ns (34377 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326905ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171885ns (34377 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326905ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171885ns (34377 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326905ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171885ns (34377 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326905ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171885ns (34377 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326905ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171885ns (34377 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 326905ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171885ns (34377 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326910ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326910ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326910ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326910ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326910ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326910ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326910ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326910ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326910ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326910ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326910ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326910ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326910ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326910ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 326910ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326945ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326945ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326945ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326945ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326945ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326945ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326945ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326945ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326945ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326945ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326945ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326945ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326945ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326945ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326945ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326960ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326960ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326960ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326960ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326960ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326960ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326960ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326960ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326960ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326960ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326960ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326960ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326960ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326960ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326960ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 327000ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171920ns (34384 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 327000ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171920ns (34384 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 327000ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171920ns (34384 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 327000ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171920ns (34384 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 327000ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171920ns (34384 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 327000ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171920ns (34384 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 327000ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171920ns (34384 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 327000ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171920ns (34384 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 327000ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171920ns (34384 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 327000ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171920ns (34384 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 327000ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171920ns (34384 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 327000ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171920ns (34384 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 327000ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171920ns (34384 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 327000ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171920ns (34384 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 327000ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 171920ns (34384 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 327005ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 327005ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 327005ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 327005ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 327005ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 327005ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 327005ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 327005ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 327005ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 327005ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 327005ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 327005ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 327005ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 327005ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 327005ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327040ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327040ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327040ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327040ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327040ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327040ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327040ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327040ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327040ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327040ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327040ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327040ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327040ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327040ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327040ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327170ns: start-end pair with latency 595ns (119 clock cycles) and accumulated latency 33040ns (6608 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327170ns: start-end pair with latency 595ns (119 clock cycles) and accumulated latency 33040ns (6608 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327170ns: start-end pair with latency 595ns (119 clock cycles) and accumulated latency 33040ns (6608 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327170ns: start-end pair with latency 595ns (119 clock cycles) and accumulated latency 33040ns (6608 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327170ns: start-end pair with latency 595ns (119 clock cycles) and accumulated latency 33040ns (6608 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327170ns: start-end pair with latency 595ns (119 clock cycles) and accumulated latency 33040ns (6608 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327170ns: start-end pair with latency 595ns (119 clock cycles) and accumulated latency 33040ns (6608 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327170ns: start-end pair with latency 595ns (119 clock cycles) and accumulated latency 33040ns (6608 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327170ns: start-end pair with latency 595ns (119 clock cycles) and accumulated latency 33040ns (6608 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327170ns: start-end pair with latency 595ns (119 clock cycles) and accumulated latency 33040ns (6608 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327170ns: start-end pair with latency 595ns (119 clock cycles) and accumulated latency 33040ns (6608 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327170ns: start-end pair with latency 595ns (119 clock cycles) and accumulated latency 33040ns (6608 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327170ns: start-end pair with latency 595ns (119 clock cycles) and accumulated latency 33040ns (6608 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327170ns: start-end pair with latency 595ns (119 clock cycles) and accumulated latency 33040ns (6608 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327170ns: start-end pair with latency 595ns (119 clock cycles) and accumulated latency 33040ns (6608 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327175ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327175ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327175ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327175ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327175ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327175ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327175ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327175ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327175ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327175ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327175ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327175ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327175ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327175ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327175ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 327200ns: start-end pair with latency 37540ns (7508 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 327200ns: start-end pair with latency 37540ns (7508 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 327200ns: start-end pair with latency 37540ns (7508 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 327200ns: start-end pair with latency 37540ns (7508 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 327200ns: start-end pair with latency 37540ns (7508 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 327200ns: start-end pair with latency 37540ns (7508 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 327200ns: start-end pair with latency 37540ns (7508 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 327200ns: start-end pair with latency 37540ns (7508 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)] Detected sentinel end instruction in WB stage at time 327200ns: start-end pair with latency 37540ns (7508 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)] Detected sentinel end instruction in WB stage at time 327200ns: start-end pair with latency 37540ns (7508 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)] Detected sentinel end instruction in WB stage at time 327200ns: start-end pair with latency 37540ns (7508 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)] Detected sentinel end instruction in WB stage at time 327200ns: start-end pair with latency 37540ns (7508 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)] Detected sentinel end instruction in WB stage at time 327200ns: start-end pair with latency 37540ns (7508 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)] Detected sentinel end instruction in WB stage at time 327200ns: start-end pair with latency 37540ns (7508 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)] Detected sentinel end instruction in WB stage at time 327200ns: start-end pair with latency 37540ns (7508 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 327305ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 3040ns (608 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327310ns
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMI_PERF] Input communication sentinel accumulator state: 44185ns (8837 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][CMI_PERF] Input communication sentinel accumulator state: 44185ns (8837 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][CMI_PERF] Input communication sentinel accumulator state: 44185ns (8837 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][CMI_PERF] Input communication sentinel accumulator state: 44185ns (8837 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][CMI_PERF] Input communication sentinel accumulator state: 44185ns (8837 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][CMI_PERF] Input communication sentinel accumulator state: 44185ns (8837 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][CMI_PERF] Input communication sentinel accumulator state: 44185ns (8837 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][CMI_PERF] Input communication sentinel accumulator state: 44185ns (8837 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][CMI_PERF] Input communication sentinel accumulator state: 44185ns (8837 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][CMI_PERF] Input communication sentinel accumulator state: 44185ns (8837 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][CMI_PERF] Input communication sentinel accumulator state: 44185ns (8837 clock cycles)
# [TB][PERF][mhartid 193 - Tile (12, 1)][CMI_PERF] Input communication sentinel accumulator state: 44185ns (8837 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][CMI_PERF] Input communication sentinel accumulator state: 44185ns (8837 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][CMI_PERF] Input communication sentinel accumulator state: 44185ns (8837 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][CMI_PERF] Input communication sentinel accumulator state: 44185ns (8837 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 193 - Tile (12, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 193 - Tile (12, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 171920ns (34384 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 171920ns (34384 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 171920ns (34384 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 171920ns (34384 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 171920ns (34384 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 171920ns (34384 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 171920ns (34384 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 171920ns (34384 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 171920ns (34384 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 171920ns (34384 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 171920ns (34384 clock cycles)
# [TB][PERF][mhartid 193 - Tile (12, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 171920ns (34384 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 171920ns (34384 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 171920ns (34384 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 171920ns (34384 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327430ns: start-end pair with latency 31680ns (6336 clock cycles) and accumulated latency 54630ns (10926 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327500ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327500ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327500ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327500ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327500ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327500ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327500ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327500ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327500ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327500ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327500ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327500ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327500ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327500ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327500ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327675ns
# [TB][mhartid 19 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327675ns
# [TB][mhartid 35 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327675ns
# [TB][mhartid 51 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327675ns
# [TB][mhartid 67 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327675ns
# [TB][mhartid 83 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327675ns
# [TB][mhartid 99 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327675ns
# [TB][mhartid 115 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327675ns
# [TB][mhartid 131 - Tile (8, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327675ns
# [TB][mhartid 147 - Tile (9, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327675ns
# [TB][mhartid 163 - Tile (10, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327675ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327675ns
# [TB][mhartid 195 - Tile (12, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327675ns
# [TB][mhartid 211 - Tile (13, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327675ns
# [TB][mhartid 227 - Tile (14, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327675ns
# [TB][mhartid 243 - Tile (15, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327675ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 327750ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328160ns: start-end pair with latency 32405ns (6481 clock cycles) and accumulated latency 55145ns (11029 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328160ns: start-end pair with latency 32405ns (6481 clock cycles) and accumulated latency 55145ns (11029 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328160ns: start-end pair with latency 32405ns (6481 clock cycles) and accumulated latency 55145ns (11029 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328160ns: start-end pair with latency 32405ns (6481 clock cycles) and accumulated latency 55145ns (11029 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328160ns: start-end pair with latency 32405ns (6481 clock cycles) and accumulated latency 55145ns (11029 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328160ns: start-end pair with latency 32405ns (6481 clock cycles) and accumulated latency 55145ns (11029 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328160ns: start-end pair with latency 32405ns (6481 clock cycles) and accumulated latency 55145ns (11029 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328160ns: start-end pair with latency 32405ns (6481 clock cycles) and accumulated latency 55145ns (11029 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328160ns: start-end pair with latency 32405ns (6481 clock cycles) and accumulated latency 55145ns (11029 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328160ns: start-end pair with latency 32405ns (6481 clock cycles) and accumulated latency 55145ns (11029 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328160ns: start-end pair with latency 32405ns (6481 clock cycles) and accumulated latency 55145ns (11029 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328160ns: start-end pair with latency 32405ns (6481 clock cycles) and accumulated latency 55145ns (11029 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328160ns: start-end pair with latency 32405ns (6481 clock cycles) and accumulated latency 55145ns (11029 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328160ns: start-end pair with latency 32405ns (6481 clock cycles) and accumulated latency 55145ns (11029 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328160ns: start-end pair with latency 32405ns (6481 clock cycles) and accumulated latency 55145ns (11029 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 328370ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 328370ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 328370ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 328370ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 328370ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 328370ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 328370ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 328370ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 328370ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 328370ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 328370ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 328370ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 328370ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 328370ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 328370ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328620ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 3040ns (608 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328620ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 3040ns (608 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328620ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 3040ns (608 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328620ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 3040ns (608 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328620ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 3040ns (608 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328620ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 3040ns (608 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328620ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 3040ns (608 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328620ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 3040ns (608 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328620ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 3040ns (608 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328620ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 3040ns (608 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328620ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 3040ns (608 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328620ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 3040ns (608 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328620ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 3040ns (608 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328620ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 3040ns (608 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328620ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 3040ns (608 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328625ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328625ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328625ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328625ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328625ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328625ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328625ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328625ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328625ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328625ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328625ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328625ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328625ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328625ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328625ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328715ns: start-end pair with latency 1035ns (207 clock cycles) and accumulated latency 55665ns (11133 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328840ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 6005ns (1201 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328860ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 328875ns
# [TB][mhartid 180 - Tile (11, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328915ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329085ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329085ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329085ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329085ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329085ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329085ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329085ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329085ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329085ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329085ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329085ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329085ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329085ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329085ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329085ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329330ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 58170ns (11634 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329490ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 56260ns (11252 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329490ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 56260ns (11252 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329490ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 56260ns (11252 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329490ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 56260ns (11252 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329490ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 56260ns (11252 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329490ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 56260ns (11252 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329490ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 56260ns (11252 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329490ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 56260ns (11252 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329490ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 56260ns (11252 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329490ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 56260ns (11252 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329490ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 56260ns (11252 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329490ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 56260ns (11252 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329490ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 56260ns (11252 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329490ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 56260ns (11252 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329490ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 56260ns (11252 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329560ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 329685ns
# [TB][mhartid 20 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 329685ns
# [TB][mhartid 36 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 329685ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 329685ns
# [TB][mhartid 68 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 329685ns
# [TB][mhartid 84 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 329685ns
# [TB][mhartid 100 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 329685ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 329685ns
# [TB][mhartid 132 - Tile (8, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 329685ns
# [TB][mhartid 148 - Tile (9, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 329685ns
# [TB][mhartid 164 - Tile (10, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 329685ns
# [TB][mhartid 196 - Tile (12, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 329685ns
# [TB][mhartid 212 - Tile (13, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 329685ns
# [TB][mhartid 228 - Tile (14, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 329685ns
# [TB][mhartid 244 - Tile (15, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 329685ns
# [TB][mhartid 179 - Tile (11, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329780ns: start-end pair with latency 3065ns (613 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329785ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330060ns: start-end pair with latency 34015ns (6803 clock cycles) and accumulated latency 58645ns (11729 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330060ns: start-end pair with latency 34015ns (6803 clock cycles) and accumulated latency 58645ns (11729 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330060ns: start-end pair with latency 34015ns (6803 clock cycles) and accumulated latency 58645ns (11729 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330060ns: start-end pair with latency 34015ns (6803 clock cycles) and accumulated latency 58645ns (11729 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330060ns: start-end pair with latency 34015ns (6803 clock cycles) and accumulated latency 58645ns (11729 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330060ns: start-end pair with latency 34015ns (6803 clock cycles) and accumulated latency 58645ns (11729 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330060ns: start-end pair with latency 34015ns (6803 clock cycles) and accumulated latency 58645ns (11729 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330060ns: start-end pair with latency 34015ns (6803 clock cycles) and accumulated latency 58645ns (11729 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330060ns: start-end pair with latency 34015ns (6803 clock cycles) and accumulated latency 58645ns (11729 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330060ns: start-end pair with latency 34015ns (6803 clock cycles) and accumulated latency 58645ns (11729 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330060ns: start-end pair with latency 34015ns (6803 clock cycles) and accumulated latency 58645ns (11729 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330060ns: start-end pair with latency 34015ns (6803 clock cycles) and accumulated latency 58645ns (11729 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330060ns: start-end pair with latency 34015ns (6803 clock cycles) and accumulated latency 58645ns (11729 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330060ns: start-end pair with latency 34015ns (6803 clock cycles) and accumulated latency 58645ns (11729 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330060ns: start-end pair with latency 34015ns (6803 clock cycles) and accumulated latency 58645ns (11729 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330210ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 6035ns (1207 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330210ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 6035ns (1207 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330210ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 6035ns (1207 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330210ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 6035ns (1207 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330210ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 6035ns (1207 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330210ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 6035ns (1207 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330210ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 6035ns (1207 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330210ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 6035ns (1207 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330210ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 6035ns (1207 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330210ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 6035ns (1207 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330210ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 6035ns (1207 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330210ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 6035ns (1207 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330210ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 6035ns (1207 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330210ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 6035ns (1207 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330210ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 6035ns (1207 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330230ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330230ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330230ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330230ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330230ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330230ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330230ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330230ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330230ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330230ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330230ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330230ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330230ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330230ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330230ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 330245ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 330245ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 330245ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 330245ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 330245ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 330245ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 330245ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 330245ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 330245ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 330245ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 330245ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 330245ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 330245ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 330245ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 330245ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330290ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330290ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330290ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330290ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330290ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330290ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330290ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330290ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330290ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330290ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330290ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330290ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330290ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330290ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330290ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 330310ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330740ns: start-end pair with latency 3060ns (612 clock cycles) and accumulated latency 3060ns (612 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330740ns: start-end pair with latency 3060ns (612 clock cycles) and accumulated latency 3060ns (612 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330740ns: start-end pair with latency 3060ns (612 clock cycles) and accumulated latency 3060ns (612 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330740ns: start-end pair with latency 3060ns (612 clock cycles) and accumulated latency 3060ns (612 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330740ns: start-end pair with latency 3060ns (612 clock cycles) and accumulated latency 3060ns (612 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330740ns: start-end pair with latency 3060ns (612 clock cycles) and accumulated latency 3060ns (612 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330740ns: start-end pair with latency 3060ns (612 clock cycles) and accumulated latency 3060ns (612 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330740ns: start-end pair with latency 3060ns (612 clock cycles) and accumulated latency 3060ns (612 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330740ns: start-end pair with latency 3060ns (612 clock cycles) and accumulated latency 3060ns (612 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330740ns: start-end pair with latency 3060ns (612 clock cycles) and accumulated latency 3060ns (612 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330740ns: start-end pair with latency 3060ns (612 clock cycles) and accumulated latency 3060ns (612 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330740ns: start-end pair with latency 3060ns (612 clock cycles) and accumulated latency 3060ns (612 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330740ns: start-end pair with latency 3060ns (612 clock cycles) and accumulated latency 3060ns (612 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330740ns: start-end pair with latency 3060ns (612 clock cycles) and accumulated latency 3060ns (612 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330740ns: start-end pair with latency 3060ns (612 clock cycles) and accumulated latency 3060ns (612 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330745ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330745ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330745ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330745ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330745ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330745ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330745ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330745ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330745ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330745ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330745ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330745ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330745ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330745ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330745ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330755ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 59360ns (11872 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330970ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331240ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331240ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331240ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331240ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331240ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331240ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331240ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331240ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331240ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331240ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331240ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331240ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331240ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331240ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331240ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 331300ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 134145ns (26829 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 331305ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 331435ns: start-end pair with latency 3680ns (736 clock cycles) and accumulated latency 152430ns (30486 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 331440ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331470ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 59820ns (11964 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331470ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 59820ns (11964 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331470ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 59820ns (11964 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331470ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 59820ns (11964 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331470ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 59820ns (11964 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331470ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 59820ns (11964 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331470ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 59820ns (11964 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331470ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 59820ns (11964 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331470ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 59820ns (11964 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331470ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 59820ns (11964 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331470ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 59820ns (11964 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331470ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 59820ns (11964 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331470ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 59820ns (11964 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331470ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 59820ns (11964 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331470ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 59820ns (11964 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331595ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331675ns: start-end pair with latency 35510ns (7102 clock cycles) and accumulated latency 62660ns (12532 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 331690ns
# [TB][mhartid 21 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 331690ns
# [TB][mhartid 37 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 331690ns
# [TB][mhartid 53 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 331690ns
# [TB][mhartid 69 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 331690ns
# [TB][mhartid 85 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 331690ns
# [TB][mhartid 101 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 331690ns
# [TB][mhartid 117 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 331690ns
# [TB][mhartid 133 - Tile (8, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 331690ns
# [TB][mhartid 149 - Tile (9, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 331690ns
# [TB][mhartid 165 - Tile (10, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 331690ns
# [TB][mhartid 197 - Tile (12, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 331690ns
# [TB][mhartid 213 - Tile (13, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 331690ns
# [TB][mhartid 229 - Tile (14, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 331690ns
# [TB][mhartid 245 - Tile (15, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 331690ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331770ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 62450ns (12490 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331770ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 62450ns (12490 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331770ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 62450ns (12490 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331770ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 62450ns (12490 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331770ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 62450ns (12490 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331770ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 62450ns (12490 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331770ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 62450ns (12490 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331770ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 62450ns (12490 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331770ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 62450ns (12490 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331770ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 62450ns (12490 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331770ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 62450ns (12490 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331770ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 62450ns (12490 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331770ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 62450ns (12490 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331770ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 62450ns (12490 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331770ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 62450ns (12490 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331805ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331820ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 331860ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134180ns (26836 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 331865ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331900ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331915ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331920ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 331955ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134215ns (26843 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 331960ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331995ns
# [TB][mhartid 180 - Tile (11, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332005ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332010ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332010ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332015ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332015ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332015ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332015ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332015ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332015ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332015ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332015ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332015ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332015ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332015ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332015ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332015ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332015ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332015ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332050ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134250ns (26850 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332055ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332090ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332225ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 134140ns (26828 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332225ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 134140ns (26828 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332225ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 134140ns (26828 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332225ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 134140ns (26828 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332225ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 134140ns (26828 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332225ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 134140ns (26828 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332225ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 134140ns (26828 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332225ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 134140ns (26828 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332225ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 134140ns (26828 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332225ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 134140ns (26828 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332225ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 134140ns (26828 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332225ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 134140ns (26828 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332225ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 134140ns (26828 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332225ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 134140ns (26828 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332225ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 134140ns (26828 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332230ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332230ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332230ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332230ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332230ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332230ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332230ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332230ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332230ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332230ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332230ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332230ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332230ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332230ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332230ns
# [TB][mhartid 179 - Tile (11, 3)] Detected sentinel end instruction in WB stage at time 332285ns: start-end pair with latency 42625ns (8525 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332365ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 152025ns (30405 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332365ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 152025ns (30405 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332365ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 152025ns (30405 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332365ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 152025ns (30405 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332365ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 152025ns (30405 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332365ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 152025ns (30405 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332365ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 152025ns (30405 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332365ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 152025ns (30405 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332365ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 152025ns (30405 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332365ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 152025ns (30405 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332365ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 152025ns (30405 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332365ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 152025ns (30405 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332365ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 152025ns (30405 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332365ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 152025ns (30405 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332365ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 152025ns (30405 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332370ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332370ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332370ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332370ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332370ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332370ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332370ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332370ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332370ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332370ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332370ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332370ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332370ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332370ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332370ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332380ns: start-end pair with latency 780ns (156 clock cycles) and accumulated latency 48735ns (9747 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332385ns
# [TB][PERF][mhartid 179 - Tile (11, 3)][CMI_PERF] Input communication sentinel accumulator state: 51660ns (10332 clock cycles)
# [TB][PERF][mhartid 179 - Tile (11, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 179 - Tile (11, 3)][CMP_PERF] Computation sentinel accumulator state: 3065ns (613 clock cycles)
# [TB][PERF][mhartid 179 - Tile (11, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134250ns (26850 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332525ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332525ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332525ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332525ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332525ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332525ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332525ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332525ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332525ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332525ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332525ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332525ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332525ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332525ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332525ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332625ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332745ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332745ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332745ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332745ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332745ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332745ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332745ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332745ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332745ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332745ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332745ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332745ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332745ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332745ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332745ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332760ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332760ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332760ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332760ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332760ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332760ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332760ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332760ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332760ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332760ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332760ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332760ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332760ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332760ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332760ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332770ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332770ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332770ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332770ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332770ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332770ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332770ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332770ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332770ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332770ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332770ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332770ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332770ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332770ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332770ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332775ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332775ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332775ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332775ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332775ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332775ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332775ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332775ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332775ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332775ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332775ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332775ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332775ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332775ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332775ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332800ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134175ns (26835 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332800ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134175ns (26835 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332800ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134175ns (26835 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332800ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134175ns (26835 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332800ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134175ns (26835 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332800ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134175ns (26835 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332800ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134175ns (26835 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332800ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134175ns (26835 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332800ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134175ns (26835 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332800ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134175ns (26835 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332800ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134175ns (26835 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332800ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134175ns (26835 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332800ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134175ns (26835 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332800ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134175ns (26835 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332800ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134175ns (26835 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332805ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332805ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332805ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332805ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332805ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332805ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332805ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332805ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332805ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332805ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332805ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332805ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332805ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332805ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332805ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332840ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332840ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332840ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332840ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332840ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332840ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332840ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332840ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332840ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332840ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332840ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332840ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332840ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332840ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332840ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332855ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332855ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332855ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332855ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332855ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332855ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332855ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332855ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332855ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332855ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332855ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332855ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332855ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332855ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332855ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332895ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134210ns (26842 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332895ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134210ns (26842 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332895ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134210ns (26842 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332895ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134210ns (26842 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332895ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134210ns (26842 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332895ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134210ns (26842 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332895ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134210ns (26842 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332895ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134210ns (26842 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332895ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134210ns (26842 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332895ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134210ns (26842 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332895ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134210ns (26842 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332895ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134210ns (26842 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332895ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134210ns (26842 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332895ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134210ns (26842 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332895ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134210ns (26842 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332900ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332900ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332900ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332900ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332900ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332900ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332900ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332900ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332900ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332900ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332900ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332900ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332900ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332900ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332900ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332935ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332935ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332935ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332935ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332935ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332935ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332935ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332935ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332935ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332935ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332935ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332935ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332935ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332935ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332935ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332950ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332950ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332950ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332950ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332950ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332950ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332950ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332950ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332950ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332950ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332950ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332950ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332950ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332950ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332950ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332990ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134245ns (26849 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332990ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134245ns (26849 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332990ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134245ns (26849 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332990ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134245ns (26849 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332990ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134245ns (26849 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332990ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134245ns (26849 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332990ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134245ns (26849 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332990ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134245ns (26849 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332990ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134245ns (26849 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332990ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134245ns (26849 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332990ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134245ns (26849 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332990ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134245ns (26849 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332990ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134245ns (26849 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332990ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134245ns (26849 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332990ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 134245ns (26849 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332995ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332995ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332995ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332995ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332995ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332995ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332995ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332995ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332995ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332995ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332995ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332995ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332995ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332995ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332995ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333030ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333030ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333030ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333030ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333030ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333030ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333030ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333030ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333030ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333030ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333030ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333030ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333030ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333030ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333030ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333250ns: start-end pair with latency 1325ns (265 clock cycles) and accumulated latency 63985ns (12797 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 333260ns: start-end pair with latency 43600ns (8720 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 333260ns: start-end pair with latency 43600ns (8720 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 333260ns: start-end pair with latency 43600ns (8720 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 333260ns: start-end pair with latency 43600ns (8720 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 333260ns: start-end pair with latency 43600ns (8720 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 333260ns: start-end pair with latency 43600ns (8720 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 333260ns: start-end pair with latency 43600ns (8720 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 333260ns: start-end pair with latency 43600ns (8720 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)] Detected sentinel end instruction in WB stage at time 333260ns: start-end pair with latency 43600ns (8720 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)] Detected sentinel end instruction in WB stage at time 333260ns: start-end pair with latency 43600ns (8720 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)] Detected sentinel end instruction in WB stage at time 333260ns: start-end pair with latency 43600ns (8720 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)] Detected sentinel end instruction in WB stage at time 333260ns: start-end pair with latency 43600ns (8720 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)] Detected sentinel end instruction in WB stage at time 333260ns: start-end pair with latency 43600ns (8720 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)] Detected sentinel end instruction in WB stage at time 333260ns: start-end pair with latency 43600ns (8720 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)] Detected sentinel end instruction in WB stage at time 333260ns: start-end pair with latency 43600ns (8720 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333305ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333305ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333305ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333305ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333305ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333305ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333305ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333305ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333305ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333305ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333305ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333305ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333305ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333305ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333305ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333310ns
# [TB][mhartid 18 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333310ns
# [TB][mhartid 34 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333310ns
# [TB][mhartid 50 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333310ns
# [TB][mhartid 66 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333310ns
# [TB][mhartid 82 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333310ns
# [TB][mhartid 98 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333310ns
# [TB][mhartid 114 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333310ns
# [TB][mhartid 130 - Tile (8, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333310ns
# [TB][mhartid 146 - Tile (9, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333310ns
# [TB][mhartid 162 - Tile (10, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333310ns
# [TB][mhartid 194 - Tile (12, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333310ns
# [TB][mhartid 210 - Tile (13, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333310ns
# [TB][mhartid 226 - Tile (14, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333310ns
# [TB][mhartid 242 - Tile (15, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333310ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 63805ns (12761 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 63805ns (12761 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 63805ns (12761 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 63805ns (12761 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 63805ns (12761 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 63805ns (12761 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 63805ns (12761 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 63805ns (12761 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 63805ns (12761 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 63805ns (12761 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 63805ns (12761 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 63805ns (12761 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 63805ns (12761 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 63805ns (12761 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 63805ns (12761 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333380ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333380ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333380ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333380ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333380ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333380ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333380ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333380ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333380ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333380ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333380ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333380ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333380ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333380ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333380ns
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMP_PERF] Computation sentinel accumulator state: 3060ns (612 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][CMP_PERF] Computation sentinel accumulator state: 3060ns (612 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][CMP_PERF] Computation sentinel accumulator state: 3060ns (612 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][CMP_PERF] Computation sentinel accumulator state: 3060ns (612 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][CMP_PERF] Computation sentinel accumulator state: 3060ns (612 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][CMP_PERF] Computation sentinel accumulator state: 3060ns (612 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][CMP_PERF] Computation sentinel accumulator state: 3060ns (612 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][CMP_PERF] Computation sentinel accumulator state: 3060ns (612 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][CMP_PERF] Computation sentinel accumulator state: 3060ns (612 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][CMP_PERF] Computation sentinel accumulator state: 3060ns (612 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][CMP_PERF] Computation sentinel accumulator state: 3060ns (612 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][CMP_PERF] Computation sentinel accumulator state: 3060ns (612 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][CMP_PERF] Computation sentinel accumulator state: 3060ns (612 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][CMP_PERF] Computation sentinel accumulator state: 3060ns (612 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][CMP_PERF] Computation sentinel accumulator state: 3060ns (612 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134245ns (26849 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134245ns (26849 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134245ns (26849 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134245ns (26849 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134245ns (26849 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134245ns (26849 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134245ns (26849 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134245ns (26849 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134245ns (26849 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134245ns (26849 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134245ns (26849 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134245ns (26849 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134245ns (26849 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134245ns (26849 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134245ns (26849 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333485ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333620ns
# [TB][mhartid 22 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333620ns
# [TB][mhartid 38 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333620ns
# [TB][mhartid 54 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333620ns
# [TB][mhartid 70 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333620ns
# [TB][mhartid 86 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333620ns
# [TB][mhartid 102 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333620ns
# [TB][mhartid 118 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333620ns
# [TB][mhartid 134 - Tile (8, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333620ns
# [TB][mhartid 150 - Tile (9, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333620ns
# [TB][mhartid 166 - Tile (10, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333620ns
# [TB][mhartid 198 - Tile (12, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333620ns
# [TB][mhartid 214 - Tile (13, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333620ns
# [TB][mhartid 230 - Tile (14, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333620ns
# [TB][mhartid 246 - Tile (15, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333620ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333750ns: start-end pair with latency 37370ns (7474 clock cycles) and accumulated latency 66540ns (13308 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333750ns: start-end pair with latency 37370ns (7474 clock cycles) and accumulated latency 66540ns (13308 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333750ns: start-end pair with latency 37370ns (7474 clock cycles) and accumulated latency 66540ns (13308 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333750ns: start-end pair with latency 37370ns (7474 clock cycles) and accumulated latency 66540ns (13308 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333750ns: start-end pair with latency 37370ns (7474 clock cycles) and accumulated latency 66540ns (13308 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333750ns: start-end pair with latency 37370ns (7474 clock cycles) and accumulated latency 66540ns (13308 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333750ns: start-end pair with latency 37370ns (7474 clock cycles) and accumulated latency 66540ns (13308 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333750ns: start-end pair with latency 37370ns (7474 clock cycles) and accumulated latency 66540ns (13308 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333750ns: start-end pair with latency 37370ns (7474 clock cycles) and accumulated latency 66540ns (13308 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333750ns: start-end pair with latency 37370ns (7474 clock cycles) and accumulated latency 66540ns (13308 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333750ns: start-end pair with latency 37370ns (7474 clock cycles) and accumulated latency 66540ns (13308 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333750ns: start-end pair with latency 37370ns (7474 clock cycles) and accumulated latency 66540ns (13308 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333750ns: start-end pair with latency 37370ns (7474 clock cycles) and accumulated latency 66540ns (13308 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333750ns: start-end pair with latency 37370ns (7474 clock cycles) and accumulated latency 66540ns (13308 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333750ns: start-end pair with latency 37370ns (7474 clock cycles) and accumulated latency 66540ns (13308 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334020ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334020ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334020ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334020ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334020ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334020ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334020ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334020ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334020ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334020ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334020ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334020ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334020ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334020ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334020ns
# [TB][mhartid 181 - Tile (11, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 334090ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 3115ns (623 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334095ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334250ns: start-end pair with latency 37760ns (7552 clock cycles) and accumulated latency 67145ns (13429 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334515ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334725ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 334795ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 334795ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 334795ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 334795ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 334795ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 334795ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 334795ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 334795ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 334795ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 334795ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 334795ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 334795ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 334795ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 334795ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 334795ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334800ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334800ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334800ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334800ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334800ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334800ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334800ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334800ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334800ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334800ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334800ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334800ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334800ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334800ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334800ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335415ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 67930ns (13586 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335415ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 67930ns (13586 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335415ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 67930ns (13586 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335415ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 67930ns (13586 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335415ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 67930ns (13586 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335415ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 67930ns (13586 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335415ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 67930ns (13586 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335415ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 67930ns (13586 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335415ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 67930ns (13586 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335415ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 67930ns (13586 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335415ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 67930ns (13586 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335415ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 67930ns (13586 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335415ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 67930ns (13586 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335415ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 67930ns (13586 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335415ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 67930ns (13586 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335430ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335430ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335430ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335430ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335430ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335430ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335430ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335430ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335430ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335430ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335430ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335430ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335430ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335430ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335430ns
# [TB][mhartid 178 - Tile (11, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335435ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 6085ns (1217 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335455ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335470ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335690ns
# [TB][mhartid 23 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335690ns
# [TB][mhartid 39 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335690ns
# [TB][mhartid 55 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335690ns
# [TB][mhartid 71 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335690ns
# [TB][mhartid 87 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335690ns
# [TB][mhartid 103 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335690ns
# [TB][mhartid 119 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335690ns
# [TB][mhartid 135 - Tile (8, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335690ns
# [TB][mhartid 151 - Tile (9, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335690ns
# [TB][mhartid 167 - Tile (10, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335690ns
# [TB][mhartid 199 - Tile (12, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335690ns
# [TB][mhartid 215 - Tile (13, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335690ns
# [TB][mhartid 231 - Tile (14, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335690ns
# [TB][mhartid 247 - Tile (15, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335690ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 39170ns (7834 clock cycles) and accumulated latency 70720ns (14144 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 39170ns (7834 clock cycles) and accumulated latency 70720ns (14144 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 39170ns (7834 clock cycles) and accumulated latency 70720ns (14144 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 39170ns (7834 clock cycles) and accumulated latency 70720ns (14144 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 39170ns (7834 clock cycles) and accumulated latency 70720ns (14144 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 39170ns (7834 clock cycles) and accumulated latency 70720ns (14144 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 39170ns (7834 clock cycles) and accumulated latency 70720ns (14144 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 39170ns (7834 clock cycles) and accumulated latency 70720ns (14144 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 39170ns (7834 clock cycles) and accumulated latency 70720ns (14144 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 39170ns (7834 clock cycles) and accumulated latency 70720ns (14144 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 39170ns (7834 clock cycles) and accumulated latency 70720ns (14144 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 39170ns (7834 clock cycles) and accumulated latency 70720ns (14144 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 39170ns (7834 clock cycles) and accumulated latency 70720ns (14144 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 39170ns (7834 clock cycles) and accumulated latency 70720ns (14144 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 39170ns (7834 clock cycles) and accumulated latency 70720ns (14144 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335855ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 111585ns (22317 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335860ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335940ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 68565ns (13713 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336020ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 152975ns (30595 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336025ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336030ns: start-end pair with latency 7150ns (1430 clock cycles) and accumulated latency 219185ns (43837 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336035ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336045ns: start-end pair with latency 3415ns (683 clock cycles) and accumulated latency 125835ns (25167 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336050ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336055ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336055ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336055ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336055ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336055ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336055ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336055ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336055ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336055ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336055ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336055ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336055ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336055ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336055ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336055ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336060ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336060ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336075ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336115ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 153010ns (30602 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336120ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336155ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336170ns
# [TB][mhartid 183 - Tile (11, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336195ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336210ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 153045ns (30609 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336215ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336245ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336250ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336320ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 32435ns (6487 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336325ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336355ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336355ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336355ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336355ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336355ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336355ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336355ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336355ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336355ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336355ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336355ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336355ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336355ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336355ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336355ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336375ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336375ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336375ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336375ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336375ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336375ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336375ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336375ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336375ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336375ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336375ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336375ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336375ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336375ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336375ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336390ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336390ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336390ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336390ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336390ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336390ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336390ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336390ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336390ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336390ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336390ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336390ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336390ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336390ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336390ns
# [TB][mhartid 178 - Tile (11, 2)] Detected sentinel end instruction in WB stage at time 336460ns: start-end pair with latency 46800ns (9360 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336480ns: start-end pair with latency 39875ns (7975 clock cycles) and accumulated latency 71615ns (14323 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336535ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336550ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336560ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 111585ns (22317 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336560ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 111585ns (22317 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336560ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 111585ns (22317 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336560ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 111585ns (22317 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336560ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 111585ns (22317 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336560ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 111585ns (22317 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336560ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 111585ns (22317 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336560ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 111585ns (22317 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336560ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 111585ns (22317 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336560ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 111585ns (22317 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336560ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 111585ns (22317 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336560ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 111585ns (22317 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336560ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 111585ns (22317 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336560ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 111585ns (22317 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336560ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 111585ns (22317 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336565ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336565ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336565ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336565ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336565ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336565ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336565ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336565ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336565ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336565ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336565ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336565ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336565ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336565ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336565ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336590ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111620ns (22324 clock cycles)
# [TB][PERF][mhartid 178 - Tile (11, 2)][CMI_PERF] Input communication sentinel accumulator state: 48735ns (9747 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336595ns
# [TB][PERF][mhartid 178 - Tile (11, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 178 - Tile (11, 2)][CMP_PERF] Computation sentinel accumulator state: 6085ns (1217 clock cycles)
# [TB][PERF][mhartid 178 - Tile (11, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 153045ns (30609 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336615ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336620ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336630ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336645ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336685ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111655ns (22331 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336690ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336725ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336740ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336760ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336760ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336760ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336760ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336760ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336760ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336760ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336760ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336760ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336760ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336760ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336760ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336760ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336760ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336760ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336765ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336765ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336765ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336765ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336765ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336765ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336765ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336765ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336765ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336765ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336765ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336765ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336765ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336765ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336765ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336775ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336780ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111690ns (22338 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336785ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 125820ns (25164 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336785ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 125820ns (25164 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336785ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 125820ns (25164 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336785ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 125820ns (25164 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336785ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 125820ns (25164 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336785ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 125820ns (25164 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336785ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 125820ns (25164 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336785ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 125820ns (25164 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336785ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 125820ns (25164 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336785ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 125820ns (25164 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336785ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 125820ns (25164 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336785ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336785ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 125820ns (25164 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336785ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 125820ns (25164 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336785ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 125820ns (25164 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336785ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 125820ns (25164 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336790ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336790ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336790ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336790ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336790ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336790ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336790ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336790ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336790ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336790ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336790ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336790ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336790ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336790ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336790ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336820ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336940ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 152570ns (30514 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336940ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 152570ns (30514 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336940ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 152570ns (30514 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336940ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 152570ns (30514 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336940ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 152570ns (30514 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336940ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 152570ns (30514 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336940ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 152570ns (30514 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336940ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 152570ns (30514 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336940ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 152570ns (30514 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336940ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 152570ns (30514 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336940ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 152570ns (30514 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336940ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 152570ns (30514 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336940ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 152570ns (30514 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336940ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 152570ns (30514 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336940ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 152570ns (30514 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336945ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336945ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336945ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336945ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336945ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336945ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336945ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336945ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336945ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336945ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336945ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336945ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336945ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336945ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336945ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 6700ns (1340 clock cycles) and accumulated latency 219225ns (43845 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 6700ns (1340 clock cycles) and accumulated latency 219225ns (43845 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 6700ns (1340 clock cycles) and accumulated latency 219225ns (43845 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 6700ns (1340 clock cycles) and accumulated latency 219225ns (43845 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 6700ns (1340 clock cycles) and accumulated latency 219225ns (43845 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 6700ns (1340 clock cycles) and accumulated latency 219225ns (43845 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 6700ns (1340 clock cycles) and accumulated latency 219225ns (43845 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 6700ns (1340 clock cycles) and accumulated latency 219225ns (43845 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 6700ns (1340 clock cycles) and accumulated latency 219225ns (43845 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 6700ns (1340 clock cycles) and accumulated latency 219225ns (43845 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 6700ns (1340 clock cycles) and accumulated latency 219225ns (43845 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 6700ns (1340 clock cycles) and accumulated latency 219225ns (43845 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 6700ns (1340 clock cycles) and accumulated latency 219225ns (43845 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 6700ns (1340 clock cycles) and accumulated latency 219225ns (43845 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 6700ns (1340 clock cycles) and accumulated latency 219225ns (43845 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336955ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336955ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336955ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336955ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336955ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336955ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336955ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336955ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336955ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336955ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336955ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336955ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336955ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336955ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336955ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336980ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336980ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336980ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336980ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336980ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336980ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336980ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336980ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336980ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336980ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336980ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336980ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336980ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336980ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336980ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336980ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336980ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336980ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336980ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336980ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336980ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336980ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336980ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336980ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336980ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336980ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336980ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336980ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336980ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336980ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336995ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337035ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152605ns (30521 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337035ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152605ns (30521 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337035ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152605ns (30521 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337035ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152605ns (30521 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337035ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152605ns (30521 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337035ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152605ns (30521 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337035ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152605ns (30521 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337035ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152605ns (30521 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337035ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152605ns (30521 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337035ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152605ns (30521 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337035ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152605ns (30521 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337035ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152605ns (30521 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337035ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152605ns (30521 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337035ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152605ns (30521 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337035ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152605ns (30521 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337040ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337040ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337040ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337040ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337040ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337040ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337040ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337040ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337040ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337040ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337040ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337040ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337040ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337040ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337040ns
# [TB][mhartid 181 - Tile (11, 5)] Detected sentinel end instruction in WB stage at time 337055ns: start-end pair with latency 47395ns (9479 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337075ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337075ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337075ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337075ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337075ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337075ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337075ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337075ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337075ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337075ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337075ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337075ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337075ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337075ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337075ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337090ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337090ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337090ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337090ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337090ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337090ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337090ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337090ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337090ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337090ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337090ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337090ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337090ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337090ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337090ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152640ns (30528 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152640ns (30528 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152640ns (30528 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152640ns (30528 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152640ns (30528 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152640ns (30528 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152640ns (30528 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152640ns (30528 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152640ns (30528 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152640ns (30528 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152640ns (30528 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152640ns (30528 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152640ns (30528 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152640ns (30528 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 152640ns (30528 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337135ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337135ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337135ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337135ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337135ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337135ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337135ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337135ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337135ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337135ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337135ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337135ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337135ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337135ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337135ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337155ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337155ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337155ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337155ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337155ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337155ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337155ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337155ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337155ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337155ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337155ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337155ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337155ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337155ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337155ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337170ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337170ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337170ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337170ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337170ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337170ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337170ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337170ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337170ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337170ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337170ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337170ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337170ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337170ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337170ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337170ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337170ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337170ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337170ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337170ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337170ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337170ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337170ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337170ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337170ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337170ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337170ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337170ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337170ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337170ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337210ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111620ns (22324 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337210ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111620ns (22324 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337210ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111620ns (22324 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337210ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111620ns (22324 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337210ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111620ns (22324 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337210ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111620ns (22324 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337210ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111620ns (22324 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337210ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111620ns (22324 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337210ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111620ns (22324 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337210ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111620ns (22324 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337210ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111620ns (22324 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337210ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111620ns (22324 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337210ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111620ns (22324 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337210ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111620ns (22324 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337210ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111620ns (22324 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337215ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337215ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337215ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337215ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337215ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337215ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337215ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337215ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337215ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337215ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337215ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337215ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337215ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337215ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337215ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337240ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33295ns (6659 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337240ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33295ns (6659 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337240ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33295ns (6659 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337240ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33295ns (6659 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337240ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33295ns (6659 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337240ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33295ns (6659 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337240ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33295ns (6659 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337240ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33295ns (6659 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337240ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33295ns (6659 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337240ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33295ns (6659 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337240ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33295ns (6659 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337240ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33295ns (6659 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337240ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33295ns (6659 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337240ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33295ns (6659 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337240ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33295ns (6659 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337245ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337245ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337245ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337245ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337245ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337245ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337245ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337245ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337245ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337245ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337245ns
# [TB][PERF][mhartid 181 - Tile (11, 5)][CMI_PERF] Input communication sentinel accumulator state: 59360ns (11872 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337245ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337245ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337245ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337245ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337250ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337250ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337250ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337250ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337250ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337250ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337250ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337250ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337250ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337250ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337250ns
# [TB][PERF][mhartid 181 - Tile (11, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337250ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337250ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337250ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337250ns
# [TB][PERF][mhartid 181 - Tile (11, 5)][CMP_PERF] Computation sentinel accumulator state: 3115ns (623 clock cycles)
# [TB][PERF][mhartid 181 - Tile (11, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 111690ns (22338 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337265ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337265ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337265ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337265ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337265ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337265ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337265ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337265ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337265ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337265ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337265ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337265ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337265ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337265ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337265ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337305ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111655ns (22331 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337305ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111655ns (22331 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337305ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111655ns (22331 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337305ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111655ns (22331 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337305ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111655ns (22331 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337305ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111655ns (22331 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337305ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111655ns (22331 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337305ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111655ns (22331 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337305ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111655ns (22331 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337305ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111655ns (22331 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337305ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111655ns (22331 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337305ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111655ns (22331 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337305ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111655ns (22331 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337305ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111655ns (22331 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337305ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111655ns (22331 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337310ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337310ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337310ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337310ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337310ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337310ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337310ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337310ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337310ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337310ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337310ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337310ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337310ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337310ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337310ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337325ns: start-end pair with latency 1075ns (215 clock cycles) and accumulated latency 56740ns (11348 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337330ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337345ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337345ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337345ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337345ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337345ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337345ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337345ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337345ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337345ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337345ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337345ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337345ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337345ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337345ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337345ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337360ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337360ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337360ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337360ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337360ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337360ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337360ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337360ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337360ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337360ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337360ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337360ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337360ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337360ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337360ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337360ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 337400ns: start-end pair with latency 47740ns (9548 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111690ns (22338 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 337400ns: start-end pair with latency 47740ns (9548 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111690ns (22338 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 337400ns: start-end pair with latency 47740ns (9548 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111690ns (22338 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 337400ns: start-end pair with latency 47740ns (9548 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111690ns (22338 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 337400ns: start-end pair with latency 47740ns (9548 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111690ns (22338 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 337400ns: start-end pair with latency 47740ns (9548 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111690ns (22338 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 337400ns: start-end pair with latency 47740ns (9548 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111690ns (22338 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 337400ns: start-end pair with latency 47740ns (9548 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111690ns (22338 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)] Detected sentinel end instruction in WB stage at time 337400ns: start-end pair with latency 47740ns (9548 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111690ns (22338 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)] Detected sentinel end instruction in WB stage at time 337400ns: start-end pair with latency 47740ns (9548 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111690ns (22338 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)] Detected sentinel end instruction in WB stage at time 337400ns: start-end pair with latency 47740ns (9548 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111690ns (22338 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)] Detected sentinel end instruction in WB stage at time 337400ns: start-end pair with latency 47740ns (9548 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111690ns (22338 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)] Detected sentinel end instruction in WB stage at time 337400ns: start-end pair with latency 47740ns (9548 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111690ns (22338 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)] Detected sentinel end instruction in WB stage at time 337400ns: start-end pair with latency 47740ns (9548 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111690ns (22338 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)] Detected sentinel end instruction in WB stage at time 337400ns: start-end pair with latency 47740ns (9548 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 337400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 111690ns (22338 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337405ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337405ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337405ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337405ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337405ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337405ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337405ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337405ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337405ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337405ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337405ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337405ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337405ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337405ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 337405ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337440ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337440ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337440ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337440ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337440ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337440ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337440ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337440ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337440ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337440ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337440ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337440ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337440ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337440ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337440ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337485ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337485ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337485ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337485ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337485ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337485ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337485ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337485ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337485ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337485ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337485ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337485ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337485ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337485ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 337485ns
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMP_PERF] Computation sentinel accumulator state: 6080ns (1216 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][CMP_PERF] Computation sentinel accumulator state: 6080ns (1216 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][CMP_PERF] Computation sentinel accumulator state: 6080ns (1216 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][CMP_PERF] Computation sentinel accumulator state: 6080ns (1216 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][CMP_PERF] Computation sentinel accumulator state: 6080ns (1216 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][CMP_PERF] Computation sentinel accumulator state: 6080ns (1216 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][CMP_PERF] Computation sentinel accumulator state: 6080ns (1216 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][CMP_PERF] Computation sentinel accumulator state: 6080ns (1216 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][CMP_PERF] Computation sentinel accumulator state: 6080ns (1216 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][CMP_PERF] Computation sentinel accumulator state: 6080ns (1216 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][CMP_PERF] Computation sentinel accumulator state: 6080ns (1216 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][CMP_PERF] Computation sentinel accumulator state: 6080ns (1216 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][CMP_PERF] Computation sentinel accumulator state: 6080ns (1216 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][CMP_PERF] Computation sentinel accumulator state: 6080ns (1216 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][CMP_PERF] Computation sentinel accumulator state: 6080ns (1216 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152640ns (30528 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152640ns (30528 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152640ns (30528 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152640ns (30528 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152640ns (30528 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152640ns (30528 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152640ns (30528 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152640ns (30528 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152640ns (30528 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152640ns (30528 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152640ns (30528 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152640ns (30528 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152640ns (30528 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152640ns (30528 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152640ns (30528 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337575ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 72235ns (14447 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337575ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 72235ns (14447 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337575ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 72235ns (14447 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337575ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 72235ns (14447 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337575ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 72235ns (14447 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337575ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 72235ns (14447 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337575ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 72235ns (14447 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337575ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 72235ns (14447 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337575ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 72235ns (14447 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337575ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 72235ns (14447 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337575ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 72235ns (14447 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337575ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 72235ns (14447 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337575ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 72235ns (14447 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337575ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 72235ns (14447 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337575ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 72235ns (14447 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 337675ns: start-end pair with latency 48015ns (9603 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 337675ns: start-end pair with latency 48015ns (9603 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 337675ns: start-end pair with latency 48015ns (9603 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 337675ns: start-end pair with latency 48015ns (9603 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 337675ns: start-end pair with latency 48015ns (9603 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 337675ns: start-end pair with latency 48015ns (9603 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 337675ns: start-end pair with latency 48015ns (9603 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 337675ns: start-end pair with latency 48015ns (9603 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)] Detected sentinel end instruction in WB stage at time 337675ns: start-end pair with latency 48015ns (9603 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)] Detected sentinel end instruction in WB stage at time 337675ns: start-end pair with latency 48015ns (9603 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)] Detected sentinel end instruction in WB stage at time 337675ns: start-end pair with latency 48015ns (9603 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)] Detected sentinel end instruction in WB stage at time 337675ns: start-end pair with latency 48015ns (9603 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)] Detected sentinel end instruction in WB stage at time 337675ns: start-end pair with latency 48015ns (9603 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)] Detected sentinel end instruction in WB stage at time 337675ns: start-end pair with latency 48015ns (9603 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)] Detected sentinel end instruction in WB stage at time 337675ns: start-end pair with latency 48015ns (9603 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337860ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337860ns: start-end pair with latency 41040ns (8208 clock cycles) and accumulated latency 75005ns (15001 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337860ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337860ns: start-end pair with latency 41040ns (8208 clock cycles) and accumulated latency 75005ns (15001 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337860ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337860ns: start-end pair with latency 41040ns (8208 clock cycles) and accumulated latency 75005ns (15001 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337860ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337860ns: start-end pair with latency 41040ns (8208 clock cycles) and accumulated latency 75005ns (15001 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337860ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337860ns: start-end pair with latency 41040ns (8208 clock cycles) and accumulated latency 75005ns (15001 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337860ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337860ns: start-end pair with latency 41040ns (8208 clock cycles) and accumulated latency 75005ns (15001 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337860ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337860ns: start-end pair with latency 41040ns (8208 clock cycles) and accumulated latency 75005ns (15001 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337860ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337860ns: start-end pair with latency 41040ns (8208 clock cycles) and accumulated latency 75005ns (15001 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337860ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337860ns: start-end pair with latency 41040ns (8208 clock cycles) and accumulated latency 75005ns (15001 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337860ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337860ns: start-end pair with latency 41040ns (8208 clock cycles) and accumulated latency 75005ns (15001 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337860ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337860ns: start-end pair with latency 41040ns (8208 clock cycles) and accumulated latency 75005ns (15001 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337860ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337860ns: start-end pair with latency 41040ns (8208 clock cycles) and accumulated latency 75005ns (15001 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337860ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337860ns: start-end pair with latency 41040ns (8208 clock cycles) and accumulated latency 75005ns (15001 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337860ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337860ns: start-end pair with latency 41040ns (8208 clock cycles) and accumulated latency 75005ns (15001 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337860ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337860ns: start-end pair with latency 41040ns (8208 clock cycles) and accumulated latency 75005ns (15001 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMI_PERF] Input communication sentinel accumulator state: 59820ns (11964 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][CMI_PERF] Input communication sentinel accumulator state: 59820ns (11964 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][CMI_PERF] Input communication sentinel accumulator state: 59820ns (11964 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][CMI_PERF] Input communication sentinel accumulator state: 59820ns (11964 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][CMI_PERF] Input communication sentinel accumulator state: 59820ns (11964 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][CMI_PERF] Input communication sentinel accumulator state: 59820ns (11964 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][CMI_PERF] Input communication sentinel accumulator state: 59820ns (11964 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][CMI_PERF] Input communication sentinel accumulator state: 59820ns (11964 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][CMI_PERF] Input communication sentinel accumulator state: 59820ns (11964 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][CMI_PERF] Input communication sentinel accumulator state: 59820ns (11964 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][CMI_PERF] Input communication sentinel accumulator state: 59820ns (11964 clock cycles)
# [TB][PERF][mhartid 197 - Tile (12, 5)][CMI_PERF] Input communication sentinel accumulator state: 59820ns (11964 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][CMI_PERF] Input communication sentinel accumulator state: 59820ns (11964 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][CMI_PERF] Input communication sentinel accumulator state: 59820ns (11964 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][CMI_PERF] Input communication sentinel accumulator state: 59820ns (11964 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 197 - Tile (12, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 197 - Tile (12, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 111690ns (22338 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 111690ns (22338 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 111690ns (22338 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 111690ns (22338 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 111690ns (22338 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 111690ns (22338 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 111690ns (22338 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 111690ns (22338 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 111690ns (22338 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 111690ns (22338 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 111690ns (22338 clock cycles)
# [TB][PERF][mhartid 197 - Tile (12, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 111690ns (22338 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 111690ns (22338 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 111690ns (22338 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 111690ns (22338 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 57245ns (11449 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 57245ns (11449 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 57245ns (11449 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 57245ns (11449 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 57245ns (11449 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 57245ns (11449 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 57245ns (11449 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 57245ns (11449 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 57245ns (11449 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 57245ns (11449 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 57245ns (11449 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 57245ns (11449 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 57245ns (11449 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 57245ns (11449 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 57245ns (11449 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337990ns
# [TB][mhartid 20 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337990ns
# [TB][mhartid 36 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337990ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337990ns
# [TB][mhartid 68 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337990ns
# [TB][mhartid 84 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337990ns
# [TB][mhartid 100 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337990ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337990ns
# [TB][mhartid 132 - Tile (8, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337990ns
# [TB][mhartid 148 - Tile (9, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337990ns
# [TB][mhartid 164 - Tile (10, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337990ns
# [TB][mhartid 196 - Tile (12, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337990ns
# [TB][mhartid 212 - Tile (13, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337990ns
# [TB][mhartid 228 - Tile (14, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337990ns
# [TB][mhartid 244 - Tile (15, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337990ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 338200ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 338200ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 338200ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 338200ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 338200ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 338200ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 338200ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 338200ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 338200ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 338200ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 338200ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 338200ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 338200ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 338200ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 338200ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338365ns: start-end pair with latency 1585ns (317 clock cycles) and accumulated latency 73200ns (14640 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338645ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338840ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338840ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338840ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338840ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338840ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338840ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338840ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338840ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338840ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338840ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338840ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338840ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338840ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338840ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338840ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 338845ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 338845ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 338845ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 338845ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 338845ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 338845ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 338845ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 338845ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 338845ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 338845ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 338845ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 338845ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 338845ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 338845ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 338845ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339020ns: start-end pair with latency 42195ns (8439 clock cycles) and accumulated latency 76360ns (15272 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339245ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8920ns (1784 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339265ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 339280ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339325ns
# [TB][mhartid 183 - Tile (11, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339345ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339350ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 339595ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 339595ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 339595ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 339595ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 339595ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 339595ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 339595ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 339595ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 339595ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 339595ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 339595ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 339595ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 339595ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 339595ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 339595ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339830ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 76630ns (15326 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339830ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 76630ns (15326 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339830ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 76630ns (15326 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339830ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 76630ns (15326 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339830ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 76630ns (15326 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339830ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 76630ns (15326 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339830ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 76630ns (15326 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339830ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 76630ns (15326 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339830ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 76630ns (15326 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339830ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 76630ns (15326 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339830ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 76630ns (15326 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339830ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 76630ns (15326 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339830ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 76630ns (15326 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339830ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 76630ns (15326 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339830ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 76630ns (15326 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339995ns: start-end pair with latency 42885ns (8577 clock cycles) and accumulated latency 79555ns (15911 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339995ns: start-end pair with latency 42885ns (8577 clock cycles) and accumulated latency 79555ns (15911 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339995ns: start-end pair with latency 42885ns (8577 clock cycles) and accumulated latency 79555ns (15911 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339995ns: start-end pair with latency 42885ns (8577 clock cycles) and accumulated latency 79555ns (15911 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339995ns: start-end pair with latency 42885ns (8577 clock cycles) and accumulated latency 79555ns (15911 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339995ns: start-end pair with latency 42885ns (8577 clock cycles) and accumulated latency 79555ns (15911 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339995ns: start-end pair with latency 42885ns (8577 clock cycles) and accumulated latency 79555ns (15911 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339995ns: start-end pair with latency 42885ns (8577 clock cycles) and accumulated latency 79555ns (15911 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339995ns: start-end pair with latency 42885ns (8577 clock cycles) and accumulated latency 79555ns (15911 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339995ns: start-end pair with latency 42885ns (8577 clock cycles) and accumulated latency 79555ns (15911 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339995ns: start-end pair with latency 42885ns (8577 clock cycles) and accumulated latency 79555ns (15911 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339995ns: start-end pair with latency 42885ns (8577 clock cycles) and accumulated latency 79555ns (15911 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339995ns: start-end pair with latency 42885ns (8577 clock cycles) and accumulated latency 79555ns (15911 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339995ns: start-end pair with latency 42885ns (8577 clock cycles) and accumulated latency 79555ns (15911 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339995ns: start-end pair with latency 42885ns (8577 clock cycles) and accumulated latency 79555ns (15911 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340105ns
# [TB][mhartid 9 - Tile (0, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340140ns
# [TB][mhartid 25 - Tile (1, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340140ns
# [TB][mhartid 41 - Tile (2, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340140ns
# [TB][mhartid 57 - Tile (3, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340140ns
# [TB][mhartid 73 - Tile (4, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340140ns
# [TB][mhartid 89 - Tile (5, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340140ns
# [TB][mhartid 105 - Tile (6, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340140ns
# [TB][mhartid 121 - Tile (7, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340140ns
# [TB][mhartid 137 - Tile (8, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340140ns
# [TB][mhartid 153 - Tile (9, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340140ns
# [TB][mhartid 169 - Tile (10, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340140ns
# [TB][mhartid 201 - Tile (12, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340140ns
# [TB][mhartid 217 - Tile (13, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340140ns
# [TB][mhartid 233 - Tile (14, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340140ns
# [TB][mhartid 249 - Tile (15, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340140ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340165ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8950ns (1790 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340165ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8950ns (1790 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340165ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8950ns (1790 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340165ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8950ns (1790 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340165ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8950ns (1790 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340165ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8950ns (1790 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340165ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8950ns (1790 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340165ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8950ns (1790 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340165ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8950ns (1790 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340165ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8950ns (1790 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340165ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8950ns (1790 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340165ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8950ns (1790 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340165ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8950ns (1790 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340165ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8950ns (1790 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340165ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8950ns (1790 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340185ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340185ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340185ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340185ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340185ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340185ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340185ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340185ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340185ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340185ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340185ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340185ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340185ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340185ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340185ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340200ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340200ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340200ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340200ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340200ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340200ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340200ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340200ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340200ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340200ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340200ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340200ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340200ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340200ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340200ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 340325ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 340325ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 340325ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 340325ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 340325ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 340325ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 340325ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 340325ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 340325ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 340325ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 340325ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 340325ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 340325ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 340325ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 340325ns
# [TB][mhartid 180 - Tile (11, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340420ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 6170ns (1234 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340440ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340455ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 340880ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 91575ns (18315 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 340880ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 91575ns (18315 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 340880ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 91575ns (18315 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 340880ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 91575ns (18315 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 340880ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 91575ns (18315 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 340880ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 91575ns (18315 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 340880ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 91575ns (18315 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 340880ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 91575ns (18315 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 340880ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 91575ns (18315 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 340880ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 91575ns (18315 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 340880ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 91575ns (18315 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 340880ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 91575ns (18315 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 340880ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 91575ns (18315 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 340880ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 91575ns (18315 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 340880ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 91575ns (18315 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 340885ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 340885ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 340885ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 340885ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 340885ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 340885ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 340885ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 340885ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 340885ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 340885ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 340885ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 340885ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 340885ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 340885ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 340885ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340985ns: start-end pair with latency 1655ns (331 clock cycles) and accumulated latency 78015ns (15603 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341045ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341045ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341045ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341045ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341045ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341045ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341045ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341045ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341045ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341045ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341045ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341045ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341045ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341045ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341045ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341050ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341050ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341050ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341050ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341050ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341050ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341050ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341050ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341050ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341050ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341050ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341050ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341050ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341050ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341050ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341075ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341075ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341075ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341075ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341075ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341075ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341075ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341075ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341075ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341075ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341075ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341075ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341075ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341075ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341075ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341095ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341095ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341095ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341095ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341095ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341095ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341095ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341095ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341095ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341095ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341095ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341095ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341095ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341095ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341095ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341110ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341110ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341110ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341110ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341110ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341110ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341110ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341110ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341110ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341110ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341110ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341110ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341110ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341110ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341110ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341145ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 103890ns (20778 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341145ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 103890ns (20778 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341145ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 103890ns (20778 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341145ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 103890ns (20778 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341145ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 103890ns (20778 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341145ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 103890ns (20778 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341145ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 103890ns (20778 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341145ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 103890ns (20778 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341145ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 103890ns (20778 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341145ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 103890ns (20778 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341145ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 103890ns (20778 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341145ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 103890ns (20778 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341145ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 103890ns (20778 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341145ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 103890ns (20778 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341145ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 103890ns (20778 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341150ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341150ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341150ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341150ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341150ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341150ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341150ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341150ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341150ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341150ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341150ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341150ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341150ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341150ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341150ns
# [TB][mhartid 185 - Tile (11, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341285ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341395ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341395ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341395ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341395ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341395ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341395ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341395ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341395ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341395ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341395ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341395ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341395ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341395ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341395ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341395ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341400ns: start-end pair with latency 1290ns (258 clock cycles) and accumulated latency 91585ns (18317 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341405ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341550ns: start-end pair with latency 44330ns (8866 clock cycles) and accumulated latency 81150ns (16230 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341620ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341620ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341620ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341620ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341620ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341620ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341620ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341620ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341620ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341620ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341620ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341620ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341620ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341620ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341620ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341635ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341635ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341635ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341635ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341635ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341635ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341635ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341635ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341635ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341635ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341635ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341635ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341635ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341635ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341635ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341670ns: start-end pair with latency 4305ns (861 clock cycles) and accumulated latency 104540ns (20908 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91610ns (18322 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91610ns (18322 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91610ns (18322 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91610ns (18322 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91610ns (18322 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91610ns (18322 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91610ns (18322 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91610ns (18322 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91610ns (18322 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91610ns (18322 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91610ns (18322 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341675ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91610ns (18322 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91610ns (18322 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91610ns (18322 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91610ns (18322 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341680ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341680ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341680ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341680ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341680ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341680ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341680ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341680ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341680ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341680ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341680ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341680ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341680ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341680ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341680ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341715ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341715ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341715ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341715ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341715ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341715ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341715ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341715ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341715ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341715ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341715ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341715ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341715ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341715ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341715ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341730ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341730ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341730ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341730ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341730ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341730ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341730ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341730ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341730ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341730ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341730ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341730ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341730ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341730ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341730ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341770ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91645ns (18329 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341770ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91645ns (18329 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341770ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91645ns (18329 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341770ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91645ns (18329 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341770ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91645ns (18329 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341770ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91645ns (18329 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341770ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91645ns (18329 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341770ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91645ns (18329 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341770ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91645ns (18329 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341770ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91645ns (18329 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341770ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91645ns (18329 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341770ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91645ns (18329 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341770ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91645ns (18329 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341770ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91645ns (18329 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341770ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91645ns (18329 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341775ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341775ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341775ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341775ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341775ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341775ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341775ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341775ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341775ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341775ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341775ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341775ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341775ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341775ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341775ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341810ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341810ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341810ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341810ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341810ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341810ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341810ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341810ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341810ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341810ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341810ns
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341810ns: start-end pair with latency 3160ns (632 clock cycles) and accumulated latency 3160ns (632 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341810ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341810ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341810ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341810ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341815ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341825ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341825ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341825ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341825ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341825ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341825ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341825ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341825ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341825ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341825ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341825ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341825ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341825ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341825ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341825ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341865ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91680ns (18336 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341865ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341865ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91680ns (18336 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341865ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341865ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91680ns (18336 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341865ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341865ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91680ns (18336 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341865ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341865ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91680ns (18336 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341865ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341865ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91680ns (18336 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341865ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341865ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91680ns (18336 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341865ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341865ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91680ns (18336 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341865ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341865ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91680ns (18336 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341865ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341865ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91680ns (18336 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341865ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341865ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91680ns (18336 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341865ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341865ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91680ns (18336 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341865ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341865ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91680ns (18336 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341865ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341865ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91680ns (18336 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341865ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341865ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91680ns (18336 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341865ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341870ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341870ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341870ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341870ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341870ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341870ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341870ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341870ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341870ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341870ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341870ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341870ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341870ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341870ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341870ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341875ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341905ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341905ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341905ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341905ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341905ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341905ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341905ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341905ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341905ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341905ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341905ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341905ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341905ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341905ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341905ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341940ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342050ns: start-end pair with latency 44615ns (8923 clock cycles) and accumulated latency 83775ns (16755 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342050ns: start-end pair with latency 44615ns (8923 clock cycles) and accumulated latency 83775ns (16755 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342050ns: start-end pair with latency 44615ns (8923 clock cycles) and accumulated latency 83775ns (16755 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342050ns: start-end pair with latency 44615ns (8923 clock cycles) and accumulated latency 83775ns (16755 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342050ns: start-end pair with latency 44615ns (8923 clock cycles) and accumulated latency 83775ns (16755 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342050ns: start-end pair with latency 44615ns (8923 clock cycles) and accumulated latency 83775ns (16755 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342050ns: start-end pair with latency 44615ns (8923 clock cycles) and accumulated latency 83775ns (16755 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342050ns: start-end pair with latency 44615ns (8923 clock cycles) and accumulated latency 83775ns (16755 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342050ns: start-end pair with latency 44615ns (8923 clock cycles) and accumulated latency 83775ns (16755 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342050ns: start-end pair with latency 44615ns (8923 clock cycles) and accumulated latency 83775ns (16755 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342050ns: start-end pair with latency 44615ns (8923 clock cycles) and accumulated latency 83775ns (16755 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342050ns: start-end pair with latency 44615ns (8923 clock cycles) and accumulated latency 83775ns (16755 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342050ns: start-end pair with latency 44615ns (8923 clock cycles) and accumulated latency 83775ns (16755 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342050ns: start-end pair with latency 44615ns (8923 clock cycles) and accumulated latency 83775ns (16755 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342050ns: start-end pair with latency 44615ns (8923 clock cycles) and accumulated latency 83775ns (16755 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342095ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 81320ns (16264 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342095ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 81320ns (16264 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342095ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 81320ns (16264 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342095ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 81320ns (16264 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342095ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 81320ns (16264 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342095ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 81320ns (16264 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342095ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 81320ns (16264 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342095ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 81320ns (16264 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342095ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 81320ns (16264 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342095ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 81320ns (16264 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342095ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 81320ns (16264 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342095ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 81320ns (16264 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342095ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 81320ns (16264 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342095ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 81320ns (16264 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342095ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 81320ns (16264 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342140ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342155ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 342185ns: start-end pair with latency 52525ns (10505 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 342185ns: start-end pair with latency 52525ns (10505 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 342185ns: start-end pair with latency 52525ns (10505 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 342185ns: start-end pair with latency 52525ns (10505 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 342185ns: start-end pair with latency 52525ns (10505 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 342185ns: start-end pair with latency 52525ns (10505 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 342185ns: start-end pair with latency 52525ns (10505 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 342185ns: start-end pair with latency 52525ns (10505 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)] Detected sentinel end instruction in WB stage at time 342185ns: start-end pair with latency 52525ns (10505 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)] Detected sentinel end instruction in WB stage at time 342185ns: start-end pair with latency 52525ns (10505 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)] Detected sentinel end instruction in WB stage at time 342185ns: start-end pair with latency 52525ns (10505 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)] Detected sentinel end instruction in WB stage at time 342185ns: start-end pair with latency 52525ns (10505 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)] Detected sentinel end instruction in WB stage at time 342185ns: start-end pair with latency 52525ns (10505 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)] Detected sentinel end instruction in WB stage at time 342185ns: start-end pair with latency 52525ns (10505 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)] Detected sentinel end instruction in WB stage at time 342185ns: start-end pair with latency 52525ns (10505 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342195ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91620ns (18324 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342200ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342235ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342250ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342290ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91655ns (18331 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342295ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342330ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342345ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342385ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 91690ns (18338 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342390ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 342395ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 342395ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 342395ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 342395ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 342395ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 342395ns
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 342395ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 342395ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 342395ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 342395ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 342395ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 342395ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 342395ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 342395ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 342395ns
# [TB][mhartid 10 - Tile (0, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342410ns
# [TB][mhartid 26 - Tile (1, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342410ns
# [TB][mhartid 42 - Tile (2, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342410ns
# [TB][mhartid 58 - Tile (3, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342410ns
# [TB][mhartid 74 - Tile (4, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342410ns
# [TB][mhartid 90 - Tile (5, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342410ns
# [TB][mhartid 106 - Tile (6, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342410ns
# [TB][mhartid 122 - Tile (7, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342410ns
# [TB][mhartid 138 - Tile (8, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342410ns
# [TB][mhartid 154 - Tile (9, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342410ns
# [TB][mhartid 170 - Tile (10, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342410ns
# [TB][mhartid 202 - Tile (12, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342410ns
# [TB][mhartid 218 - Tile (13, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342410ns
# [TB][mhartid 234 - Tile (14, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342410ns
# [TB][mhartid 250 - Tile (15, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342410ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342425ns
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMI_PERF] Input communication sentinel accumulator state: 67930ns (13586 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][CMI_PERF] Input communication sentinel accumulator state: 67930ns (13586 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][CMI_PERF] Input communication sentinel accumulator state: 67930ns (13586 clock cycles)
# [TB][PERF][mhartid 55 - Tile (3, 7)][CMI_PERF] Input communication sentinel accumulator state: 67930ns (13586 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][CMI_PERF] Input communication sentinel accumulator state: 67930ns (13586 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][CMI_PERF] Input communication sentinel accumulator state: 67930ns (13586 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][CMI_PERF] Input communication sentinel accumulator state: 67930ns (13586 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][CMI_PERF] Input communication sentinel accumulator state: 67930ns (13586 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][CMI_PERF] Input communication sentinel accumulator state: 67930ns (13586 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][CMI_PERF] Input communication sentinel accumulator state: 67930ns (13586 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][CMI_PERF] Input communication sentinel accumulator state: 67930ns (13586 clock cycles)
# [TB][PERF][mhartid 199 - Tile (12, 7)][CMI_PERF] Input communication sentinel accumulator state: 67930ns (13586 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][CMI_PERF] Input communication sentinel accumulator state: 67930ns (13586 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][CMI_PERF] Input communication sentinel accumulator state: 67930ns (13586 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][CMI_PERF] Input communication sentinel accumulator state: 67930ns (13586 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 55 - Tile (3, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 199 - Tile (12, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 55 - Tile (3, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 199 - Tile (12, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91680ns (18336 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91680ns (18336 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91680ns (18336 clock cycles)
# [TB][PERF][mhartid 55 - Tile (3, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91680ns (18336 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91680ns (18336 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91680ns (18336 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91680ns (18336 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91680ns (18336 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91680ns (18336 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91680ns (18336 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91680ns (18336 clock cycles)
# [TB][PERF][mhartid 199 - Tile (12, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91680ns (18336 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91680ns (18336 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91680ns (18336 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91680ns (18336 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342610ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342645ns: start-end pair with latency 1245ns (249 clock cycles) and accumulated latency 65050ns (13010 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342645ns: start-end pair with latency 1245ns (249 clock cycles) and accumulated latency 65050ns (13010 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342645ns: start-end pair with latency 1245ns (249 clock cycles) and accumulated latency 65050ns (13010 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342645ns: start-end pair with latency 1245ns (249 clock cycles) and accumulated latency 65050ns (13010 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342645ns: start-end pair with latency 1245ns (249 clock cycles) and accumulated latency 65050ns (13010 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342645ns: start-end pair with latency 1245ns (249 clock cycles) and accumulated latency 65050ns (13010 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342645ns: start-end pair with latency 1245ns (249 clock cycles) and accumulated latency 65050ns (13010 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342645ns: start-end pair with latency 1245ns (249 clock cycles) and accumulated latency 65050ns (13010 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342645ns: start-end pair with latency 1245ns (249 clock cycles) and accumulated latency 65050ns (13010 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342645ns: start-end pair with latency 1245ns (249 clock cycles) and accumulated latency 65050ns (13010 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342645ns: start-end pair with latency 1245ns (249 clock cycles) and accumulated latency 65050ns (13010 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342645ns: start-end pair with latency 1245ns (249 clock cycles) and accumulated latency 65050ns (13010 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342645ns: start-end pair with latency 1245ns (249 clock cycles) and accumulated latency 65050ns (13010 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342645ns: start-end pair with latency 1245ns (249 clock cycles) and accumulated latency 65050ns (13010 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342645ns: start-end pair with latency 1245ns (249 clock cycles) and accumulated latency 65050ns (13010 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342650ns
# [TB][mhartid 22 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342650ns
# [TB][mhartid 38 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342650ns
# [TB][mhartid 54 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342650ns
# [TB][mhartid 70 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342650ns
# [TB][mhartid 86 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342650ns
# [TB][mhartid 102 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342650ns
# [TB][mhartid 118 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342650ns
# [TB][mhartid 134 - Tile (8, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342650ns
# [TB][mhartid 150 - Tile (9, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342650ns
# [TB][mhartid 166 - Tile (10, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342650ns
# [TB][mhartid 198 - Tile (12, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342650ns
# [TB][mhartid 214 - Tile (13, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342650ns
# [TB][mhartid 230 - Tile (14, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342650ns
# [TB][mhartid 246 - Tile (15, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342650ns
# [TB][mhartid 183 - Tile (11, 7)] Detected sentinel end instruction in WB stage at time 342700ns: start-end pair with latency 53040ns (10608 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][CMI_PERF] Input communication sentinel accumulator state: 68565ns (13713 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91690ns (18338 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343135ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 65175ns (13035 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343140ns
# [TB][mhartid 9 - Tile (0, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 343325ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 343325ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 343325ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 343325ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 343325ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 343325ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 343325ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 343325ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 343325ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 343325ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 343325ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 343325ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 343325ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 343325ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 343325ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 343330ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 343330ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 343330ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 343330ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 343330ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 343330ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 343330ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 343330ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 343330ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 343330ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 343330ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 343330ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 343330ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 343330ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 343330ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343640ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 82910ns (16582 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343955ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344065ns: start-end pair with latency 46695ns (9339 clock cycles) and accumulated latency 85925ns (17185 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344185ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344185ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344185ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344185ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344185ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344185ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344185ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344185ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344185ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344185ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344185ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344185ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344185ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344185ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344185ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344290ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 85665ns (17133 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344290ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 85665ns (17133 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344290ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 85665ns (17133 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344290ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 85665ns (17133 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344290ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 85665ns (17133 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344290ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 85665ns (17133 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344290ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 85665ns (17133 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344290ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 85665ns (17133 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344290ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 85665ns (17133 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344290ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 85665ns (17133 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344290ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 85665ns (17133 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344290ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 85665ns (17133 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344290ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 85665ns (17133 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344290ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 85665ns (17133 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344290ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 85665ns (17133 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 344410ns
# [TB][mhartid 185 - Tile (11, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344470ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344475ns
# [TB][mhartid 11 - Tile (0, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 344630ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344630ns: start-end pair with latency 47045ns (9409 clock cycles) and accumulated latency 88745ns (17749 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 344630ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344630ns: start-end pair with latency 47045ns (9409 clock cycles) and accumulated latency 88745ns (17749 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 344630ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344630ns: start-end pair with latency 47045ns (9409 clock cycles) and accumulated latency 88745ns (17749 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 344630ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344630ns: start-end pair with latency 47045ns (9409 clock cycles) and accumulated latency 88745ns (17749 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 344630ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344630ns: start-end pair with latency 47045ns (9409 clock cycles) and accumulated latency 88745ns (17749 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 344630ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344630ns: start-end pair with latency 47045ns (9409 clock cycles) and accumulated latency 88745ns (17749 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 344630ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344630ns: start-end pair with latency 47045ns (9409 clock cycles) and accumulated latency 88745ns (17749 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 344630ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344630ns: start-end pair with latency 47045ns (9409 clock cycles) and accumulated latency 88745ns (17749 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 344630ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344630ns: start-end pair with latency 47045ns (9409 clock cycles) and accumulated latency 88745ns (17749 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 344630ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344630ns: start-end pair with latency 47045ns (9409 clock cycles) and accumulated latency 88745ns (17749 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 344630ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344630ns: start-end pair with latency 47045ns (9409 clock cycles) and accumulated latency 88745ns (17749 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 344630ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344630ns: start-end pair with latency 47045ns (9409 clock cycles) and accumulated latency 88745ns (17749 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 344630ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344630ns: start-end pair with latency 47045ns (9409 clock cycles) and accumulated latency 88745ns (17749 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 344630ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344630ns: start-end pair with latency 47045ns (9409 clock cycles) and accumulated latency 88745ns (17749 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 344630ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344630ns: start-end pair with latency 47045ns (9409 clock cycles) and accumulated latency 88745ns (17749 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345010ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345010ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345010ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345010ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345010ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345010ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345010ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345010ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345010ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345010ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345010ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345010ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345010ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345010ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345010ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345345ns
# [TB][mhartid 10 - Tile (0, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345640ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345640ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345640ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345640ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345640ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345640ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345640ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345640ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345640ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345640ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345640ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345640ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345640ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345640ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345640ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345645ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345645ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345645ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345645ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345645ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345645ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345645ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345645ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345645ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345645ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345645ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345645ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345645ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345645ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345645ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345660ns: start-end pair with latency 1470ns (294 clock cycles) and accumulated latency 70285ns (14057 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345660ns: start-end pair with latency 1470ns (294 clock cycles) and accumulated latency 70285ns (14057 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345660ns: start-end pair with latency 1470ns (294 clock cycles) and accumulated latency 70285ns (14057 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345660ns: start-end pair with latency 1470ns (294 clock cycles) and accumulated latency 70285ns (14057 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345660ns: start-end pair with latency 1470ns (294 clock cycles) and accumulated latency 70285ns (14057 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345660ns: start-end pair with latency 1470ns (294 clock cycles) and accumulated latency 70285ns (14057 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345660ns: start-end pair with latency 1470ns (294 clock cycles) and accumulated latency 70285ns (14057 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345660ns: start-end pair with latency 1470ns (294 clock cycles) and accumulated latency 70285ns (14057 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345660ns: start-end pair with latency 1470ns (294 clock cycles) and accumulated latency 70285ns (14057 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345660ns: start-end pair with latency 1470ns (294 clock cycles) and accumulated latency 70285ns (14057 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345660ns: start-end pair with latency 1470ns (294 clock cycles) and accumulated latency 70285ns (14057 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345660ns: start-end pair with latency 1470ns (294 clock cycles) and accumulated latency 70285ns (14057 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345660ns: start-end pair with latency 1470ns (294 clock cycles) and accumulated latency 70285ns (14057 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345660ns: start-end pair with latency 1470ns (294 clock cycles) and accumulated latency 70285ns (14057 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345660ns: start-end pair with latency 1470ns (294 clock cycles) and accumulated latency 70285ns (14057 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345665ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345665ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345665ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345665ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345665ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345665ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345665ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345665ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345665ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345665ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345665ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345665ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345665ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345665ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345665ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345775ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345775ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345775ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345775ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345775ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345775ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345775ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345775ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345775ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345775ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345775ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345775ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345775ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345775ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345775ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345795ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345795ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345795ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345795ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345795ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345795ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345795ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345795ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345795ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345795ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345795ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345795ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345795ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345795ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345795ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345810ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345810ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345810ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345810ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345810ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345810ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345810ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345810ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345810ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345810ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345810ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345810ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345810ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345810ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345810ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346035ns: start-end pair with latency 4165ns (833 clock cycles) and accumulated latency 83485ns (16697 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346035ns: start-end pair with latency 4165ns (833 clock cycles) and accumulated latency 83485ns (16697 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346035ns: start-end pair with latency 4165ns (833 clock cycles) and accumulated latency 83485ns (16697 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346035ns: start-end pair with latency 4165ns (833 clock cycles) and accumulated latency 83485ns (16697 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346035ns: start-end pair with latency 4165ns (833 clock cycles) and accumulated latency 83485ns (16697 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346035ns: start-end pair with latency 4165ns (833 clock cycles) and accumulated latency 83485ns (16697 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346035ns: start-end pair with latency 4165ns (833 clock cycles) and accumulated latency 83485ns (16697 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346035ns: start-end pair with latency 4165ns (833 clock cycles) and accumulated latency 83485ns (16697 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346035ns: start-end pair with latency 4165ns (833 clock cycles) and accumulated latency 83485ns (16697 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346035ns: start-end pair with latency 4165ns (833 clock cycles) and accumulated latency 83485ns (16697 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346035ns: start-end pair with latency 4165ns (833 clock cycles) and accumulated latency 83485ns (16697 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346035ns: start-end pair with latency 4165ns (833 clock cycles) and accumulated latency 83485ns (16697 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346035ns: start-end pair with latency 4165ns (833 clock cycles) and accumulated latency 83485ns (16697 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346035ns: start-end pair with latency 4165ns (833 clock cycles) and accumulated latency 83485ns (16697 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346035ns: start-end pair with latency 4165ns (833 clock cycles) and accumulated latency 83485ns (16697 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346040ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346040ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346040ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346040ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346040ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346040ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346040ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346040ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346040ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346040ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346040ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346040ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346040ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346040ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346040ns
# [TB][mhartid 182 - Tile (11, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346270ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 6250ns (1250 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346290ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346300ns: start-end pair with latency 1885ns (377 clock cycles) and accumulated latency 87810ns (17562 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346305ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346320ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346320ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346320ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346320ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346320ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346320ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346320ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346320ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346320ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346320ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346320ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346320ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346320ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346320ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346320ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346420ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 104495ns (20899 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346420ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 104495ns (20899 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346420ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 104495ns (20899 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346420ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 104495ns (20899 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346420ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 104495ns (20899 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346420ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 104495ns (20899 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346420ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 104495ns (20899 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346420ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 104495ns (20899 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346420ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 104495ns (20899 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346420ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 104495ns (20899 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346420ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 104495ns (20899 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346420ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 104495ns (20899 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346420ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 104495ns (20899 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346420ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 104495ns (20899 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346420ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 104495ns (20899 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346425ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346425ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346425ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346425ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346425ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346425ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346425ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346425ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346425ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346425ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346425ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346425ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346425ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346425ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346425ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346430ns: start-end pair with latency 5315ns (1063 clock cycles) and accumulated latency 131135ns (26227 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346430ns: start-end pair with latency 5315ns (1063 clock cycles) and accumulated latency 131135ns (26227 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346430ns: start-end pair with latency 5315ns (1063 clock cycles) and accumulated latency 131135ns (26227 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346430ns: start-end pair with latency 5315ns (1063 clock cycles) and accumulated latency 131135ns (26227 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346430ns: start-end pair with latency 5315ns (1063 clock cycles) and accumulated latency 131135ns (26227 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346430ns: start-end pair with latency 5315ns (1063 clock cycles) and accumulated latency 131135ns (26227 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346430ns: start-end pair with latency 5315ns (1063 clock cycles) and accumulated latency 131135ns (26227 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346430ns: start-end pair with latency 5315ns (1063 clock cycles) and accumulated latency 131135ns (26227 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346430ns: start-end pair with latency 5315ns (1063 clock cycles) and accumulated latency 131135ns (26227 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346430ns: start-end pair with latency 5315ns (1063 clock cycles) and accumulated latency 131135ns (26227 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346430ns: start-end pair with latency 5315ns (1063 clock cycles) and accumulated latency 131135ns (26227 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346430ns: start-end pair with latency 5315ns (1063 clock cycles) and accumulated latency 131135ns (26227 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346430ns: start-end pair with latency 5315ns (1063 clock cycles) and accumulated latency 131135ns (26227 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346430ns: start-end pair with latency 5315ns (1063 clock cycles) and accumulated latency 131135ns (26227 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346430ns: start-end pair with latency 5315ns (1063 clock cycles) and accumulated latency 131135ns (26227 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346435ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346435ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346435ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346435ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346435ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346435ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346435ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346435ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346435ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346435ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346435ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346435ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346435ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346435ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346435ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346460ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346460ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346460ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346460ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346460ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346460ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346460ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346460ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346460ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346460ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346460ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346460ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346460ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346460ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346460ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346460ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346460ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346460ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346460ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346460ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346460ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346460ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346460ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346460ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346460ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346460ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346460ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346460ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346460ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346460ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346475ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346475ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346475ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346475ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346475ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346475ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346475ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346475ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346475ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346475ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346475ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346475ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346475ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346475ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346475ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346515ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104530ns (20906 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346515ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104530ns (20906 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346515ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104530ns (20906 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346515ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104530ns (20906 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346515ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104530ns (20906 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346515ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104530ns (20906 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346515ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104530ns (20906 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346515ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104530ns (20906 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346515ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104530ns (20906 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346515ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104530ns (20906 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346515ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104530ns (20906 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346515ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104530ns (20906 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346515ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104530ns (20906 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346515ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104530ns (20906 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346515ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104530ns (20906 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346520ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346520ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346520ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346520ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346520ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346520ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346520ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346520ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346520ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346520ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346520ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346520ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346520ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346520ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346520ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346555ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346555ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346555ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346555ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346555ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346555ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346555ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346555ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346555ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346555ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346555ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346555ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346555ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346555ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346555ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346560ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346560ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346560ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346560ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346560ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346560ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346560ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346560ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346560ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346560ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346560ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346560ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346560ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346560ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346560ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346570ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346570ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346570ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346570ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346570ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346570ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346570ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346570ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346570ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346570ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346570ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346570ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346570ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346570ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346570ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346595ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346595ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346595ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346595ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346595ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346595ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346595ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346595ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346595ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346595ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346595ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346595ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346595ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346595ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346595ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346610ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104565ns (20913 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346610ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346610ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104565ns (20913 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346610ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346610ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104565ns (20913 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346610ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346610ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104565ns (20913 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346610ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346610ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104565ns (20913 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346610ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346610ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104565ns (20913 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346610ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346610ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104565ns (20913 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346610ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346610ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104565ns (20913 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346610ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346610ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104565ns (20913 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346610ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346610ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104565ns (20913 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346610ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346610ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104565ns (20913 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346610ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346610ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104565ns (20913 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346610ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346610ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104565ns (20913 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346610ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346610ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104565ns (20913 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346610ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346610ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 104565ns (20913 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346610ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346615ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346615ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346615ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346615ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346615ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346615ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346615ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346615ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346615ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346615ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346615ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346615ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346615ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346615ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346615ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346650ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346650ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70320ns (14064 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346650ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346650ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70320ns (14064 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346650ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346650ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70320ns (14064 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346650ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346650ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70320ns (14064 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346650ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346650ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70320ns (14064 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346650ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346650ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70320ns (14064 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346650ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346650ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70320ns (14064 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346650ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346650ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70320ns (14064 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346650ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346650ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70320ns (14064 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346650ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346650ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70320ns (14064 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346650ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346650ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70320ns (14064 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346650ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346650ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70320ns (14064 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346650ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346650ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70320ns (14064 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346650ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346650ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70320ns (14064 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346650ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346650ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70320ns (14064 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346655ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346655ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346655ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346655ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346655ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346655ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346655ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346655ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346655ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346655ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346655ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346655ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346655ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346655ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346655ns
# [TB][mhartid 187 - Tile (11, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346665ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346690ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346690ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346690ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346690ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346690ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346690ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346690ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346690ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346690ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346690ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346690ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346690ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346690ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346690ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346690ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346705ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346705ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346705ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346705ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346705ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346705ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346705ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346705ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346705ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346705ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346705ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346705ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346705ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346705ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346705ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346720ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 57500ns (11500 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346720ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 57500ns (11500 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346720ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 57500ns (11500 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346720ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 57500ns (11500 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346720ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 57500ns (11500 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346720ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 57500ns (11500 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346720ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 57500ns (11500 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346720ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 57500ns (11500 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346720ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 57500ns (11500 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346720ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 57500ns (11500 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346720ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 57500ns (11500 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346720ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 57500ns (11500 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346720ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 57500ns (11500 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346720ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 57500ns (11500 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346720ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 57500ns (11500 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346725ns
# [TB][mhartid 20 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346725ns
# [TB][mhartid 36 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346725ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346725ns
# [TB][mhartid 68 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346725ns
# [TB][mhartid 84 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346725ns
# [TB][mhartid 100 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346725ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346725ns
# [TB][mhartid 132 - Tile (8, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346725ns
# [TB][mhartid 148 - Tile (9, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346725ns
# [TB][mhartid 164 - Tile (10, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346725ns
# [TB][mhartid 196 - Tile (12, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346725ns
# [TB][mhartid 212 - Tile (13, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346725ns
# [TB][mhartid 228 - Tile (14, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346725ns
# [TB][mhartid 244 - Tile (15, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346725ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346740ns: start-end pair with latency 48900ns (9780 clock cycles) and accumulated latency 93430ns (18686 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346740ns: start-end pair with latency 48900ns (9780 clock cycles) and accumulated latency 93430ns (18686 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346740ns: start-end pair with latency 48900ns (9780 clock cycles) and accumulated latency 93430ns (18686 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346740ns: start-end pair with latency 48900ns (9780 clock cycles) and accumulated latency 93430ns (18686 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346740ns: start-end pair with latency 48900ns (9780 clock cycles) and accumulated latency 93430ns (18686 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346740ns: start-end pair with latency 48900ns (9780 clock cycles) and accumulated latency 93430ns (18686 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346740ns: start-end pair with latency 48900ns (9780 clock cycles) and accumulated latency 93430ns (18686 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346740ns: start-end pair with latency 48900ns (9780 clock cycles) and accumulated latency 93430ns (18686 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346740ns: start-end pair with latency 48900ns (9780 clock cycles) and accumulated latency 93430ns (18686 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346740ns: start-end pair with latency 48900ns (9780 clock cycles) and accumulated latency 93430ns (18686 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346740ns: start-end pair with latency 48900ns (9780 clock cycles) and accumulated latency 93430ns (18686 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346740ns: start-end pair with latency 48900ns (9780 clock cycles) and accumulated latency 93430ns (18686 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346740ns: start-end pair with latency 48900ns (9780 clock cycles) and accumulated latency 93430ns (18686 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346740ns: start-end pair with latency 48900ns (9780 clock cycles) and accumulated latency 93430ns (18686 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346740ns: start-end pair with latency 48900ns (9780 clock cycles) and accumulated latency 93430ns (18686 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346745ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70355ns (14071 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346745ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70355ns (14071 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346745ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70355ns (14071 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346745ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70355ns (14071 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346745ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70355ns (14071 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346745ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70355ns (14071 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346745ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70355ns (14071 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346745ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70355ns (14071 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346745ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70355ns (14071 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346745ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70355ns (14071 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346745ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70355ns (14071 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346745ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70355ns (14071 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346745ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70355ns (14071 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346745ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70355ns (14071 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346745ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70355ns (14071 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346750ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346750ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346750ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346750ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346750ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346750ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346750ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346750ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346750ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346750ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346750ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346750ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346750ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346750ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346750ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346785ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346785ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346785ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346785ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346785ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346785ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346785ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346785ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346785ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346785ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346785ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346785ns: start-end pair with latency 1435ns (287 clock cycles) and accumulated latency 70250ns (14050 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346785ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346785ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346785ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346785ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346790ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346800ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346800ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346800ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346800ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346800ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346800ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346800ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346800ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346800ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346800ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346800ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346800ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346800ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346800ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346800ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346840ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70390ns (14078 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346840ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70390ns (14078 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346840ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70390ns (14078 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346840ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70390ns (14078 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346840ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70390ns (14078 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346840ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70390ns (14078 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346840ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70390ns (14078 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346840ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70390ns (14078 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346840ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70390ns (14078 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346840ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70390ns (14078 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346840ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70390ns (14078 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346840ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70390ns (14078 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346840ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70390ns (14078 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346840ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70390ns (14078 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346840ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70390ns (14078 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346845ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346845ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346845ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346845ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346845ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346845ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346845ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346845ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346845ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346845ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346845ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346845ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346845ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346845ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346845ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346880ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346880ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346880ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346880ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346880ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346880ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346880ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346880ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346880ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346880ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346880ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346880ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346880ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346880ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346880ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 346905ns: start-end pair with latency 57245ns (11449 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 346905ns: start-end pair with latency 57245ns (11449 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 346905ns: start-end pair with latency 57245ns (11449 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 346905ns: start-end pair with latency 57245ns (11449 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 346905ns: start-end pair with latency 57245ns (11449 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 346905ns: start-end pair with latency 57245ns (11449 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 346905ns: start-end pair with latency 57245ns (11449 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 346905ns: start-end pair with latency 57245ns (11449 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)] Detected sentinel end instruction in WB stage at time 346905ns: start-end pair with latency 57245ns (11449 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)] Detected sentinel end instruction in WB stage at time 346905ns: start-end pair with latency 57245ns (11449 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)] Detected sentinel end instruction in WB stage at time 346905ns: start-end pair with latency 57245ns (11449 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)] Detected sentinel end instruction in WB stage at time 346905ns: start-end pair with latency 57245ns (11449 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)] Detected sentinel end instruction in WB stage at time 346905ns: start-end pair with latency 57245ns (11449 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)] Detected sentinel end instruction in WB stage at time 346905ns: start-end pair with latency 57245ns (11449 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)] Detected sentinel end instruction in WB stage at time 346905ns: start-end pair with latency 57245ns (11449 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346925ns: start-end pair with latency 615ns (123 clock cycles) and accumulated latency 105155ns (21031 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346930ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346935ns: start-end pair with latency 6475ns (1295 clock cycles) and accumulated latency 132310ns (26462 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346940ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346965ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346965ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346980ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347010ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 90740ns (18148 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347010ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 90740ns (18148 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347010ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 90740ns (18148 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347010ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 90740ns (18148 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347010ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 90740ns (18148 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347010ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 90740ns (18148 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347010ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 90740ns (18148 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347010ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 90740ns (18148 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347010ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 90740ns (18148 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347010ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 90740ns (18148 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347010ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 90740ns (18148 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347010ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 90740ns (18148 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347010ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 90740ns (18148 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347010ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 90740ns (18148 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347010ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 90740ns (18148 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347020ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 105190ns (21038 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 347025ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347060ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347075ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347075ns: start-end pair with latency 49380ns (9876 clock cycles) and accumulated latency 91425ns (18285 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMI_PERF] Input communication sentinel accumulator state: 65050ns (13010 clock cycles)
# [TB][PERF][mhartid 22 - Tile (1, 6)][CMI_PERF] Input communication sentinel accumulator state: 65050ns (13010 clock cycles)
# [TB][PERF][mhartid 38 - Tile (2, 6)][CMI_PERF] Input communication sentinel accumulator state: 65050ns (13010 clock cycles)
# [TB][PERF][mhartid 54 - Tile (3, 6)][CMI_PERF] Input communication sentinel accumulator state: 65050ns (13010 clock cycles)
# [TB][PERF][mhartid 70 - Tile (4, 6)][CMI_PERF] Input communication sentinel accumulator state: 65050ns (13010 clock cycles)
# [TB][PERF][mhartid 86 - Tile (5, 6)][CMI_PERF] Input communication sentinel accumulator state: 65050ns (13010 clock cycles)
# [TB][PERF][mhartid 102 - Tile (6, 6)][CMI_PERF] Input communication sentinel accumulator state: 65050ns (13010 clock cycles)
# [TB][PERF][mhartid 118 - Tile (7, 6)][CMI_PERF] Input communication sentinel accumulator state: 65050ns (13010 clock cycles)
# [TB][PERF][mhartid 134 - Tile (8, 6)][CMI_PERF] Input communication sentinel accumulator state: 65050ns (13010 clock cycles)
# [TB][PERF][mhartid 150 - Tile (9, 6)][CMI_PERF] Input communication sentinel accumulator state: 65050ns (13010 clock cycles)
# [TB][PERF][mhartid 166 - Tile (10, 6)][CMI_PERF] Input communication sentinel accumulator state: 65050ns (13010 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347115ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 105225ns (21045 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347115ns: start-end pair with latency 4500ns (900 clock cycles) and accumulated latency 83820ns (16764 clock cycles)
# [TB][PERF][mhartid 198 - Tile (12, 6)][CMI_PERF] Input communication sentinel accumulator state: 65050ns (13010 clock cycles)
# [TB][PERF][mhartid 214 - Tile (13, 6)][CMI_PERF] Input communication sentinel accumulator state: 65050ns (13010 clock cycles)
# [TB][PERF][mhartid 230 - Tile (14, 6)][CMI_PERF] Input communication sentinel accumulator state: 65050ns (13010 clock cycles)
# [TB][PERF][mhartid 246 - Tile (15, 6)][CMI_PERF] Input communication sentinel accumulator state: 65050ns (13010 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 22 - Tile (1, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 38 - Tile (2, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 54 - Tile (3, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 70 - Tile (4, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 86 - Tile (5, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 102 - Tile (6, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 118 - Tile (7, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 134 - Tile (8, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 150 - Tile (9, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 166 - Tile (10, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 347120ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 347120ns
# [TB][PERF][mhartid 198 - Tile (12, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 214 - Tile (13, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 230 - Tile (14, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 246 - Tile (15, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMP_PERF] Computation sentinel accumulator state: 6255ns (1251 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347125ns
# [TB][PERF][mhartid 22 - Tile (1, 6)][CMP_PERF] Computation sentinel accumulator state: 6255ns (1251 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347125ns
# [TB][PERF][mhartid 38 - Tile (2, 6)][CMP_PERF] Computation sentinel accumulator state: 6255ns (1251 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347125ns
# [TB][PERF][mhartid 54 - Tile (3, 6)][CMP_PERF] Computation sentinel accumulator state: 6255ns (1251 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347125ns
# [TB][PERF][mhartid 70 - Tile (4, 6)][CMP_PERF] Computation sentinel accumulator state: 6255ns (1251 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347125ns
# [TB][PERF][mhartid 86 - Tile (5, 6)][CMP_PERF] Computation sentinel accumulator state: 6255ns (1251 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347125ns
# [TB][PERF][mhartid 102 - Tile (6, 6)][CMP_PERF] Computation sentinel accumulator state: 6255ns (1251 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347125ns
# [TB][PERF][mhartid 118 - Tile (7, 6)][CMP_PERF] Computation sentinel accumulator state: 6255ns (1251 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347125ns
# [TB][PERF][mhartid 134 - Tile (8, 6)][CMP_PERF] Computation sentinel accumulator state: 6255ns (1251 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347125ns
# [TB][PERF][mhartid 150 - Tile (9, 6)][CMP_PERF] Computation sentinel accumulator state: 6255ns (1251 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347125ns
# [TB][PERF][mhartid 166 - Tile (10, 6)][CMP_PERF] Computation sentinel accumulator state: 6255ns (1251 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347125ns
# [TB][PERF][mhartid 198 - Tile (12, 6)][CMP_PERF] Computation sentinel accumulator state: 6255ns (1251 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347125ns
# [TB][PERF][mhartid 214 - Tile (13, 6)][CMP_PERF] Computation sentinel accumulator state: 6255ns (1251 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347125ns
# [TB][PERF][mhartid 230 - Tile (14, 6)][CMP_PERF] Computation sentinel accumulator state: 6255ns (1251 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347125ns
# [TB][PERF][mhartid 246 - Tile (15, 6)][CMP_PERF] Computation sentinel accumulator state: 6255ns (1251 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347125ns
# [TB][PERF][mhartid 6 - Tile (0, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 104565ns (20913 clock cycles)
# [TB][PERF][mhartid 22 - Tile (1, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 104565ns (20913 clock cycles)
# [TB][PERF][mhartid 38 - Tile (2, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 104565ns (20913 clock cycles)
# [TB][PERF][mhartid 54 - Tile (3, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 104565ns (20913 clock cycles)
# [TB][PERF][mhartid 70 - Tile (4, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 104565ns (20913 clock cycles)
# [TB][PERF][mhartid 86 - Tile (5, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 104565ns (20913 clock cycles)
# [TB][PERF][mhartid 102 - Tile (6, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 104565ns (20913 clock cycles)
# [TB][PERF][mhartid 118 - Tile (7, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 104565ns (20913 clock cycles)
# [TB][PERF][mhartid 134 - Tile (8, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 104565ns (20913 clock cycles)
# [TB][PERF][mhartid 150 - Tile (9, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 104565ns (20913 clock cycles)
# [TB][PERF][mhartid 166 - Tile (10, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 104565ns (20913 clock cycles)
# [TB][PERF][mhartid 198 - Tile (12, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 104565ns (20913 clock cycles)
# [TB][PERF][mhartid 214 - Tile (13, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 104565ns (20913 clock cycles)
# [TB][PERF][mhartid 230 - Tile (14, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 104565ns (20913 clock cycles)
# [TB][PERF][mhartid 246 - Tile (15, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 104565ns (20913 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347155ns
# [TB][mhartid 186 - Tile (11, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347160ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347165ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347225ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 56995ns (11399 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347230ns
# [TB][mhartid 9 - Tile (0, 9)] Detected sentinel end instruction in WB stage at time 347250ns: start-end pair with latency 57590ns (11518 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)] Detected sentinel end instruction in WB stage at time 347250ns: start-end pair with latency 57590ns (11518 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)] Detected sentinel end instruction in WB stage at time 347250ns: start-end pair with latency 57590ns (11518 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)] Detected sentinel end instruction in WB stage at time 347250ns: start-end pair with latency 57590ns (11518 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)] Detected sentinel end instruction in WB stage at time 347250ns: start-end pair with latency 57590ns (11518 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)] Detected sentinel end instruction in WB stage at time 347250ns: start-end pair with latency 57590ns (11518 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)] Detected sentinel end instruction in WB stage at time 347250ns: start-end pair with latency 57590ns (11518 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)] Detected sentinel end instruction in WB stage at time 347250ns: start-end pair with latency 57590ns (11518 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)] Detected sentinel end instruction in WB stage at time 347250ns: start-end pair with latency 57590ns (11518 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)] Detected sentinel end instruction in WB stage at time 347250ns: start-end pair with latency 57590ns (11518 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)] Detected sentinel end instruction in WB stage at time 347250ns: start-end pair with latency 57590ns (11518 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)] Detected sentinel end instruction in WB stage at time 347250ns: start-end pair with latency 57590ns (11518 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)] Detected sentinel end instruction in WB stage at time 347250ns: start-end pair with latency 57590ns (11518 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)] Detected sentinel end instruction in WB stage at time 347250ns: start-end pair with latency 57590ns (11518 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)] Detected sentinel end instruction in WB stage at time 347250ns: start-end pair with latency 57590ns (11518 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347365ns
# [TB][mhartid 28 - Tile (1, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347365ns
# [TB][mhartid 44 - Tile (2, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347365ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347365ns
# [TB][mhartid 76 - Tile (4, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347365ns
# [TB][mhartid 92 - Tile (5, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347365ns
# [TB][mhartid 108 - Tile (6, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347365ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347365ns
# [TB][mhartid 140 - Tile (8, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347365ns
# [TB][mhartid 156 - Tile (9, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347365ns
# [TB][mhartid 172 - Tile (10, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347365ns
# [TB][mhartid 204 - Tile (12, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347365ns
# [TB][mhartid 220 - Tile (13, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347365ns
# [TB][mhartid 236 - Tile (14, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347365ns
# [TB][mhartid 252 - Tile (15, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347365ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347390ns
# [TB][mhartid 182 - Tile (11, 6)] Detected sentinel end instruction in WB stage at time 347425ns: start-end pair with latency 57765ns (11553 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347465ns
# [TB][PERF][mhartid 9 - Tile (0, 9)][CMI_PERF] Input communication sentinel accumulator state: 76630ns (15326 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][CMI_PERF] Input communication sentinel accumulator state: 76630ns (15326 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][CMI_PERF] Input communication sentinel accumulator state: 76630ns (15326 clock cycles)
# [TB][PERF][mhartid 57 - Tile (3, 9)][CMI_PERF] Input communication sentinel accumulator state: 76630ns (15326 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][CMI_PERF] Input communication sentinel accumulator state: 76630ns (15326 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][CMI_PERF] Input communication sentinel accumulator state: 76630ns (15326 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][CMI_PERF] Input communication sentinel accumulator state: 76630ns (15326 clock cycles)
# [TB][PERF][mhartid 121 - Tile (7, 9)][CMI_PERF] Input communication sentinel accumulator state: 76630ns (15326 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][CMI_PERF] Input communication sentinel accumulator state: 76630ns (15326 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][CMI_PERF] Input communication sentinel accumulator state: 76630ns (15326 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][CMI_PERF] Input communication sentinel accumulator state: 76630ns (15326 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][CMI_PERF] Input communication sentinel accumulator state: 76630ns (15326 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][CMI_PERF] Input communication sentinel accumulator state: 76630ns (15326 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][CMI_PERF] Input communication sentinel accumulator state: 76630ns (15326 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][CMI_PERF] Input communication sentinel accumulator state: 76630ns (15326 clock cycles)
# [TB][PERF][mhartid 9 - Tile (0, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 57 - Tile (3, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 121 - Tile (7, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 9 - Tile (0, 9)][CMP_PERF] Computation sentinel accumulator state: 3180ns (636 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][CMP_PERF] Computation sentinel accumulator state: 3180ns (636 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][CMP_PERF] Computation sentinel accumulator state: 3180ns (636 clock cycles)
# [TB][PERF][mhartid 57 - Tile (3, 9)][CMP_PERF] Computation sentinel accumulator state: 3180ns (636 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][CMP_PERF] Computation sentinel accumulator state: 3180ns (636 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][CMP_PERF] Computation sentinel accumulator state: 3180ns (636 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][CMP_PERF] Computation sentinel accumulator state: 3180ns (636 clock cycles)
# [TB][PERF][mhartid 121 - Tile (7, 9)][CMP_PERF] Computation sentinel accumulator state: 3180ns (636 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][CMP_PERF] Computation sentinel accumulator state: 3180ns (636 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][CMP_PERF] Computation sentinel accumulator state: 3180ns (636 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][CMP_PERF] Computation sentinel accumulator state: 3180ns (636 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][CMP_PERF] Computation sentinel accumulator state: 3180ns (636 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][CMP_PERF] Computation sentinel accumulator state: 3180ns (636 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][CMP_PERF] Computation sentinel accumulator state: 3180ns (636 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][CMP_PERF] Computation sentinel accumulator state: 3180ns (636 clock cycles)
# [TB][PERF][mhartid 9 - Tile (0, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 70390ns (14078 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 70390ns (14078 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 70390ns (14078 clock cycles)
# [TB][PERF][mhartid 57 - Tile (3, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 70390ns (14078 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 70390ns (14078 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 70390ns (14078 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 70390ns (14078 clock cycles)
# [TB][PERF][mhartid 121 - Tile (7, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 70390ns (14078 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 70390ns (14078 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 70390ns (14078 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 70390ns (14078 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 70390ns (14078 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 70390ns (14078 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 70390ns (14078 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 70390ns (14078 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347620ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347635ns
# [TB][PERF][mhartid 182 - Tile (11, 6)][CMI_PERF] Input communication sentinel accumulator state: 65175ns (13035 clock cycles)
# [TB][PERF][mhartid 182 - Tile (11, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 182 - Tile (11, 6)][CMP_PERF] Computation sentinel accumulator state: 6250ns (1250 clock cycles)
# [TB][PERF][mhartid 182 - Tile (11, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 105225ns (21045 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70285ns (14057 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 347680ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347715ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347730ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347745ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 73655ns (14731 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347745ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 73655ns (14731 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347745ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 73655ns (14731 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347745ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 73655ns (14731 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347745ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 73655ns (14731 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347745ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 73655ns (14731 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347745ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 73655ns (14731 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347745ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 73655ns (14731 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347745ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 73655ns (14731 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347745ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 73655ns (14731 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347745ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 73655ns (14731 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347745ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 73655ns (14731 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347745ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 73655ns (14731 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347745ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 73655ns (14731 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347745ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 73655ns (14731 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347750ns
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347750ns
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347750ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347750ns
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347750ns
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347750ns
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347750ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347750ns
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347750ns
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347750ns
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347750ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347750ns
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347750ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347750ns
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347750ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347770ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70320ns (14064 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 347775ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347810ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347825ns
# [TB][mhartid 11 - Tile (0, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347855ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347855ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347855ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347855ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347855ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347855ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347855ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347855ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347855ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347855ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347855ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347855ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347855ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347855ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347855ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347860ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347860ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347860ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347860ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347860ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347860ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347860ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347860ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347860ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347860ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347860ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347860ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347860ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347860ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347860ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347865ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 70355ns (14071 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 347870ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347905ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348120ns
# [TB][mhartid 185 - Tile (11, 9)] Detected sentinel end instruction in WB stage at time 348250ns: start-end pair with latency 58590ns (11718 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][CMI_PERF] Input communication sentinel accumulator state: 78015ns (15603 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][CMP_PERF] Computation sentinel accumulator state: 3180ns (636 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 70355ns (14071 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348765ns: start-end pair with latency 1370ns (274 clock cycles) and accumulated latency 74570ns (14914 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348770ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348925ns: start-end pair with latency 50865ns (10173 clock cycles) and accumulated latency 97985ns (19597 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348925ns: start-end pair with latency 50865ns (10173 clock cycles) and accumulated latency 97985ns (19597 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348925ns: start-end pair with latency 50865ns (10173 clock cycles) and accumulated latency 97985ns (19597 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348925ns: start-end pair with latency 50865ns (10173 clock cycles) and accumulated latency 97985ns (19597 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348925ns: start-end pair with latency 50865ns (10173 clock cycles) and accumulated latency 97985ns (19597 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348925ns: start-end pair with latency 50865ns (10173 clock cycles) and accumulated latency 97985ns (19597 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348925ns: start-end pair with latency 50865ns (10173 clock cycles) and accumulated latency 97985ns (19597 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348925ns: start-end pair with latency 50865ns (10173 clock cycles) and accumulated latency 97985ns (19597 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348925ns: start-end pair with latency 50865ns (10173 clock cycles) and accumulated latency 97985ns (19597 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348925ns: start-end pair with latency 50865ns (10173 clock cycles) and accumulated latency 97985ns (19597 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348925ns: start-end pair with latency 50865ns (10173 clock cycles) and accumulated latency 97985ns (19597 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348925ns: start-end pair with latency 50865ns (10173 clock cycles) and accumulated latency 97985ns (19597 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348925ns: start-end pair with latency 50865ns (10173 clock cycles) and accumulated latency 97985ns (19597 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348925ns: start-end pair with latency 50865ns (10173 clock cycles) and accumulated latency 97985ns (19597 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348925ns: start-end pair with latency 50865ns (10173 clock cycles) and accumulated latency 97985ns (19597 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349250ns: start-end pair with latency 2120ns (424 clock cycles) and accumulated latency 95550ns (19110 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349250ns: start-end pair with latency 2120ns (424 clock cycles) and accumulated latency 95550ns (19110 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349250ns: start-end pair with latency 2120ns (424 clock cycles) and accumulated latency 95550ns (19110 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349250ns: start-end pair with latency 2120ns (424 clock cycles) and accumulated latency 95550ns (19110 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349250ns: start-end pair with latency 2120ns (424 clock cycles) and accumulated latency 95550ns (19110 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349250ns: start-end pair with latency 2120ns (424 clock cycles) and accumulated latency 95550ns (19110 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349250ns: start-end pair with latency 2120ns (424 clock cycles) and accumulated latency 95550ns (19110 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349250ns: start-end pair with latency 2120ns (424 clock cycles) and accumulated latency 95550ns (19110 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349250ns: start-end pair with latency 2120ns (424 clock cycles) and accumulated latency 95550ns (19110 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349250ns: start-end pair with latency 2120ns (424 clock cycles) and accumulated latency 95550ns (19110 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349250ns: start-end pair with latency 2120ns (424 clock cycles) and accumulated latency 95550ns (19110 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349250ns: start-end pair with latency 2120ns (424 clock cycles) and accumulated latency 95550ns (19110 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349250ns: start-end pair with latency 2120ns (424 clock cycles) and accumulated latency 95550ns (19110 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349250ns: start-end pair with latency 2120ns (424 clock cycles) and accumulated latency 95550ns (19110 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349250ns: start-end pair with latency 2120ns (424 clock cycles) and accumulated latency 95550ns (19110 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349330ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349330ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349330ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349330ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349330ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349330ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349330ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349330ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349330ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349330ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349330ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349330ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349330ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349330ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349330ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349500ns: start-end pair with latency 51565ns (10313 clock cycles) and accumulated latency 96225ns (19245 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349520ns: start-end pair with latency 2050ns (410 clock cycles) and accumulated latency 93475ns (18695 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 349625ns
# [TB][mhartid 29 - Tile (1, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 349625ns
# [TB][mhartid 45 - Tile (2, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 349625ns
# [TB][mhartid 61 - Tile (3, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 349625ns
# [TB][mhartid 77 - Tile (4, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 349625ns
# [TB][mhartid 93 - Tile (5, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 349625ns
# [TB][mhartid 109 - Tile (6, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 349625ns
# [TB][mhartid 125 - Tile (7, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 349625ns
# [TB][mhartid 141 - Tile (8, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 349625ns
# [TB][mhartid 157 - Tile (9, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 349625ns
# [TB][mhartid 173 - Tile (10, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 349625ns
# [TB][mhartid 205 - Tile (12, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 349625ns
# [TB][mhartid 221 - Tile (13, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 349625ns
# [TB][mhartid 237 - Tile (14, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 349625ns
# [TB][mhartid 253 - Tile (15, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 349625ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349645ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349645ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349645ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349645ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349645ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349645ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349645ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349645ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349645ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349645ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349645ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349645ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349645ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349645ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349645ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349665ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349665ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349665ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349665ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349665ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349665ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349665ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349665ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349665ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349665ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349665ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349665ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349665ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349665ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349665ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349680ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349680ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349680ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349680ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349680ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349680ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349680ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349680ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349680ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349680ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349680ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349680ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349680ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349680ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349680ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349885ns
# [TB][mhartid 187 - Tile (11, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349890ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349895ns
# [TB][mhartid 188 - Tile (11, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 349900ns
# [TB][mhartid 180 - Tile (11, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350150ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9085ns (1817 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350170ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350185ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350305ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 131755ns (26351 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350305ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 131755ns (26351 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350305ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 131755ns (26351 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350305ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 131755ns (26351 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350305ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 131755ns (26351 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350305ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 131755ns (26351 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350305ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 131755ns (26351 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350305ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 131755ns (26351 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350305ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 131755ns (26351 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350305ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 131755ns (26351 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350305ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 131755ns (26351 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350305ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 131755ns (26351 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350305ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 131755ns (26351 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350305ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 131755ns (26351 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350305ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 131755ns (26351 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350310ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350310ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350310ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350310ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350310ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350310ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350310ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350310ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350310ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350310ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350310ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350310ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350310ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350310ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350310ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350335ns: start-end pair with latency 10130ns (2026 clock cycles) and accumulated latency 229355ns (45871 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350335ns: start-end pair with latency 10130ns (2026 clock cycles) and accumulated latency 229355ns (45871 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350335ns: start-end pair with latency 10130ns (2026 clock cycles) and accumulated latency 229355ns (45871 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350335ns: start-end pair with latency 10130ns (2026 clock cycles) and accumulated latency 229355ns (45871 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350335ns: start-end pair with latency 10130ns (2026 clock cycles) and accumulated latency 229355ns (45871 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350335ns: start-end pair with latency 10130ns (2026 clock cycles) and accumulated latency 229355ns (45871 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350335ns: start-end pair with latency 10130ns (2026 clock cycles) and accumulated latency 229355ns (45871 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350335ns: start-end pair with latency 10130ns (2026 clock cycles) and accumulated latency 229355ns (45871 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350335ns: start-end pair with latency 10130ns (2026 clock cycles) and accumulated latency 229355ns (45871 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350335ns: start-end pair with latency 10130ns (2026 clock cycles) and accumulated latency 229355ns (45871 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350335ns: start-end pair with latency 10130ns (2026 clock cycles) and accumulated latency 229355ns (45871 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350335ns: start-end pair with latency 10130ns (2026 clock cycles) and accumulated latency 229355ns (45871 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350335ns: start-end pair with latency 10130ns (2026 clock cycles) and accumulated latency 229355ns (45871 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350335ns: start-end pair with latency 10130ns (2026 clock cycles) and accumulated latency 229355ns (45871 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350335ns: start-end pair with latency 10130ns (2026 clock cycles) and accumulated latency 229355ns (45871 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350340ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350340ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350340ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350340ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350340ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350340ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350340ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350340ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350340ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350340ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350340ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350340ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350340ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350340ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350340ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350345ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350345ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350345ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350345ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350345ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350345ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350345ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350345ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350345ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350345ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350345ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350345ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350345ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350345ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350345ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350360ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350360ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350360ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350360ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350360ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350360ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350360ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350360ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350360ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350360ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350360ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350360ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350360ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350360ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350360ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350365ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350365ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350365ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350365ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350365ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350365ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350365ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350365ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350365ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350365ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350365ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350365ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350365ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350365ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350365ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 131790ns (26358 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 131790ns (26358 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 131790ns (26358 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 131790ns (26358 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 131790ns (26358 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 131790ns (26358 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 131790ns (26358 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 131790ns (26358 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 131790ns (26358 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 131790ns (26358 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 131790ns (26358 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 131790ns (26358 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 131790ns (26358 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 131790ns (26358 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350400ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 131790ns (26358 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350405ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350405ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350405ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350405ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350405ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350405ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350405ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350405ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350405ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350405ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350405ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350405ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350405ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350405ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350405ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350440ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350440ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350440ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350440ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350440ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350440ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350440ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350440ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350440ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350440ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350440ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350440ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350440ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350440ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350440ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350475ns: start-end pair with latency 1600ns (320 clock cycles) and accumulated latency 46345ns (9269 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350475ns: start-end pair with latency 1600ns (320 clock cycles) and accumulated latency 46345ns (9269 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350475ns: start-end pair with latency 1600ns (320 clock cycles) and accumulated latency 46345ns (9269 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350475ns: start-end pair with latency 1600ns (320 clock cycles) and accumulated latency 46345ns (9269 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350475ns: start-end pair with latency 1600ns (320 clock cycles) and accumulated latency 46345ns (9269 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350475ns: start-end pair with latency 1600ns (320 clock cycles) and accumulated latency 46345ns (9269 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350475ns: start-end pair with latency 1600ns (320 clock cycles) and accumulated latency 46345ns (9269 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350475ns: start-end pair with latency 1600ns (320 clock cycles) and accumulated latency 46345ns (9269 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350475ns: start-end pair with latency 1600ns (320 clock cycles) and accumulated latency 46345ns (9269 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350475ns: start-end pair with latency 1600ns (320 clock cycles) and accumulated latency 46345ns (9269 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350475ns: start-end pair with latency 1600ns (320 clock cycles) and accumulated latency 46345ns (9269 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350475ns: start-end pair with latency 1600ns (320 clock cycles) and accumulated latency 46345ns (9269 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350475ns: start-end pair with latency 1600ns (320 clock cycles) and accumulated latency 46345ns (9269 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350475ns: start-end pair with latency 1600ns (320 clock cycles) and accumulated latency 46345ns (9269 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350475ns: start-end pair with latency 1600ns (320 clock cycles) and accumulated latency 46345ns (9269 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350480ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350480ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350480ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350480ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350480ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350480ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350480ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350480ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350480ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350480ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350480ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350480ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350480ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350480ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350480ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350610ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350610ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350610ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350610ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350610ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350610ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350610ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350610ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350610ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350610ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350610ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350610ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350610ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350610ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350610ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350615ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350615ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350615ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350615ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350615ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350615ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350615ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350615ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350615ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350615ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350615ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350615ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350615ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350615ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350615ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 350655ns: start-end pair with latency 60995ns (12199 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 350655ns: start-end pair with latency 60995ns (12199 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 350655ns: start-end pair with latency 60995ns (12199 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 350655ns: start-end pair with latency 60995ns (12199 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 350655ns: start-end pair with latency 60995ns (12199 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 350655ns: start-end pair with latency 60995ns (12199 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 350655ns: start-end pair with latency 60995ns (12199 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 350655ns: start-end pair with latency 60995ns (12199 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)] Detected sentinel end instruction in WB stage at time 350655ns: start-end pair with latency 60995ns (12199 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)] Detected sentinel end instruction in WB stage at time 350655ns: start-end pair with latency 60995ns (12199 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)] Detected sentinel end instruction in WB stage at time 350655ns: start-end pair with latency 60995ns (12199 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)] Detected sentinel end instruction in WB stage at time 350655ns: start-end pair with latency 60995ns (12199 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)] Detected sentinel end instruction in WB stage at time 350655ns: start-end pair with latency 60995ns (12199 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)] Detected sentinel end instruction in WB stage at time 350655ns: start-end pair with latency 60995ns (12199 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)] Detected sentinel end instruction in WB stage at time 350655ns: start-end pair with latency 60995ns (12199 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350705ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33630ns (6726 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350705ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33630ns (6726 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350705ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33630ns (6726 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350705ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33630ns (6726 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350705ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33630ns (6726 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350705ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33630ns (6726 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350705ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33630ns (6726 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350705ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33630ns (6726 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350705ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33630ns (6726 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350705ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33630ns (6726 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350705ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33630ns (6726 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350705ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33630ns (6726 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350705ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33630ns (6726 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350705ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33630ns (6726 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350705ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33630ns (6726 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350710ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350710ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350710ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350710ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350710ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350710ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350710ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350710ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350710ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350710ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350710ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350710ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350710ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350710ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350710ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350810ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 132930ns (26586 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350815ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350840ns: start-end pair with latency 11555ns (2311 clock cycles) and accumulated latency 230740ns (46148 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350845ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350850ns
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMI_PERF] Input communication sentinel accumulator state: 57500ns (11500 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][CMI_PERF] Input communication sentinel accumulator state: 57500ns (11500 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][CMI_PERF] Input communication sentinel accumulator state: 57500ns (11500 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][CMI_PERF] Input communication sentinel accumulator state: 57500ns (11500 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][CMI_PERF] Input communication sentinel accumulator state: 57500ns (11500 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][CMI_PERF] Input communication sentinel accumulator state: 57500ns (11500 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][CMI_PERF] Input communication sentinel accumulator state: 57500ns (11500 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][CMI_PERF] Input communication sentinel accumulator state: 57500ns (11500 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][CMI_PERF] Input communication sentinel accumulator state: 57500ns (11500 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][CMI_PERF] Input communication sentinel accumulator state: 57500ns (11500 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][CMI_PERF] Input communication sentinel accumulator state: 57500ns (11500 clock cycles)
# [TB][PERF][mhartid 196 - Tile (12, 4)][CMI_PERF] Input communication sentinel accumulator state: 57500ns (11500 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][CMI_PERF] Input communication sentinel accumulator state: 57500ns (11500 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][CMI_PERF] Input communication sentinel accumulator state: 57500ns (11500 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][CMI_PERF] Input communication sentinel accumulator state: 57500ns (11500 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350865ns
# [TB][PERF][mhartid 196 - Tile (12, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350870ns
# [TB][PERF][mhartid 196 - Tile (12, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 131790ns (26358 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 131790ns (26358 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 131790ns (26358 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 131790ns (26358 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 131790ns (26358 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 131790ns (26358 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 131790ns (26358 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 131790ns (26358 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 131790ns (26358 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 131790ns (26358 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 131790ns (26358 clock cycles)
# [TB][PERF][mhartid 196 - Tile (12, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 131790ns (26358 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 131790ns (26358 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 131790ns (26358 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 131790ns (26358 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350885ns: start-end pair with latency 4320ns (864 clock cycles) and accumulated latency 61345ns (12269 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350885ns: start-end pair with latency 4320ns (864 clock cycles) and accumulated latency 61345ns (12269 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350885ns: start-end pair with latency 4320ns (864 clock cycles) and accumulated latency 61345ns (12269 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350885ns: start-end pair with latency 4320ns (864 clock cycles) and accumulated latency 61345ns (12269 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350885ns: start-end pair with latency 4320ns (864 clock cycles) and accumulated latency 61345ns (12269 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350885ns: start-end pair with latency 4320ns (864 clock cycles) and accumulated latency 61345ns (12269 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350885ns: start-end pair with latency 4320ns (864 clock cycles) and accumulated latency 61345ns (12269 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350885ns: start-end pair with latency 4320ns (864 clock cycles) and accumulated latency 61345ns (12269 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350885ns: start-end pair with latency 4320ns (864 clock cycles) and accumulated latency 61345ns (12269 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350885ns: start-end pair with latency 4320ns (864 clock cycles) and accumulated latency 61345ns (12269 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350885ns: start-end pair with latency 4320ns (864 clock cycles) and accumulated latency 61345ns (12269 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350885ns: start-end pair with latency 4320ns (864 clock cycles) and accumulated latency 61345ns (12269 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350885ns: start-end pair with latency 4320ns (864 clock cycles) and accumulated latency 61345ns (12269 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350885ns: start-end pair with latency 4320ns (864 clock cycles) and accumulated latency 61345ns (12269 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350885ns: start-end pair with latency 4320ns (864 clock cycles) and accumulated latency 61345ns (12269 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350890ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350890ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350890ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350890ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350890ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350890ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350890ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350890ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350890ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350890ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350890ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350890ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350890ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350890ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350890ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350900ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350905ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 132965ns (26593 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350910ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350945ns: start-end pair with latency 3190ns (638 clock cycles) and accumulated latency 6370ns (1274 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350945ns: start-end pair with latency 3190ns (638 clock cycles) and accumulated latency 6370ns (1274 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350945ns: start-end pair with latency 3190ns (638 clock cycles) and accumulated latency 6370ns (1274 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350945ns: start-end pair with latency 3190ns (638 clock cycles) and accumulated latency 6370ns (1274 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350945ns: start-end pair with latency 3190ns (638 clock cycles) and accumulated latency 6370ns (1274 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350945ns: start-end pair with latency 3190ns (638 clock cycles) and accumulated latency 6370ns (1274 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350945ns: start-end pair with latency 3190ns (638 clock cycles) and accumulated latency 6370ns (1274 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350945ns: start-end pair with latency 3190ns (638 clock cycles) and accumulated latency 6370ns (1274 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350945ns: start-end pair with latency 3190ns (638 clock cycles) and accumulated latency 6370ns (1274 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350945ns: start-end pair with latency 3190ns (638 clock cycles) and accumulated latency 6370ns (1274 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350945ns: start-end pair with latency 3190ns (638 clock cycles) and accumulated latency 6370ns (1274 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350945ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350945ns: start-end pair with latency 3190ns (638 clock cycles) and accumulated latency 6370ns (1274 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350945ns: start-end pair with latency 3190ns (638 clock cycles) and accumulated latency 6370ns (1274 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350945ns: start-end pair with latency 3190ns (638 clock cycles) and accumulated latency 6370ns (1274 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350945ns: start-end pair with latency 3190ns (638 clock cycles) and accumulated latency 6370ns (1274 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350965ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350965ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350965ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350965ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350965ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350965ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350965ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350965ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350965ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350965ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350965ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350965ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350965ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350965ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350965ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350980ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350980ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350980ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350980ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350980ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350980ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350980ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350980ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350980ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350980ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350980ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350980ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350980ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350980ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350980ns
# [TB][mhartid 180 - Tile (11, 4)] Detected sentinel end instruction in WB stage at time 351185ns: start-end pair with latency 61525ns (12305 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351200ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351200ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351200ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351200ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351200ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351200ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351200ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351200ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351200ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351200ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351200ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351200ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351200ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351200ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351200ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351210ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 32770ns (6554 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351215ns
# [TB][PERF][mhartid 180 - Tile (11, 4)][CMI_PERF] Input communication sentinel accumulator state: 56995ns (11399 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351360ns: start-end pair with latency 53035ns (10607 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351360ns: start-end pair with latency 53035ns (10607 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351360ns: start-end pair with latency 53035ns (10607 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351360ns: start-end pair with latency 53035ns (10607 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351360ns: start-end pair with latency 53035ns (10607 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351360ns: start-end pair with latency 53035ns (10607 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351360ns: start-end pair with latency 53035ns (10607 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351360ns: start-end pair with latency 53035ns (10607 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351360ns: start-end pair with latency 53035ns (10607 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351360ns: start-end pair with latency 53035ns (10607 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351360ns: start-end pair with latency 53035ns (10607 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][PERF][mhartid 180 - Tile (11, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351360ns: start-end pair with latency 53035ns (10607 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351360ns: start-end pair with latency 53035ns (10607 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351360ns: start-end pair with latency 53035ns (10607 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351360ns: start-end pair with latency 53035ns (10607 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][PERF][mhartid 180 - Tile (11, 4)][CMP_PERF] Computation sentinel accumulator state: 9085ns (1817 clock cycles)
# [TB][PERF][mhartid 180 - Tile (11, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 132965ns (26593 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351430ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351430ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351430ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351430ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351430ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351430ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351430ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351430ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351430ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351430ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351430ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351430ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351430ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351430ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351430ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351445ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351445ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351445ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351445ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351445ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351445ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351445ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351445ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351445ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351445ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351445ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351445ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351445ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351445ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351445ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351485ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46380ns (9276 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351485ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46380ns (9276 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351485ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46380ns (9276 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351485ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46380ns (9276 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351485ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46380ns (9276 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351485ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46380ns (9276 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351485ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46380ns (9276 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351485ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46380ns (9276 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351485ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46380ns (9276 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351485ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46380ns (9276 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351485ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46380ns (9276 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351485ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46380ns (9276 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351485ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46380ns (9276 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351485ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46380ns (9276 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351485ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46380ns (9276 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351490ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351490ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351490ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351490ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351490ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351490ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351490ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351490ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351490ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351490ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351490ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351490ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351490ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351490ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351490ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351525ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351525ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351525ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351525ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351525ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351525ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351525ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351525ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351525ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351525ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351525ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351525ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351525ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351525ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351525ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351540ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351540ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351540ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351540ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351540ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351540ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351540ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351540ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351540ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351540ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351540ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351540ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351540ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351540ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351540ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351550ns: start-end pair with latency 2215ns (443 clock cycles) and accumulated latency 100200ns (20040 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351550ns: start-end pair with latency 2215ns (443 clock cycles) and accumulated latency 100200ns (20040 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351550ns: start-end pair with latency 2215ns (443 clock cycles) and accumulated latency 100200ns (20040 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351550ns: start-end pair with latency 2215ns (443 clock cycles) and accumulated latency 100200ns (20040 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351550ns: start-end pair with latency 2215ns (443 clock cycles) and accumulated latency 100200ns (20040 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351550ns: start-end pair with latency 2215ns (443 clock cycles) and accumulated latency 100200ns (20040 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351550ns: start-end pair with latency 2215ns (443 clock cycles) and accumulated latency 100200ns (20040 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351550ns: start-end pair with latency 2215ns (443 clock cycles) and accumulated latency 100200ns (20040 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351550ns: start-end pair with latency 2215ns (443 clock cycles) and accumulated latency 100200ns (20040 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351550ns: start-end pair with latency 2215ns (443 clock cycles) and accumulated latency 100200ns (20040 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351550ns: start-end pair with latency 2215ns (443 clock cycles) and accumulated latency 100200ns (20040 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351550ns: start-end pair with latency 2215ns (443 clock cycles) and accumulated latency 100200ns (20040 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351550ns: start-end pair with latency 2215ns (443 clock cycles) and accumulated latency 100200ns (20040 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351550ns: start-end pair with latency 2215ns (443 clock cycles) and accumulated latency 100200ns (20040 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351550ns: start-end pair with latency 2215ns (443 clock cycles) and accumulated latency 100200ns (20040 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351580ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46415ns (9283 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351580ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46415ns (9283 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351580ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46415ns (9283 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351580ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46415ns (9283 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351580ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46415ns (9283 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351580ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46415ns (9283 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351580ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46415ns (9283 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351580ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46415ns (9283 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351580ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46415ns (9283 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351580ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46415ns (9283 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351580ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46415ns (9283 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351580ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46415ns (9283 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351580ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46415ns (9283 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351580ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46415ns (9283 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351580ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46415ns (9283 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351585ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351585ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351585ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351585ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351585ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351585ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351585ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351585ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351585ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351585ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351585ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351585ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351585ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351585ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351585ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351620ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351620ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351620ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351620ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351620ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351620ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351620ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351620ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351620ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351620ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351620ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351620ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351620ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351620ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351620ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351635ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351635ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351635ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351635ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351635ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351635ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351635ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351635ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351635ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351635ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351635ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351635ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351635ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351635ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351635ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351665ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351665ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351665ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351665ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351665ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351665ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351665ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351665ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351665ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351665ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351665ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351665ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351665ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351665ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351665ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46450ns (9290 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46450ns (9290 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46450ns (9290 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46450ns (9290 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46450ns (9290 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46450ns (9290 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46450ns (9290 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46450ns (9290 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46450ns (9290 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46450ns (9290 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46450ns (9290 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46450ns (9290 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46450ns (9290 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46450ns (9290 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 351675ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46450ns (9290 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351680ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351680ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351680ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351680ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351680ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351680ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351680ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351680ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351680ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351680ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351680ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351680ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351680ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351680ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 351680ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351715ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351715ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351715ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351715ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351715ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351715ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351715ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351715ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351715ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351715ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351715ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351715ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351715ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351715ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351715ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351785ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351785ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351785ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351785ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351785ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351785ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351785ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351785ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351785ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351785ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351785ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351785ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351785ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351785ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351785ns
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351940ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 6325ns (1265 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351945ns
# [TB][mhartid 30 - Tile (1, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351945ns
# [TB][mhartid 46 - Tile (2, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351945ns
# [TB][mhartid 62 - Tile (3, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351945ns
# [TB][mhartid 78 - Tile (4, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351945ns
# [TB][mhartid 94 - Tile (5, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351945ns
# [TB][mhartid 110 - Tile (6, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351945ns
# [TB][mhartid 126 - Tile (7, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351945ns
# [TB][mhartid 142 - Tile (8, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351945ns
# [TB][mhartid 158 - Tile (9, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351945ns
# [TB][mhartid 174 - Tile (10, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351945ns
# [TB][mhartid 206 - Tile (12, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351945ns
# [TB][mhartid 222 - Tile (13, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351945ns
# [TB][mhartid 238 - Tile (14, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351945ns
# [TB][mhartid 254 - Tile (15, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351945ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351960ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351975ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352015ns: start-end pair with latency 2125ns (425 clock cycles) and accumulated latency 98350ns (19670 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)] Detected sentinel end instruction in WB stage at time 352070ns: start-end pair with latency 62410ns (12482 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)] Detected sentinel end instruction in WB stage at time 352070ns: start-end pair with latency 62410ns (12482 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)] Detected sentinel end instruction in WB stage at time 352070ns: start-end pair with latency 62410ns (12482 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)] Detected sentinel end instruction in WB stage at time 352070ns: start-end pair with latency 62410ns (12482 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)] Detected sentinel end instruction in WB stage at time 352070ns: start-end pair with latency 62410ns (12482 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)] Detected sentinel end instruction in WB stage at time 352070ns: start-end pair with latency 62410ns (12482 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)] Detected sentinel end instruction in WB stage at time 352070ns: start-end pair with latency 62410ns (12482 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)] Detected sentinel end instruction in WB stage at time 352070ns: start-end pair with latency 62410ns (12482 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)] Detected sentinel end instruction in WB stage at time 352070ns: start-end pair with latency 62410ns (12482 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)] Detected sentinel end instruction in WB stage at time 352070ns: start-end pair with latency 62410ns (12482 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)] Detected sentinel end instruction in WB stage at time 352070ns: start-end pair with latency 62410ns (12482 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352070ns: start-end pair with latency 53950ns (10790 clock cycles) and accumulated latency 101310ns (20262 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)] Detected sentinel end instruction in WB stage at time 352070ns: start-end pair with latency 62410ns (12482 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)] Detected sentinel end instruction in WB stage at time 352070ns: start-end pair with latency 62410ns (12482 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)] Detected sentinel end instruction in WB stage at time 352070ns: start-end pair with latency 62410ns (12482 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)] Detected sentinel end instruction in WB stage at time 352070ns: start-end pair with latency 62410ns (12482 clock cycles)
# [TB][PERF][mhartid 11 - Tile (0, 11)][CMI_PERF] Input communication sentinel accumulator state: 85665ns (17133 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][CMI_PERF] Input communication sentinel accumulator state: 85665ns (17133 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][CMI_PERF] Input communication sentinel accumulator state: 85665ns (17133 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][CMI_PERF] Input communication sentinel accumulator state: 85665ns (17133 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][CMI_PERF] Input communication sentinel accumulator state: 85665ns (17133 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][CMI_PERF] Input communication sentinel accumulator state: 85665ns (17133 clock cycles)
# [TB][PERF][mhartid 107 - Tile (6, 11)][CMI_PERF] Input communication sentinel accumulator state: 85665ns (17133 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][CMI_PERF] Input communication sentinel accumulator state: 85665ns (17133 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][CMI_PERF] Input communication sentinel accumulator state: 85665ns (17133 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][CMI_PERF] Input communication sentinel accumulator state: 85665ns (17133 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][CMI_PERF] Input communication sentinel accumulator state: 85665ns (17133 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][CMI_PERF] Input communication sentinel accumulator state: 85665ns (17133 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][CMI_PERF] Input communication sentinel accumulator state: 85665ns (17133 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][CMI_PERF] Input communication sentinel accumulator state: 85665ns (17133 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][CMI_PERF] Input communication sentinel accumulator state: 85665ns (17133 clock cycles)
# [TB][PERF][mhartid 11 - Tile (0, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 107 - Tile (6, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 11 - Tile (0, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 107 - Tile (6, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 11 - Tile (0, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 46450ns (9290 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 46450ns (9290 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 46450ns (9290 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 46450ns (9290 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 46450ns (9290 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 46450ns (9290 clock cycles)
# [TB][PERF][mhartid 107 - Tile (6, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 46450ns (9290 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 46450ns (9290 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 46450ns (9290 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 46450ns (9290 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 46450ns (9290 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 46450ns (9290 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 46450ns (9290 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 46450ns (9290 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 46450ns (9290 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352400ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352475ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352525ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 46365ns (9273 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352530ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352760ns: start-end pair with latency 1555ns (311 clock cycles) and accumulated latency 82875ns (16575 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352760ns: start-end pair with latency 1555ns (311 clock cycles) and accumulated latency 82875ns (16575 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352760ns: start-end pair with latency 1555ns (311 clock cycles) and accumulated latency 82875ns (16575 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352760ns: start-end pair with latency 1555ns (311 clock cycles) and accumulated latency 82875ns (16575 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352760ns: start-end pair with latency 1555ns (311 clock cycles) and accumulated latency 82875ns (16575 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352760ns: start-end pair with latency 1555ns (311 clock cycles) and accumulated latency 82875ns (16575 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352760ns: start-end pair with latency 1555ns (311 clock cycles) and accumulated latency 82875ns (16575 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352760ns: start-end pair with latency 1555ns (311 clock cycles) and accumulated latency 82875ns (16575 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352760ns: start-end pair with latency 1555ns (311 clock cycles) and accumulated latency 82875ns (16575 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352760ns: start-end pair with latency 1555ns (311 clock cycles) and accumulated latency 82875ns (16575 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352760ns: start-end pair with latency 1555ns (311 clock cycles) and accumulated latency 82875ns (16575 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352760ns: start-end pair with latency 1555ns (311 clock cycles) and accumulated latency 82875ns (16575 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352760ns: start-end pair with latency 1555ns (311 clock cycles) and accumulated latency 82875ns (16575 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352760ns: start-end pair with latency 1555ns (311 clock cycles) and accumulated latency 82875ns (16575 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352760ns: start-end pair with latency 1555ns (311 clock cycles) and accumulated latency 82875ns (16575 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352765ns
# [TB][mhartid 26 - Tile (1, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352765ns
# [TB][mhartid 42 - Tile (2, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352765ns
# [TB][mhartid 58 - Tile (3, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352765ns
# [TB][mhartid 74 - Tile (4, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352765ns
# [TB][mhartid 90 - Tile (5, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352765ns
# [TB][mhartid 106 - Tile (6, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352765ns
# [TB][mhartid 122 - Tile (7, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352765ns
# [TB][mhartid 138 - Tile (8, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352765ns
# [TB][mhartid 154 - Tile (9, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352765ns
# [TB][mhartid 170 - Tile (10, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352765ns
# [TB][mhartid 202 - Tile (12, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352765ns
# [TB][mhartid 218 - Tile (13, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352765ns
# [TB][mhartid 234 - Tile (14, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352765ns
# [TB][mhartid 250 - Tile (15, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352765ns
# [TB][mhartid 13 - Tile (0, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352890ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352890ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352890ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352890ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352890ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352890ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352890ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352890ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352890ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352890ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352890ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352890ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352890ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352890ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352890ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352895ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352895ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352895ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352895ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352895ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352895ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352895ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352895ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352895ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352895ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352895ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352895ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352895ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352895ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352895ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352930ns: start-end pair with latency 4805ns (961 clock cycles) and accumulated latency 61830ns (12366 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352935ns
# [TB][mhartid 188 - Tile (11, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353200ns: start-end pair with latency 3295ns (659 clock cycles) and accumulated latency 3295ns (659 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353205ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 353245ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353490ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353505ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 353545ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46400ns (9280 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 353550ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353585ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353600ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353630ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11865ns (2373 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353630ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11865ns (2373 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353630ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11865ns (2373 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353630ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11865ns (2373 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353630ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11865ns (2373 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353630ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11865ns (2373 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353630ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11865ns (2373 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353630ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11865ns (2373 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353630ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11865ns (2373 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353630ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11865ns (2373 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353630ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11865ns (2373 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353630ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11865ns (2373 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353630ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11865ns (2373 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353630ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11865ns (2373 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353630ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11865ns (2373 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 353640ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46435ns (9287 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 353645ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353650ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353650ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353650ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353650ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353650ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353650ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353650ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353650ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353650ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353650ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353650ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353650ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353650ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353650ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353650ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353665ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353665ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353665ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353665ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353665ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353665ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353665ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353665ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353665ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353665ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353665ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353665ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353665ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353665ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353665ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353680ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353695ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 353735ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46470ns (9294 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 353740ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353775ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353990ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353990ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353990ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353990ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353990ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353990ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353990ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353990ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353990ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353990ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353990ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353990ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353990ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353990ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353990ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354130ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 105130ns (21026 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354130ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 105130ns (21026 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354130ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 105130ns (21026 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354130ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 105130ns (21026 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354130ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 105130ns (21026 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354130ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 105130ns (21026 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354130ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 105130ns (21026 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354130ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 105130ns (21026 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354130ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 105130ns (21026 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354130ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 105130ns (21026 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354130ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 105130ns (21026 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)] Detected sentinel end instruction in WB stage at time 354130ns: start-end pair with latency 64470ns (12894 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354130ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 105130ns (21026 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354130ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 105130ns (21026 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354130ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 105130ns (21026 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354130ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 105130ns (21026 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354135ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11835ns (2367 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354155ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354170ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354270ns
# [TB][PERF][mhartid 187 - Tile (11, 11)][CMI_PERF] Input communication sentinel accumulator state: 87810ns (17562 clock cycles)
# [TB][PERF][mhartid 187 - Tile (11, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 187 - Tile (11, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 187 - Tile (11, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 46470ns (9294 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 354545ns
# [TB][mhartid 31 - Tile (1, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 354545ns
# [TB][mhartid 47 - Tile (2, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 354545ns
# [TB][mhartid 63 - Tile (3, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 354545ns
# [TB][mhartid 79 - Tile (4, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 354545ns
# [TB][mhartid 95 - Tile (5, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 354545ns
# [TB][mhartid 111 - Tile (6, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 354545ns
# [TB][mhartid 127 - Tile (7, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 354545ns
# [TB][mhartid 143 - Tile (8, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 354545ns
# [TB][mhartid 159 - Tile (9, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 354545ns
# [TB][mhartid 175 - Tile (10, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 354545ns
# [TB][mhartid 207 - Tile (12, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 354545ns
# [TB][mhartid 223 - Tile (13, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 354545ns
# [TB][mhartid 239 - Tile (14, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 354545ns
# [TB][mhartid 255 - Tile (15, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 354545ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354715ns: start-end pair with latency 2235ns (447 clock cycles) and accumulated latency 103545ns (20709 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354810ns: start-end pair with latency 1560ns (312 clock cycles) and accumulated latency 84470ns (16894 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 354815ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354860ns: start-end pair with latency 56405ns (11281 clock cycles) and accumulated latency 106475ns (21295 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355110ns
# [TB][mhartid 14 - Tile (0, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355230ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355230ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355230ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355230ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355230ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355230ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355230ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355230ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355230ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355230ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355230ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355230ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355230ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355230ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355230ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355235ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355235ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355235ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355235ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355235ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355235ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355235ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355235ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355235ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355235ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355235ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355235ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355235ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355235ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355235ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 355285ns
# [TB][mhartid 189 - Tile (11, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355665ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355670ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 355750ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 25415ns (5083 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 355750ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 25415ns (5083 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 355750ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 25415ns (5083 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 355750ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 25415ns (5083 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 355750ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 25415ns (5083 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 355750ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 25415ns (5083 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 355750ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 25415ns (5083 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 355750ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 25415ns (5083 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 355750ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 25415ns (5083 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 355750ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 25415ns (5083 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 355750ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 25415ns (5083 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 355750ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 25415ns (5083 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 355750ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 25415ns (5083 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 355750ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 25415ns (5083 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 355750ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 25415ns (5083 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 355755ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 355755ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 355755ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 355755ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 355755ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 355755ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 355755ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 355755ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 355755ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 355755ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 355755ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 355755ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 355755ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 355755ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 355755ns
# [TB][mhartid 10 - Tile (0, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355970ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6425ns (1285 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355970ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6425ns (1285 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355970ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6425ns (1285 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355970ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6425ns (1285 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355970ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6425ns (1285 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355970ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6425ns (1285 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355970ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6425ns (1285 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355970ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6425ns (1285 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355970ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6425ns (1285 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355970ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6425ns (1285 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355970ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6425ns (1285 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355970ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6425ns (1285 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355970ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6425ns (1285 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355970ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6425ns (1285 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355970ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6425ns (1285 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355990ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355990ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355990ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355990ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355990ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355990ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355990ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355990ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355990ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355990ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355990ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355990ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355990ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355990ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355990ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356005ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356005ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356005ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356005ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356005ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356005ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356005ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356005ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356005ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356005ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356005ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356005ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356005ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356005ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356005ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356240ns: start-end pair with latency 4570ns (914 clock cycles) and accumulated latency 38890ns (7778 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356240ns: start-end pair with latency 4570ns (914 clock cycles) and accumulated latency 38890ns (7778 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356240ns: start-end pair with latency 4570ns (914 clock cycles) and accumulated latency 38890ns (7778 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356240ns: start-end pair with latency 4570ns (914 clock cycles) and accumulated latency 38890ns (7778 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356240ns: start-end pair with latency 4570ns (914 clock cycles) and accumulated latency 38890ns (7778 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356240ns: start-end pair with latency 4570ns (914 clock cycles) and accumulated latency 38890ns (7778 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356240ns: start-end pair with latency 4570ns (914 clock cycles) and accumulated latency 38890ns (7778 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356240ns: start-end pair with latency 4570ns (914 clock cycles) and accumulated latency 38890ns (7778 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356240ns: start-end pair with latency 4570ns (914 clock cycles) and accumulated latency 38890ns (7778 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356240ns: start-end pair with latency 4570ns (914 clock cycles) and accumulated latency 38890ns (7778 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356240ns: start-end pair with latency 4570ns (914 clock cycles) and accumulated latency 38890ns (7778 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356240ns: start-end pair with latency 4570ns (914 clock cycles) and accumulated latency 38890ns (7778 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356240ns: start-end pair with latency 4570ns (914 clock cycles) and accumulated latency 38890ns (7778 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356240ns: start-end pair with latency 4570ns (914 clock cycles) and accumulated latency 38890ns (7778 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356240ns: start-end pair with latency 4570ns (914 clock cycles) and accumulated latency 38890ns (7778 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356245ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356245ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356245ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356245ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356245ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356245ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356245ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356245ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356245ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356245ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356245ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356245ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356245ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356245ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356245ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356390ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356390ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356390ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356390ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356390ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356390ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356390ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356390ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356390ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356390ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356390ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356390ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356390ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356390ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356390ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356595ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356595ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356595ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356595ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356595ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356595ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356595ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356595ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356595ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356595ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356595ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356595ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356595ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356595ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356595ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356730ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 62065ns (12413 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356730ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 62065ns (12413 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356730ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 62065ns (12413 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356730ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 62065ns (12413 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356730ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 62065ns (12413 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356730ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 62065ns (12413 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356730ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 62065ns (12413 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356730ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 62065ns (12413 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356730ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 62065ns (12413 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356730ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 62065ns (12413 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356730ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 62065ns (12413 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356730ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 62065ns (12413 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356730ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 62065ns (12413 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356730ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 62065ns (12413 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356730ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 62065ns (12413 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356735ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356735ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356735ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356735ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356735ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356735ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356735ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356735ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356735ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356735ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356735ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356735ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356735ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356735ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356735ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356740ns: start-end pair with latency 5755ns (1151 clock cycles) and accumulated latency 89240ns (17848 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356740ns: start-end pair with latency 5755ns (1151 clock cycles) and accumulated latency 89240ns (17848 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356740ns: start-end pair with latency 5755ns (1151 clock cycles) and accumulated latency 89240ns (17848 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356740ns: start-end pair with latency 5755ns (1151 clock cycles) and accumulated latency 89240ns (17848 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356740ns: start-end pair with latency 5755ns (1151 clock cycles) and accumulated latency 89240ns (17848 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356740ns: start-end pair with latency 5755ns (1151 clock cycles) and accumulated latency 89240ns (17848 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356740ns: start-end pair with latency 5755ns (1151 clock cycles) and accumulated latency 89240ns (17848 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356740ns: start-end pair with latency 5755ns (1151 clock cycles) and accumulated latency 89240ns (17848 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356740ns: start-end pair with latency 5755ns (1151 clock cycles) and accumulated latency 89240ns (17848 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356740ns: start-end pair with latency 5755ns (1151 clock cycles) and accumulated latency 89240ns (17848 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356740ns: start-end pair with latency 5755ns (1151 clock cycles) and accumulated latency 89240ns (17848 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356740ns: start-end pair with latency 5755ns (1151 clock cycles) and accumulated latency 89240ns (17848 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356740ns: start-end pair with latency 5755ns (1151 clock cycles) and accumulated latency 89240ns (17848 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356740ns: start-end pair with latency 5755ns (1151 clock cycles) and accumulated latency 89240ns (17848 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356740ns: start-end pair with latency 5755ns (1151 clock cycles) and accumulated latency 89240ns (17848 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356745ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356745ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356745ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356745ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356745ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356745ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356745ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356745ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356745ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356745ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356745ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356745ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356745ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356745ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356745ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356765ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356770ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356770ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356770ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356770ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356770ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356770ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356770ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356770ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356770ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356770ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356770ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356770ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356770ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356770ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356770ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356770ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356770ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356770ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356770ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356770ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356770ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356770ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356770ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356770ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356770ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356770ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356770ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356770ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356770ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356770ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356785ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356785ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356785ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356785ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356785ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356785ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356785ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356785ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356785ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356785ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356785ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356785ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356785ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356785ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356785ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62100ns (12420 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356825ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62100ns (12420 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356825ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62100ns (12420 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356825ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62100ns (12420 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356825ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62100ns (12420 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356825ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62100ns (12420 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356825ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62100ns (12420 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356825ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62100ns (12420 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356825ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62100ns (12420 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356825ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62100ns (12420 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356825ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62100ns (12420 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356825ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62100ns (12420 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356825ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62100ns (12420 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356825ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62100ns (12420 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356825ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62100ns (12420 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356825ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356830ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356830ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356830ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356830ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356830ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356830ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356830ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356830ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356830ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356830ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356830ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356830ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356830ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356830ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356830ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356840ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356840ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356840ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356840ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356840ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356840ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356840ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356840ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356840ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356840ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356840ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356840ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356840ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356840ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356840ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356865ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356865ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356865ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356865ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356865ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356865ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356865ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356865ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356865ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356865ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356865ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356865ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356865ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356865ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356865ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356880ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356880ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25450ns (5090 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356880ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356880ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25450ns (5090 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356880ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356880ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25450ns (5090 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356880ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356880ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25450ns (5090 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356880ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356880ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25450ns (5090 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356880ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356880ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25450ns (5090 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356880ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356880ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25450ns (5090 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356880ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356880ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25450ns (5090 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356880ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356880ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25450ns (5090 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356880ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356880ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25450ns (5090 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356880ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356880ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25450ns (5090 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356880ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356880ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25450ns (5090 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356880ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356880ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25450ns (5090 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356880ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356880ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25450ns (5090 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356880ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356880ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25450ns (5090 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356885ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356885ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356885ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356885ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356885ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356885ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356885ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356885ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356885ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356885ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356885ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356885ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356885ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356885ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356885ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356920ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62135ns (12427 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356920ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356920ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62135ns (12427 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356920ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356920ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62135ns (12427 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356920ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356920ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62135ns (12427 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356920ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356920ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62135ns (12427 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356920ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356920ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62135ns (12427 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356920ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356920ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62135ns (12427 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356920ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356920ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62135ns (12427 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356920ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356920ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62135ns (12427 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356920ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356920ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62135ns (12427 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356920ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356920ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62135ns (12427 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356920ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356920ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62135ns (12427 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356920ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356920ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62135ns (12427 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356920ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356920ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62135ns (12427 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356920ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356920ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62135ns (12427 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356920ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356925ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356925ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356925ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356925ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356925ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356925ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356925ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356925ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356925ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356925ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356925ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356925ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356925ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356925ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356925ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356935ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356935ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356935ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356935ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356935ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356935ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356935ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356935ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356935ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356935ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356935ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356935ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356935ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356935ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356935ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356960ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356960ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356960ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356960ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356960ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356960ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356960ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356960ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356960ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356960ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356960ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356960ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356960ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356960ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356960ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356975ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25485ns (5097 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356975ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25485ns (5097 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356975ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25485ns (5097 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356975ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25485ns (5097 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356975ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25485ns (5097 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356975ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25485ns (5097 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356975ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25485ns (5097 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356975ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25485ns (5097 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356975ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25485ns (5097 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356975ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25485ns (5097 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356975ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25485ns (5097 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356975ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25485ns (5097 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356975ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25485ns (5097 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356975ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25485ns (5097 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356975ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25485ns (5097 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356980ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356980ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356980ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356980ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356980ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356980ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356980ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356980ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356980ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356980ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356980ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356980ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356980ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356980ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 356980ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357015ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357015ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357015ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357015ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357015ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357015ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357015ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357015ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357015ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357015ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357015ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357015ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357015ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357015ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357015ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 357030ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73910ns (14782 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357030ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 357030ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73910ns (14782 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357030ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 357030ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73910ns (14782 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357030ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 357030ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73910ns (14782 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357030ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 357030ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73910ns (14782 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357030ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 357030ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73910ns (14782 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357030ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 357030ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73910ns (14782 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357030ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 357030ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73910ns (14782 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357030ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 357030ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73910ns (14782 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357030ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 357030ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73910ns (14782 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357030ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 357030ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73910ns (14782 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357030ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 357030ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73910ns (14782 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357030ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 357030ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73910ns (14782 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357030ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 357030ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73910ns (14782 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357030ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 357030ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73910ns (14782 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357030ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 357035ns
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 357035ns
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 357035ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 357035ns
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 357035ns
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 357035ns
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 357035ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 357035ns
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 357035ns
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 357035ns
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 357035ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 357035ns
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 357035ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 357035ns
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 357035ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357070ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25520ns (5104 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357070ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25520ns (5104 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357070ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25520ns (5104 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357070ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25520ns (5104 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357070ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25520ns (5104 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357070ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25520ns (5104 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357070ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25520ns (5104 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357070ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25520ns (5104 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357070ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25520ns (5104 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357070ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25520ns (5104 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357070ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25520ns (5104 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357070ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25520ns (5104 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357070ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25520ns (5104 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357070ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25520ns (5104 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357070ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25520ns (5104 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357075ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357075ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357075ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357075ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357075ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357075ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357075ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357075ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357075ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357075ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357075ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357075ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357075ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357075ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357075ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 10 - Tile (0, 10)] Detected sentinel end instruction in WB stage at time 357295ns: start-end pair with latency 67635ns (13527 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)] Detected sentinel end instruction in WB stage at time 357295ns: start-end pair with latency 67635ns (13527 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)] Detected sentinel end instruction in WB stage at time 357295ns: start-end pair with latency 67635ns (13527 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)] Detected sentinel end instruction in WB stage at time 357295ns: start-end pair with latency 67635ns (13527 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)] Detected sentinel end instruction in WB stage at time 357295ns: start-end pair with latency 67635ns (13527 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)] Detected sentinel end instruction in WB stage at time 357295ns: start-end pair with latency 67635ns (13527 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)] Detected sentinel end instruction in WB stage at time 357295ns: start-end pair with latency 67635ns (13527 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)] Detected sentinel end instruction in WB stage at time 357295ns: start-end pair with latency 67635ns (13527 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)] Detected sentinel end instruction in WB stage at time 357295ns: start-end pair with latency 67635ns (13527 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)] Detected sentinel end instruction in WB stage at time 357295ns: start-end pair with latency 67635ns (13527 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)] Detected sentinel end instruction in WB stage at time 357295ns: start-end pair with latency 67635ns (13527 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)] Detected sentinel end instruction in WB stage at time 357295ns: start-end pair with latency 67635ns (13527 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)] Detected sentinel end instruction in WB stage at time 357295ns: start-end pair with latency 67635ns (13527 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)] Detected sentinel end instruction in WB stage at time 357295ns: start-end pair with latency 67635ns (13527 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)] Detected sentinel end instruction in WB stage at time 357295ns: start-end pair with latency 67635ns (13527 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)] Detected sentinel end instruction in WB stage at time 357505ns: start-end pair with latency 67845ns (13569 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)] Detected sentinel end instruction in WB stage at time 357505ns: start-end pair with latency 67845ns (13569 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)] Detected sentinel end instruction in WB stage at time 357505ns: start-end pair with latency 67845ns (13569 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)] Detected sentinel end instruction in WB stage at time 357505ns: start-end pair with latency 67845ns (13569 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)] Detected sentinel end instruction in WB stage at time 357505ns: start-end pair with latency 67845ns (13569 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)] Detected sentinel end instruction in WB stage at time 357505ns: start-end pair with latency 67845ns (13569 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)] Detected sentinel end instruction in WB stage at time 357505ns: start-end pair with latency 67845ns (13569 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)] Detected sentinel end instruction in WB stage at time 357505ns: start-end pair with latency 67845ns (13569 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)] Detected sentinel end instruction in WB stage at time 357505ns: start-end pair with latency 67845ns (13569 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)] Detected sentinel end instruction in WB stage at time 357505ns: start-end pair with latency 67845ns (13569 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)] Detected sentinel end instruction in WB stage at time 357505ns: start-end pair with latency 67845ns (13569 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)] Detected sentinel end instruction in WB stage at time 357505ns: start-end pair with latency 67845ns (13569 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)] Detected sentinel end instruction in WB stage at time 357505ns: start-end pair with latency 67845ns (13569 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)] Detected sentinel end instruction in WB stage at time 357505ns: start-end pair with latency 67845ns (13569 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)] Detected sentinel end instruction in WB stage at time 357505ns: start-end pair with latency 67845ns (13569 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][CMI_PERF] Input communication sentinel accumulator state: 82875ns (16575 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][CMI_PERF] Input communication sentinel accumulator state: 82875ns (16575 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][CMI_PERF] Input communication sentinel accumulator state: 82875ns (16575 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][CMI_PERF] Input communication sentinel accumulator state: 82875ns (16575 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][CMI_PERF] Input communication sentinel accumulator state: 82875ns (16575 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][CMI_PERF] Input communication sentinel accumulator state: 82875ns (16575 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][CMI_PERF] Input communication sentinel accumulator state: 82875ns (16575 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][CMI_PERF] Input communication sentinel accumulator state: 82875ns (16575 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][CMI_PERF] Input communication sentinel accumulator state: 82875ns (16575 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][CMI_PERF] Input communication sentinel accumulator state: 82875ns (16575 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][CMI_PERF] Input communication sentinel accumulator state: 82875ns (16575 clock cycles)
# [TB][PERF][mhartid 202 - Tile (12, 10)][CMI_PERF] Input communication sentinel accumulator state: 82875ns (16575 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][CMI_PERF] Input communication sentinel accumulator state: 82875ns (16575 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][CMI_PERF] Input communication sentinel accumulator state: 82875ns (16575 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][CMI_PERF] Input communication sentinel accumulator state: 82875ns (16575 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 202 - Tile (12, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][CMP_PERF] Computation sentinel accumulator state: 6425ns (1285 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][CMP_PERF] Computation sentinel accumulator state: 6425ns (1285 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][CMP_PERF] Computation sentinel accumulator state: 6425ns (1285 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][CMP_PERF] Computation sentinel accumulator state: 6425ns (1285 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][CMP_PERF] Computation sentinel accumulator state: 6425ns (1285 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][CMP_PERF] Computation sentinel accumulator state: 6425ns (1285 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][CMP_PERF] Computation sentinel accumulator state: 6425ns (1285 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][CMP_PERF] Computation sentinel accumulator state: 6425ns (1285 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][CMP_PERF] Computation sentinel accumulator state: 6425ns (1285 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][CMP_PERF] Computation sentinel accumulator state: 6425ns (1285 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][CMP_PERF] Computation sentinel accumulator state: 6425ns (1285 clock cycles)
# [TB][PERF][mhartid 202 - Tile (12, 10)][CMP_PERF] Computation sentinel accumulator state: 6425ns (1285 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][CMP_PERF] Computation sentinel accumulator state: 6425ns (1285 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][CMP_PERF] Computation sentinel accumulator state: 6425ns (1285 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][CMP_PERF] Computation sentinel accumulator state: 6425ns (1285 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 62135ns (12427 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 62135ns (12427 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 62135ns (12427 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 62135ns (12427 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 62135ns (12427 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 62135ns (12427 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 62135ns (12427 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 62135ns (12427 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 62135ns (12427 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 62135ns (12427 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 62135ns (12427 clock cycles)
# [TB][PERF][mhartid 202 - Tile (12, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 62135ns (12427 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 62135ns (12427 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 62135ns (12427 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 62135ns (12427 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 357630ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 108815ns (21763 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357850ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357850ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357850ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357850ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357850ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357850ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357850ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357850ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357850ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357850ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357850ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357850ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357850ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357850ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357850ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][PERF][mhartid 13 - Tile (0, 13)][CMI_PERF] Input communication sentinel accumulator state: 95550ns (19110 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357855ns
# [TB][PERF][mhartid 29 - Tile (1, 13)][CMI_PERF] Input communication sentinel accumulator state: 95550ns (19110 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357855ns
# [TB][PERF][mhartid 45 - Tile (2, 13)][CMI_PERF] Input communication sentinel accumulator state: 95550ns (19110 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357855ns
# [TB][PERF][mhartid 61 - Tile (3, 13)][CMI_PERF] Input communication sentinel accumulator state: 95550ns (19110 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357855ns
# [TB][PERF][mhartid 77 - Tile (4, 13)][CMI_PERF] Input communication sentinel accumulator state: 95550ns (19110 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357855ns
# [TB][PERF][mhartid 93 - Tile (5, 13)][CMI_PERF] Input communication sentinel accumulator state: 95550ns (19110 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357855ns
# [TB][PERF][mhartid 109 - Tile (6, 13)][CMI_PERF] Input communication sentinel accumulator state: 95550ns (19110 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357855ns
# [TB][PERF][mhartid 125 - Tile (7, 13)][CMI_PERF] Input communication sentinel accumulator state: 95550ns (19110 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357855ns
# [TB][PERF][mhartid 141 - Tile (8, 13)][CMI_PERF] Input communication sentinel accumulator state: 95550ns (19110 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357855ns
# [TB][PERF][mhartid 157 - Tile (9, 13)][CMI_PERF] Input communication sentinel accumulator state: 95550ns (19110 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357855ns
# [TB][PERF][mhartid 173 - Tile (10, 13)][CMI_PERF] Input communication sentinel accumulator state: 95550ns (19110 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357855ns
# [TB][PERF][mhartid 205 - Tile (12, 13)][CMI_PERF] Input communication sentinel accumulator state: 95550ns (19110 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357855ns
# [TB][PERF][mhartid 221 - Tile (13, 13)][CMI_PERF] Input communication sentinel accumulator state: 95550ns (19110 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357855ns
# [TB][PERF][mhartid 237 - Tile (14, 13)][CMI_PERF] Input communication sentinel accumulator state: 95550ns (19110 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357855ns
# [TB][PERF][mhartid 253 - Tile (15, 13)][CMI_PERF] Input communication sentinel accumulator state: 95550ns (19110 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357855ns
# [TB][PERF][mhartid 13 - Tile (0, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 29 - Tile (1, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 45 - Tile (2, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 61 - Tile (3, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 77 - Tile (4, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 93 - Tile (5, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 109 - Tile (6, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 125 - Tile (7, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 141 - Tile (8, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 157 - Tile (9, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 173 - Tile (10, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 205 - Tile (12, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 221 - Tile (13, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 237 - Tile (14, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 253 - Tile (15, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 13 - Tile (0, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 29 - Tile (1, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 45 - Tile (2, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 61 - Tile (3, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 77 - Tile (4, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 93 - Tile (5, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 109 - Tile (6, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 125 - Tile (7, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 141 - Tile (8, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 157 - Tile (9, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 173 - Tile (10, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 205 - Tile (12, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 221 - Tile (13, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 237 - Tile (14, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 253 - Tile (15, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 13 - Tile (0, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 25520ns (5104 clock cycles)
# [TB][PERF][mhartid 29 - Tile (1, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 25520ns (5104 clock cycles)
# [TB][PERF][mhartid 45 - Tile (2, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 25520ns (5104 clock cycles)
# [TB][PERF][mhartid 61 - Tile (3, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 25520ns (5104 clock cycles)
# [TB][PERF][mhartid 77 - Tile (4, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 25520ns (5104 clock cycles)
# [TB][PERF][mhartid 93 - Tile (5, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 25520ns (5104 clock cycles)
# [TB][PERF][mhartid 109 - Tile (6, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 25520ns (5104 clock cycles)
# [TB][PERF][mhartid 125 - Tile (7, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 25520ns (5104 clock cycles)
# [TB][PERF][mhartid 141 - Tile (8, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 25520ns (5104 clock cycles)
# [TB][PERF][mhartid 157 - Tile (9, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 25520ns (5104 clock cycles)
# [TB][PERF][mhartid 173 - Tile (10, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 25520ns (5104 clock cycles)
# [TB][PERF][mhartid 205 - Tile (12, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 25520ns (5104 clock cycles)
# [TB][PERF][mhartid 221 - Tile (13, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 25520ns (5104 clock cycles)
# [TB][PERF][mhartid 237 - Tile (14, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 25520ns (5104 clock cycles)
# [TB][PERF][mhartid 253 - Tile (15, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 25520ns (5104 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358035ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 6415ns (1283 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358045ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358055ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 358070ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 358350ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 92490ns (18498 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 358350ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 92490ns (18498 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 358350ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 92490ns (18498 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 358350ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 92490ns (18498 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 358350ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 92490ns (18498 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 358350ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 92490ns (18498 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 358350ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 92490ns (18498 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 358350ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 92490ns (18498 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 358350ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 92490ns (18498 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 358350ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 92490ns (18498 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 358350ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 92490ns (18498 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 358350ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 92490ns (18498 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 358350ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 92490ns (18498 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 358350ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 92490ns (18498 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 358350ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 92490ns (18498 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358355ns
# [TB][mhartid 28 - Tile (1, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358355ns
# [TB][mhartid 44 - Tile (2, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358355ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358355ns
# [TB][mhartid 76 - Tile (4, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358355ns
# [TB][mhartid 92 - Tile (5, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358355ns
# [TB][mhartid 108 - Tile (6, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358355ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358355ns
# [TB][mhartid 140 - Tile (8, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358355ns
# [TB][mhartid 156 - Tile (9, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358355ns
# [TB][mhartid 172 - Tile (10, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358355ns
# [TB][mhartid 204 - Tile (12, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358355ns
# [TB][mhartid 220 - Tile (13, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358355ns
# [TB][mhartid 236 - Tile (14, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358355ns
# [TB][mhartid 252 - Tile (15, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358355ns
# [TB][mhartid 190 - Tile (11, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358420ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358425ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 358525ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 25415ns (5083 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 358530ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 358765ns: start-end pair with latency 690ns (138 clock cycles) and accumulated latency 62520ns (12504 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 358770ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 358775ns: start-end pair with latency 6795ns (1359 clock cycles) and accumulated latency 90615ns (18123 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 358780ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 358805ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358805ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 358820ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 358860ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62555ns (12511 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 358865ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358900ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 358915ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 358955ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 62590ns (12518 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 358960ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358995ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 359015ns: start-end pair with latency 4740ns (948 clock cycles) and accumulated latency 39060ns (7812 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 359020ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 359065ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 74825ns (14965 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 359070ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359130ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359130ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359130ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359130ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359130ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359130ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359130ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359130ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359130ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359130ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359130ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359130ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359130ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359130ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359130ns
# [TB][mhartid 186 - Tile (11, 10)] Detected sentinel end instruction in WB stage at time 359330ns: start-end pair with latency 69670ns (13934 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 359400ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359580ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359615ns
# [TB][PERF][mhartid 186 - Tile (11, 10)][CMI_PERF] Input communication sentinel accumulator state: 84470ns (16894 clock cycles)
# [TB][PERF][mhartid 186 - Tile (11, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 186 - Tile (11, 10)][CMP_PERF] Computation sentinel accumulator state: 6415ns (1283 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359630ns
# [TB][PERF][mhartid 186 - Tile (11, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 62590ns (12518 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 359670ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25450ns (5090 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 359675ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359710ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359725ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 359765ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25485ns (5097 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 359770ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359805ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359820ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 359860ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 25520ns (5104 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 359865ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359900ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359975ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359975ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359975ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359975ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359975ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359975ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359975ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359975ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359975ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359975ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359975ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359975ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359975ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359975ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359975ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359990ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359990ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359990ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359990ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359990ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359990ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359990ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359990ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359990ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359990ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359990ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359990ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359990ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359990ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359990ns
# [TB][mhartid 189 - Tile (11, 13)] Detected sentinel end instruction in WB stage at time 360325ns: start-end pair with latency 70665ns (14133 clock cycles)
# [TB][PERF][mhartid 189 - Tile (11, 13)][CMI_PERF] Input communication sentinel accumulator state: 98350ns (19670 clock cycles)
# [TB][PERF][mhartid 189 - Tile (11, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 189 - Tile (11, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 189 - Tile (11, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 25520ns (5104 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361050ns: start-end pair with latency 1915ns (383 clock cycles) and accumulated latency 3920ns (784 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361050ns: start-end pair with latency 1915ns (383 clock cycles) and accumulated latency 3920ns (784 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361050ns: start-end pair with latency 1915ns (383 clock cycles) and accumulated latency 3920ns (784 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361050ns: start-end pair with latency 1915ns (383 clock cycles) and accumulated latency 3920ns (784 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361050ns: start-end pair with latency 1915ns (383 clock cycles) and accumulated latency 3920ns (784 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361050ns: start-end pair with latency 1915ns (383 clock cycles) and accumulated latency 3920ns (784 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361050ns: start-end pair with latency 1915ns (383 clock cycles) and accumulated latency 3920ns (784 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361050ns: start-end pair with latency 1915ns (383 clock cycles) and accumulated latency 3920ns (784 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361050ns: start-end pair with latency 1915ns (383 clock cycles) and accumulated latency 3920ns (784 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361050ns: start-end pair with latency 1915ns (383 clock cycles) and accumulated latency 3920ns (784 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361050ns: start-end pair with latency 1915ns (383 clock cycles) and accumulated latency 3920ns (784 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361050ns: start-end pair with latency 1915ns (383 clock cycles) and accumulated latency 3920ns (784 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361050ns: start-end pair with latency 1915ns (383 clock cycles) and accumulated latency 3920ns (784 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361050ns: start-end pair with latency 1915ns (383 clock cycles) and accumulated latency 3920ns (784 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361050ns: start-end pair with latency 1915ns (383 clock cycles) and accumulated latency 3920ns (784 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361055ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361055ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361055ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361055ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361055ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361055ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361055ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361055ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361055ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361055ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361055ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361055ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361055ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361055ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361055ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 361130ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 95200ns (19040 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 361135ns
# [TB][mhartid 191 - Tile (11, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361350ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361355ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6500ns (1300 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 5225ns (1045 clock cycles) and accumulated latency 21445ns (4289 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6500ns (1300 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 5225ns (1045 clock cycles) and accumulated latency 21445ns (4289 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6500ns (1300 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 5225ns (1045 clock cycles) and accumulated latency 21445ns (4289 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6500ns (1300 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 5225ns (1045 clock cycles) and accumulated latency 21445ns (4289 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6500ns (1300 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 5225ns (1045 clock cycles) and accumulated latency 21445ns (4289 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6500ns (1300 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 5225ns (1045 clock cycles) and accumulated latency 21445ns (4289 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6500ns (1300 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 5225ns (1045 clock cycles) and accumulated latency 21445ns (4289 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6500ns (1300 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 5225ns (1045 clock cycles) and accumulated latency 21445ns (4289 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6500ns (1300 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 5225ns (1045 clock cycles) and accumulated latency 21445ns (4289 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6500ns (1300 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 5225ns (1045 clock cycles) and accumulated latency 21445ns (4289 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6500ns (1300 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 5225ns (1045 clock cycles) and accumulated latency 21445ns (4289 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6500ns (1300 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 5225ns (1045 clock cycles) and accumulated latency 21445ns (4289 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6500ns (1300 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 5225ns (1045 clock cycles) and accumulated latency 21445ns (4289 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6500ns (1300 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 5225ns (1045 clock cycles) and accumulated latency 21445ns (4289 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6500ns (1300 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 361620ns: start-end pair with latency 5225ns (1045 clock cycles) and accumulated latency 21445ns (4289 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361625ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361625ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361625ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361625ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361625ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361625ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361625ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361625ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361625ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361625ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361625ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361625ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361625ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361625ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 361625ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361640ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361640ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361640ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361640ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361640ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361640ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361640ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361640ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361640ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361640ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361640ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361640ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361640ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361640ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361640ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361655ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361655ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361655ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361655ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361655ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361655ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361655ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361655ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361655ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361655ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361655ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361655ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361655ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361655ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361655ns
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361990ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9240ns (1848 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362010ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362015ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362015ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362015ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362015ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362015ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362015ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362015ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362015ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362015ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362015ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362015ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362015ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362015ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362015ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362015ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362025ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362245ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362245ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362245ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362245ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362245ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362245ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362245ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362245ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362245ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362245ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362245ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362245ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362245ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362245ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362245ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362260ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362260ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362260ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362260ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362260ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362260ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362260ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362260ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362260ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362260ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362260ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362260ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362260ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362260ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362260ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362300ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3955ns (791 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362300ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3955ns (791 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362300ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3955ns (791 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362300ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3955ns (791 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362300ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3955ns (791 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362300ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3955ns (791 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362300ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3955ns (791 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362300ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3955ns (791 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362300ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3955ns (791 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362300ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3955ns (791 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362300ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3955ns (791 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362300ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3955ns (791 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362300ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3955ns (791 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362300ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3955ns (791 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362300ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3955ns (791 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362305ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362305ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362305ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362305ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362305ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362305ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362305ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362305ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362305ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362305ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362305ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362305ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362305ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362305ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362305ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362355ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362355ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362355ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362355ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362355ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362355ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362355ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362355ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362355ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362355ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362355ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362355ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362355ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362355ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362355ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3990ns (798 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3990ns (798 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3990ns (798 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3990ns (798 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3990ns (798 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3990ns (798 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3990ns (798 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3990ns (798 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3990ns (798 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3990ns (798 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3990ns (798 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3990ns (798 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3990ns (798 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3990ns (798 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3990ns (798 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362435ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362435ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362435ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362435ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362435ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362435ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362435ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362435ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362435ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362435ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362435ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362435ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362435ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362435ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362435ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362450ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362450ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362450ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362450ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362450ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362450ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362450ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362450ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362450ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362450ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362450ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362450ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362450ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362450ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362450ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362490ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 4025ns (805 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362490ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 4025ns (805 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362490ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 4025ns (805 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362490ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 4025ns (805 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362490ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 4025ns (805 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362490ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 4025ns (805 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362490ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 4025ns (805 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362490ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 4025ns (805 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362490ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 4025ns (805 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362490ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 4025ns (805 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362490ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 4025ns (805 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362490ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 4025ns (805 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362490ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 4025ns (805 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362490ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 4025ns (805 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362490ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 4025ns (805 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362495ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362495ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362495ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362495ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362495ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362495ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362495ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362495ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362495ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362495ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362495ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362495ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362495ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362495ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362495ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362570ns
# [TB][mhartid 15 - Tile (0, 15)] Detected sentinel end instruction in WB stage at time 362965ns: start-end pair with latency 73160ns (14632 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)] Detected sentinel end instruction in WB stage at time 362965ns: start-end pair with latency 73160ns (14632 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)] Detected sentinel end instruction in WB stage at time 362965ns: start-end pair with latency 73160ns (14632 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)] Detected sentinel end instruction in WB stage at time 362965ns: start-end pair with latency 73160ns (14632 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)] Detected sentinel end instruction in WB stage at time 362965ns: start-end pair with latency 73160ns (14632 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)] Detected sentinel end instruction in WB stage at time 362965ns: start-end pair with latency 73160ns (14632 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)] Detected sentinel end instruction in WB stage at time 362965ns: start-end pair with latency 73160ns (14632 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)] Detected sentinel end instruction in WB stage at time 362965ns: start-end pair with latency 73160ns (14632 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)] Detected sentinel end instruction in WB stage at time 362965ns: start-end pair with latency 73160ns (14632 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)] Detected sentinel end instruction in WB stage at time 362965ns: start-end pair with latency 73160ns (14632 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)] Detected sentinel end instruction in WB stage at time 362965ns: start-end pair with latency 73160ns (14632 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)] Detected sentinel end instruction in WB stage at time 362965ns: start-end pair with latency 73160ns (14632 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)] Detected sentinel end instruction in WB stage at time 362965ns: start-end pair with latency 73160ns (14632 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)] Detected sentinel end instruction in WB stage at time 362965ns: start-end pair with latency 73160ns (14632 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)] Detected sentinel end instruction in WB stage at time 362965ns: start-end pair with latency 73160ns (14632 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][CMI_PERF] Input communication sentinel accumulator state: 105130ns (21026 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][CMI_PERF] Input communication sentinel accumulator state: 105130ns (21026 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][CMI_PERF] Input communication sentinel accumulator state: 105130ns (21026 clock cycles)
# [TB][PERF][mhartid 63 - Tile (3, 15)][CMI_PERF] Input communication sentinel accumulator state: 105130ns (21026 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][CMI_PERF] Input communication sentinel accumulator state: 105130ns (21026 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][CMI_PERF] Input communication sentinel accumulator state: 105130ns (21026 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][CMI_PERF] Input communication sentinel accumulator state: 105130ns (21026 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][CMI_PERF] Input communication sentinel accumulator state: 105130ns (21026 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][CMI_PERF] Input communication sentinel accumulator state: 105130ns (21026 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][CMI_PERF] Input communication sentinel accumulator state: 105130ns (21026 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][CMI_PERF] Input communication sentinel accumulator state: 105130ns (21026 clock cycles)
# [TB][PERF][mhartid 207 - Tile (12, 15)][CMI_PERF] Input communication sentinel accumulator state: 105130ns (21026 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][CMI_PERF] Input communication sentinel accumulator state: 105130ns (21026 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][CMI_PERF] Input communication sentinel accumulator state: 105130ns (21026 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][CMI_PERF] Input communication sentinel accumulator state: 105130ns (21026 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 63 - Tile (3, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 207 - Tile (12, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 63 - Tile (3, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 207 - Tile (12, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 4025ns (805 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 4025ns (805 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 4025ns (805 clock cycles)
# [TB][PERF][mhartid 63 - Tile (3, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 4025ns (805 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 4025ns (805 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 4025ns (805 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 4025ns (805 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 4025ns (805 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 4025ns (805 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 4025ns (805 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 4025ns (805 clock cycles)
# [TB][PERF][mhartid 207 - Tile (12, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 4025ns (805 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 4025ns (805 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 4025ns (805 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 4025ns (805 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 102125ns (20425 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 102125ns (20425 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 102125ns (20425 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 102125ns (20425 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 102125ns (20425 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 102125ns (20425 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 102125ns (20425 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 102125ns (20425 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 102125ns (20425 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 102125ns (20425 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 102125ns (20425 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 102125ns (20425 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 102125ns (20425 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 102125ns (20425 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 102125ns (20425 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 30 - Tile (1, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 46 - Tile (2, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 62 - Tile (3, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 78 - Tile (4, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 94 - Tile (5, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 110 - Tile (6, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 126 - Tile (7, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 142 - Tile (8, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 158 - Tile (9, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 174 - Tile (10, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 206 - Tile (12, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 222 - Tile (13, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 238 - Tile (14, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 254 - Tile (15, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 188 - Tile (11, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 364380ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 6535ns (1307 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 364400ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364415ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364490ns: start-end pair with latency 1915ns (383 clock cycles) and accumulated latency 3920ns (784 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364495ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 365060ns: start-end pair with latency 5475ns (1095 clock cycles) and accumulated latency 21695ns (4339 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 365065ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 365455ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365685ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365700ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 365740ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3955ns (791 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 365745ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365780ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365795ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 365835ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 3990ns (798 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 365840ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365875ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365890ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 365930ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 4025ns (805 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 365935ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365970ns
# [TB][mhartid 191 - Tile (11, 15)] Detected sentinel end instruction in WB stage at time 366405ns: start-end pair with latency 76600ns (15320 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][CMI_PERF] Input communication sentinel accumulator state: 108815ns (21763 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 4025ns (805 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367235ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367235ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367235ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367235ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367235ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367235ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367235ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367235ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367235ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367235ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367235ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367235ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367235ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367235ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367235ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367255ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367255ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367255ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367255ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367255ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367255ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367255ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367255ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367255ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367255ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367255ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367255ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367255ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367255ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367255ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 367385ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 105470ns (21094 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 367390ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368035ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 22205ns (4441 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368035ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 22205ns (4441 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368035ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 22205ns (4441 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368035ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 22205ns (4441 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368035ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 22205ns (4441 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368035ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 22205ns (4441 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368035ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 22205ns (4441 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368035ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 22205ns (4441 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368035ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 22205ns (4441 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368035ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 22205ns (4441 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368035ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 22205ns (4441 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368035ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 22205ns (4441 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368035ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 22205ns (4441 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368035ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 22205ns (4441 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368035ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 22205ns (4441 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368040ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368040ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368040ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368040ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368040ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368040ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368040ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368040ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368040ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368040ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368040ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368040ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368040ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368040ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368040ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 6385ns (1277 clock cycles) and accumulated latency 45275ns (9055 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 6385ns (1277 clock cycles) and accumulated latency 45275ns (9055 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 6385ns (1277 clock cycles) and accumulated latency 45275ns (9055 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 6385ns (1277 clock cycles) and accumulated latency 45275ns (9055 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 6385ns (1277 clock cycles) and accumulated latency 45275ns (9055 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 6385ns (1277 clock cycles) and accumulated latency 45275ns (9055 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 6385ns (1277 clock cycles) and accumulated latency 45275ns (9055 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 6385ns (1277 clock cycles) and accumulated latency 45275ns (9055 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 6385ns (1277 clock cycles) and accumulated latency 45275ns (9055 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 6385ns (1277 clock cycles) and accumulated latency 45275ns (9055 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 6385ns (1277 clock cycles) and accumulated latency 45275ns (9055 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 6385ns (1277 clock cycles) and accumulated latency 45275ns (9055 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 6385ns (1277 clock cycles) and accumulated latency 45275ns (9055 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 6385ns (1277 clock cycles) and accumulated latency 45275ns (9055 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 6385ns (1277 clock cycles) and accumulated latency 45275ns (9055 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368050ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368050ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368050ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368050ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368050ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368050ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368050ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368050ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368050ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368050ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368050ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368050ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368050ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368050ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368050ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368075ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368075ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368075ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368075ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368075ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368075ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368075ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368075ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368075ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368075ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368075ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368075ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368075ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368075ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368075ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368075ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368075ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368075ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368075ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368075ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368075ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368075ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368075ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368075ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368075ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368075ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368075ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368075ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368075ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368075ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368090ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368090ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368090ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368090ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368090ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368090ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368090ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368090ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368090ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368090ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368090ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368090ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368090ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368090ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368090ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22240ns (4448 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22240ns (4448 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22240ns (4448 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22240ns (4448 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22240ns (4448 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22240ns (4448 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22240ns (4448 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22240ns (4448 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22240ns (4448 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22240ns (4448 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22240ns (4448 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22240ns (4448 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22240ns (4448 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22240ns (4448 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368130ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22240ns (4448 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368135ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368135ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368135ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368135ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368135ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368135ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368135ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368135ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368135ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368135ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368135ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368135ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368135ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368135ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368135ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368225ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22275ns (4455 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368225ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22275ns (4455 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368225ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22275ns (4455 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368225ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22275ns (4455 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368225ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22275ns (4455 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368225ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22275ns (4455 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368225ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22275ns (4455 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368225ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22275ns (4455 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368225ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22275ns (4455 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368225ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22275ns (4455 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368225ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22275ns (4455 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368225ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22275ns (4455 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368225ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22275ns (4455 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368225ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22275ns (4455 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368225ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22275ns (4455 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368230ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368230ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368230ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368230ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368230ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368230ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368230ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368230ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368230ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368230ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368230ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368230ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368230ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368230ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368230ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368265ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368265ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368265ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368265ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368265ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368265ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368265ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368265ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368265ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368265ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368265ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368265ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368265ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368265ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368265ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368335ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92745ns (18549 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368335ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92745ns (18549 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368335ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92745ns (18549 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368335ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92745ns (18549 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368335ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92745ns (18549 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368335ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92745ns (18549 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368335ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92745ns (18549 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368335ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92745ns (18549 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368335ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92745ns (18549 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368335ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92745ns (18549 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368335ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92745ns (18549 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368335ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92745ns (18549 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368335ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92745ns (18549 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368335ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92745ns (18549 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368335ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92745ns (18549 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368340ns
# [TB][mhartid 28 - Tile (1, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368340ns
# [TB][mhartid 44 - Tile (2, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368340ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368340ns
# [TB][mhartid 76 - Tile (4, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368340ns
# [TB][mhartid 92 - Tile (5, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368340ns
# [TB][mhartid 108 - Tile (6, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368340ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368340ns
# [TB][mhartid 140 - Tile (8, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368340ns
# [TB][mhartid 156 - Tile (9, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368340ns
# [TB][mhartid 172 - Tile (10, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368340ns
# [TB][mhartid 204 - Tile (12, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368340ns
# [TB][mhartid 220 - Tile (13, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368340ns
# [TB][mhartid 236 - Tile (14, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368340ns
# [TB][mhartid 252 - Tile (15, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368340ns
# [TB][mhartid 14 - Tile (0, 14)] Detected sentinel end instruction in WB stage at time 368680ns: start-end pair with latency 79020ns (15804 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)] Detected sentinel end instruction in WB stage at time 368680ns: start-end pair with latency 79020ns (15804 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)] Detected sentinel end instruction in WB stage at time 368680ns: start-end pair with latency 79020ns (15804 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)] Detected sentinel end instruction in WB stage at time 368680ns: start-end pair with latency 79020ns (15804 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)] Detected sentinel end instruction in WB stage at time 368680ns: start-end pair with latency 79020ns (15804 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)] Detected sentinel end instruction in WB stage at time 368680ns: start-end pair with latency 79020ns (15804 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)] Detected sentinel end instruction in WB stage at time 368680ns: start-end pair with latency 79020ns (15804 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)] Detected sentinel end instruction in WB stage at time 368680ns: start-end pair with latency 79020ns (15804 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)] Detected sentinel end instruction in WB stage at time 368680ns: start-end pair with latency 79020ns (15804 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)] Detected sentinel end instruction in WB stage at time 368680ns: start-end pair with latency 79020ns (15804 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)] Detected sentinel end instruction in WB stage at time 368680ns: start-end pair with latency 79020ns (15804 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)] Detected sentinel end instruction in WB stage at time 368680ns: start-end pair with latency 79020ns (15804 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)] Detected sentinel end instruction in WB stage at time 368680ns: start-end pair with latency 79020ns (15804 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)] Detected sentinel end instruction in WB stage at time 368680ns: start-end pair with latency 79020ns (15804 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)] Detected sentinel end instruction in WB stage at time 368680ns: start-end pair with latency 79020ns (15804 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][CMI_PERF] Input communication sentinel accumulator state: 102125ns (20425 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][CMI_PERF] Input communication sentinel accumulator state: 102125ns (20425 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][CMI_PERF] Input communication sentinel accumulator state: 102125ns (20425 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][CMI_PERF] Input communication sentinel accumulator state: 102125ns (20425 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][CMI_PERF] Input communication sentinel accumulator state: 102125ns (20425 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][CMI_PERF] Input communication sentinel accumulator state: 102125ns (20425 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][CMI_PERF] Input communication sentinel accumulator state: 102125ns (20425 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][CMI_PERF] Input communication sentinel accumulator state: 102125ns (20425 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][CMI_PERF] Input communication sentinel accumulator state: 102125ns (20425 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][CMI_PERF] Input communication sentinel accumulator state: 102125ns (20425 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][CMI_PERF] Input communication sentinel accumulator state: 102125ns (20425 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][CMI_PERF] Input communication sentinel accumulator state: 102125ns (20425 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][CMI_PERF] Input communication sentinel accumulator state: 102125ns (20425 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][CMI_PERF] Input communication sentinel accumulator state: 102125ns (20425 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][CMI_PERF] Input communication sentinel accumulator state: 102125ns (20425 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22275ns (4455 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22275ns (4455 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22275ns (4455 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22275ns (4455 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22275ns (4455 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22275ns (4455 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22275ns (4455 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22275ns (4455 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22275ns (4455 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22275ns (4455 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22275ns (4455 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22275ns (4455 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22275ns (4455 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22275ns (4455 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22275ns (4455 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 370675ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6585ns (1317 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370695ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 370710ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371260ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9415ns (1883 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371260ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9415ns (1883 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371260ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9415ns (1883 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371260ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9415ns (1883 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371260ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9415ns (1883 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371260ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9415ns (1883 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371260ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9415ns (1883 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371260ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9415ns (1883 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371260ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9415ns (1883 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371260ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9415ns (1883 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371260ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9415ns (1883 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371260ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9415ns (1883 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371260ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9415ns (1883 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371260ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9415ns (1883 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371260ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9415ns (1883 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371280ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371280ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371280ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371280ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371280ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371280ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371280ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371280ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371280ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371280ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371280ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371280ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371280ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371280ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371280ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371295ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371295ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371295ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371295ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371295ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371295ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371295ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371295ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371295ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371295ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371295ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371295ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371295ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371295ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371295ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371475ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 22455ns (4491 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371480ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371485ns: start-end pair with latency 7065ns (1413 clock cycles) and accumulated latency 46125ns (9225 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371490ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371515ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371515ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371530ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371570ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22490ns (4498 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371575ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371610ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371625ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371665ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 22525ns (4505 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371670ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 371775ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 95455ns (19091 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371780ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372060ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 46035ns (9207 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372060ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 46035ns (9207 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372060ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 46035ns (9207 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372060ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 46035ns (9207 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372060ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 46035ns (9207 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372060ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 46035ns (9207 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372060ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 46035ns (9207 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372060ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 46035ns (9207 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372060ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 46035ns (9207 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372060ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 46035ns (9207 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372060ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 46035ns (9207 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372060ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 46035ns (9207 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372060ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 46035ns (9207 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372060ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 46035ns (9207 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372060ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 46035ns (9207 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372065ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372065ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372065ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372065ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372065ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372065ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372065ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372065ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372065ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372065ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372065ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372065ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372065ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372065ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372065ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372090ns: start-end pair with latency 12095ns (2419 clock cycles) and accumulated latency 101335ns (20267 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372090ns: start-end pair with latency 12095ns (2419 clock cycles) and accumulated latency 101335ns (20267 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372090ns: start-end pair with latency 12095ns (2419 clock cycles) and accumulated latency 101335ns (20267 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372090ns: start-end pair with latency 12095ns (2419 clock cycles) and accumulated latency 101335ns (20267 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372090ns: start-end pair with latency 12095ns (2419 clock cycles) and accumulated latency 101335ns (20267 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372090ns: start-end pair with latency 12095ns (2419 clock cycles) and accumulated latency 101335ns (20267 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372090ns: start-end pair with latency 12095ns (2419 clock cycles) and accumulated latency 101335ns (20267 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372090ns: start-end pair with latency 12095ns (2419 clock cycles) and accumulated latency 101335ns (20267 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372090ns: start-end pair with latency 12095ns (2419 clock cycles) and accumulated latency 101335ns (20267 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372090ns: start-end pair with latency 12095ns (2419 clock cycles) and accumulated latency 101335ns (20267 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372090ns: start-end pair with latency 12095ns (2419 clock cycles) and accumulated latency 101335ns (20267 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372090ns: start-end pair with latency 12095ns (2419 clock cycles) and accumulated latency 101335ns (20267 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372090ns: start-end pair with latency 12095ns (2419 clock cycles) and accumulated latency 101335ns (20267 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372090ns: start-end pair with latency 12095ns (2419 clock cycles) and accumulated latency 101335ns (20267 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372090ns: start-end pair with latency 12095ns (2419 clock cycles) and accumulated latency 101335ns (20267 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372095ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372095ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372095ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372095ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372095ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372095ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372095ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372095ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372095ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372095ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372095ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372095ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372095ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372095ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372095ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372100ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372100ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372100ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372100ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372100ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372100ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372100ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372100ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372100ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372100ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372100ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372100ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372100ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372100ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372100ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372115ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372115ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372115ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372115ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372115ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372115ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372115ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372115ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372115ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372115ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372115ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372115ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372115ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372115ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372115ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 372120ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 372120ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 372120ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 372120ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 372120ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 372120ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 372120ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 372120ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 372120ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 372120ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 372120ns
# [TB][mhartid 190 - Tile (11, 14)] Detected sentinel end instruction in WB stage at time 372120ns: start-end pair with latency 82460ns (16492 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 372120ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 372120ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 372120ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 372120ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372155ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46070ns (9214 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372155ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46070ns (9214 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372155ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46070ns (9214 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372155ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46070ns (9214 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372155ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46070ns (9214 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372155ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46070ns (9214 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372155ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46070ns (9214 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372155ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46070ns (9214 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372155ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46070ns (9214 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372155ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46070ns (9214 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372155ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46070ns (9214 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372155ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46070ns (9214 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372155ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46070ns (9214 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372155ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46070ns (9214 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372155ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46070ns (9214 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372160ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372160ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372160ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372160ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372160ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372160ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372160ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372160ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372160ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372160ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372160ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372160ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372160ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372160ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372160ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372195ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372195ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372195ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372195ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372195ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372195ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372195ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372195ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372195ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372195ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372195ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372195ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372195ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372195ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372195ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372460ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74245ns (14849 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372460ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74245ns (14849 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372460ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74245ns (14849 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372460ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74245ns (14849 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372460ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74245ns (14849 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372460ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74245ns (14849 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372460ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74245ns (14849 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372460ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74245ns (14849 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372460ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74245ns (14849 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372460ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74245ns (14849 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372460ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74245ns (14849 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372460ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74245ns (14849 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372460ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74245ns (14849 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372460ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74245ns (14849 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372460ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74245ns (14849 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372465ns
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372465ns
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372465ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372465ns
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372465ns
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372465ns
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372465ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372465ns
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372465ns
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372465ns
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372465ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372465ns
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372465ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372465ns
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372465ns
# [TB][PERF][mhartid 190 - Tile (11, 14)][CMI_PERF] Input communication sentinel accumulator state: 105470ns (21094 clock cycles)
# [TB][PERF][mhartid 190 - Tile (11, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 190 - Tile (11, 14)][CMP_PERF] Computation sentinel accumulator state: 6585ns (1317 clock cycles)
# [TB][PERF][mhartid 190 - Tile (11, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22525ns (4505 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)] Detected sentinel end instruction in WB stage at time 372570ns: start-end pair with latency 82910ns (16582 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)] Detected sentinel end instruction in WB stage at time 372570ns: start-end pair with latency 82910ns (16582 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)] Detected sentinel end instruction in WB stage at time 372570ns: start-end pair with latency 82910ns (16582 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)] Detected sentinel end instruction in WB stage at time 372570ns: start-end pair with latency 82910ns (16582 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)] Detected sentinel end instruction in WB stage at time 372570ns: start-end pair with latency 82910ns (16582 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)] Detected sentinel end instruction in WB stage at time 372570ns: start-end pair with latency 82910ns (16582 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)] Detected sentinel end instruction in WB stage at time 372570ns: start-end pair with latency 82910ns (16582 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)] Detected sentinel end instruction in WB stage at time 372570ns: start-end pair with latency 82910ns (16582 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)] Detected sentinel end instruction in WB stage at time 372570ns: start-end pair with latency 82910ns (16582 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)] Detected sentinel end instruction in WB stage at time 372570ns: start-end pair with latency 82910ns (16582 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)] Detected sentinel end instruction in WB stage at time 372570ns: start-end pair with latency 82910ns (16582 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)] Detected sentinel end instruction in WB stage at time 372570ns: start-end pair with latency 82910ns (16582 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)] Detected sentinel end instruction in WB stage at time 372570ns: start-end pair with latency 82910ns (16582 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)] Detected sentinel end instruction in WB stage at time 372570ns: start-end pair with latency 82910ns (16582 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)] Detected sentinel end instruction in WB stage at time 372570ns: start-end pair with latency 82910ns (16582 clock cycles)
# [TB][PERF][mhartid 12 - Tile (0, 12)][CMI_PERF] Input communication sentinel accumulator state: 92745ns (18549 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][CMI_PERF] Input communication sentinel accumulator state: 92745ns (18549 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][CMI_PERF] Input communication sentinel accumulator state: 92745ns (18549 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][CMI_PERF] Input communication sentinel accumulator state: 92745ns (18549 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][CMI_PERF] Input communication sentinel accumulator state: 92745ns (18549 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][CMI_PERF] Input communication sentinel accumulator state: 92745ns (18549 clock cycles)
# [TB][PERF][mhartid 108 - Tile (6, 12)][CMI_PERF] Input communication sentinel accumulator state: 92745ns (18549 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][CMI_PERF] Input communication sentinel accumulator state: 92745ns (18549 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][CMI_PERF] Input communication sentinel accumulator state: 92745ns (18549 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][CMI_PERF] Input communication sentinel accumulator state: 92745ns (18549 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][CMI_PERF] Input communication sentinel accumulator state: 92745ns (18549 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][CMI_PERF] Input communication sentinel accumulator state: 92745ns (18549 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][CMI_PERF] Input communication sentinel accumulator state: 92745ns (18549 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][CMI_PERF] Input communication sentinel accumulator state: 92745ns (18549 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][CMI_PERF] Input communication sentinel accumulator state: 92745ns (18549 clock cycles)
# [TB][PERF][mhartid 12 - Tile (0, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 108 - Tile (6, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 12 - Tile (0, 12)][CMP_PERF] Computation sentinel accumulator state: 9415ns (1883 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][CMP_PERF] Computation sentinel accumulator state: 9415ns (1883 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][CMP_PERF] Computation sentinel accumulator state: 9415ns (1883 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][CMP_PERF] Computation sentinel accumulator state: 9415ns (1883 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][CMP_PERF] Computation sentinel accumulator state: 9415ns (1883 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][CMP_PERF] Computation sentinel accumulator state: 9415ns (1883 clock cycles)
# [TB][PERF][mhartid 108 - Tile (6, 12)][CMP_PERF] Computation sentinel accumulator state: 9415ns (1883 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][CMP_PERF] Computation sentinel accumulator state: 9415ns (1883 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][CMP_PERF] Computation sentinel accumulator state: 9415ns (1883 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][CMP_PERF] Computation sentinel accumulator state: 9415ns (1883 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][CMP_PERF] Computation sentinel accumulator state: 9415ns (1883 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][CMP_PERF] Computation sentinel accumulator state: 9415ns (1883 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][CMP_PERF] Computation sentinel accumulator state: 9415ns (1883 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][CMP_PERF] Computation sentinel accumulator state: 9415ns (1883 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][CMP_PERF] Computation sentinel accumulator state: 9415ns (1883 clock cycles)
# [TB][PERF][mhartid 12 - Tile (0, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46070ns (9214 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46070ns (9214 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46070ns (9214 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46070ns (9214 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46070ns (9214 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46070ns (9214 clock cycles)
# [TB][PERF][mhartid 108 - Tile (6, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46070ns (9214 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46070ns (9214 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46070ns (9214 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46070ns (9214 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46070ns (9214 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46070ns (9214 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46070ns (9214 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46070ns (9214 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46070ns (9214 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374700ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9450ns (1890 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374720ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374735ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375385ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12200ns (2440 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375385ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12200ns (2440 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375385ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12200ns (2440 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375385ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12200ns (2440 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375385ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12200ns (2440 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375385ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12200ns (2440 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375385ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12200ns (2440 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375385ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12200ns (2440 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375385ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12200ns (2440 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375385ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12200ns (2440 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375385ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12200ns (2440 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375385ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12200ns (2440 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375385ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12200ns (2440 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375385ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12200ns (2440 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375385ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12200ns (2440 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375405ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375405ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375405ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375405ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375405ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375405ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375405ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375405ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375405ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375405ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375405ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375405ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375405ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375405ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375405ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375420ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375420ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375420ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375420ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375420ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375420ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375420ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375420ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375420ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375420ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375420ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375420ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375420ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375420ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375420ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375500ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 46885ns (9377 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375505ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375530ns: start-end pair with latency 13500ns (2700 clock cycles) and accumulated latency 104115ns (20823 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375535ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375540ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375555ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375560ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375595ns: start-end pair with latency 35ns (7 clock cycles) and accumulated latency 46920ns (9384 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375600ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375635ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375900ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 75160ns (15032 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375905ns
# [TB][mhartid 188 - Tile (11, 12)] Detected sentinel end instruction in WB stage at time 376010ns: start-end pair with latency 86350ns (17270 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376185ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 102095ns (20419 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376185ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 102095ns (20419 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376185ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 102095ns (20419 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376185ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 102095ns (20419 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376185ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 102095ns (20419 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376185ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 102095ns (20419 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376185ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 102095ns (20419 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376185ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 102095ns (20419 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376185ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 102095ns (20419 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376185ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 102095ns (20419 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376185ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 102095ns (20419 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376185ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 102095ns (20419 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376185ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 102095ns (20419 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376185ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 102095ns (20419 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376185ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 102095ns (20419 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376190ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376190ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376190ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376190ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376190ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376190ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376190ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376190ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376190ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376190ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376190ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376190ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376190ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376190ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376190ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 376225ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 376225ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 376225ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 376225ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 376225ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 376225ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 376225ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 376225ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 376225ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 376225ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 376225ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 376225ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 376225ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 376225ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 376225ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376255ns: start-end pair with latency 22585ns (4517 clock cycles) and accumulated latency 251940ns (50388 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376255ns: start-end pair with latency 22585ns (4517 clock cycles) and accumulated latency 251940ns (50388 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376255ns: start-end pair with latency 22585ns (4517 clock cycles) and accumulated latency 251940ns (50388 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376255ns: start-end pair with latency 22585ns (4517 clock cycles) and accumulated latency 251940ns (50388 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376255ns: start-end pair with latency 22585ns (4517 clock cycles) and accumulated latency 251940ns (50388 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376255ns: start-end pair with latency 22585ns (4517 clock cycles) and accumulated latency 251940ns (50388 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376255ns: start-end pair with latency 22585ns (4517 clock cycles) and accumulated latency 251940ns (50388 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376255ns: start-end pair with latency 22585ns (4517 clock cycles) and accumulated latency 251940ns (50388 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376255ns: start-end pair with latency 22585ns (4517 clock cycles) and accumulated latency 251940ns (50388 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376255ns: start-end pair with latency 22585ns (4517 clock cycles) and accumulated latency 251940ns (50388 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376255ns: start-end pair with latency 22585ns (4517 clock cycles) and accumulated latency 251940ns (50388 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376255ns: start-end pair with latency 22585ns (4517 clock cycles) and accumulated latency 251940ns (50388 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376255ns: start-end pair with latency 22585ns (4517 clock cycles) and accumulated latency 251940ns (50388 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376255ns: start-end pair with latency 22585ns (4517 clock cycles) and accumulated latency 251940ns (50388 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 376255ns: start-end pair with latency 22585ns (4517 clock cycles) and accumulated latency 251940ns (50388 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376260ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376260ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376260ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376260ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376260ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376260ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376260ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376260ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376260ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376260ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376260ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376260ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376260ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376260ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 376260ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 376285ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 376285ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 376285ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 376285ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 376285ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 376285ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 376285ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 376285ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 376285ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 376285ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 376285ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 376285ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 376285ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 376285ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 376285ns
# [TB][PERF][mhartid 188 - Tile (11, 12)][CMI_PERF] Input communication sentinel accumulator state: 95455ns (19091 clock cycles)
# [TB][PERF][mhartid 188 - Tile (11, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 188 - Tile (11, 12)][CMP_PERF] Computation sentinel accumulator state: 9450ns (1890 clock cycles)
# [TB][PERF][mhartid 188 - Tile (11, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46920ns (9384 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)] Detected sentinel end instruction in WB stage at time 376520ns: start-end pair with latency 86860ns (17372 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)] Detected sentinel end instruction in WB stage at time 376520ns: start-end pair with latency 86860ns (17372 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)] Detected sentinel end instruction in WB stage at time 376520ns: start-end pair with latency 86860ns (17372 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)] Detected sentinel end instruction in WB stage at time 376520ns: start-end pair with latency 86860ns (17372 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)] Detected sentinel end instruction in WB stage at time 376520ns: start-end pair with latency 86860ns (17372 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)] Detected sentinel end instruction in WB stage at time 376520ns: start-end pair with latency 86860ns (17372 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)] Detected sentinel end instruction in WB stage at time 376520ns: start-end pair with latency 86860ns (17372 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)] Detected sentinel end instruction in WB stage at time 376520ns: start-end pair with latency 86860ns (17372 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)] Detected sentinel end instruction in WB stage at time 376520ns: start-end pair with latency 86860ns (17372 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)] Detected sentinel end instruction in WB stage at time 376520ns: start-end pair with latency 86860ns (17372 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)] Detected sentinel end instruction in WB stage at time 376520ns: start-end pair with latency 86860ns (17372 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)] Detected sentinel end instruction in WB stage at time 376520ns: start-end pair with latency 86860ns (17372 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)] Detected sentinel end instruction in WB stage at time 376520ns: start-end pair with latency 86860ns (17372 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)] Detected sentinel end instruction in WB stage at time 376520ns: start-end pair with latency 86860ns (17372 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)] Detected sentinel end instruction in WB stage at time 376520ns: start-end pair with latency 86860ns (17372 clock cycles)
# [TB][PERF][mhartid 8 - Tile (0, 8)][CMI_PERF] Input communication sentinel accumulator state: 74245ns (14849 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][CMI_PERF] Input communication sentinel accumulator state: 74245ns (14849 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][CMI_PERF] Input communication sentinel accumulator state: 74245ns (14849 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][CMI_PERF] Input communication sentinel accumulator state: 74245ns (14849 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][CMI_PERF] Input communication sentinel accumulator state: 74245ns (14849 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][CMI_PERF] Input communication sentinel accumulator state: 74245ns (14849 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][CMI_PERF] Input communication sentinel accumulator state: 74245ns (14849 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][CMI_PERF] Input communication sentinel accumulator state: 74245ns (14849 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][CMI_PERF] Input communication sentinel accumulator state: 74245ns (14849 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][CMI_PERF] Input communication sentinel accumulator state: 74245ns (14849 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][CMI_PERF] Input communication sentinel accumulator state: 74245ns (14849 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][CMI_PERF] Input communication sentinel accumulator state: 74245ns (14849 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][CMI_PERF] Input communication sentinel accumulator state: 74245ns (14849 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][CMI_PERF] Input communication sentinel accumulator state: 74245ns (14849 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][CMI_PERF] Input communication sentinel accumulator state: 74245ns (14849 clock cycles)
# [TB][PERF][mhartid 8 - Tile (0, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 8 - Tile (0, 8)][CMP_PERF] Computation sentinel accumulator state: 12200ns (2440 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][CMP_PERF] Computation sentinel accumulator state: 12200ns (2440 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][CMP_PERF] Computation sentinel accumulator state: 12200ns (2440 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][CMP_PERF] Computation sentinel accumulator state: 12200ns (2440 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][CMP_PERF] Computation sentinel accumulator state: 12200ns (2440 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][CMP_PERF] Computation sentinel accumulator state: 12200ns (2440 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][CMP_PERF] Computation sentinel accumulator state: 12200ns (2440 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][CMP_PERF] Computation sentinel accumulator state: 12200ns (2440 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][CMP_PERF] Computation sentinel accumulator state: 12200ns (2440 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][CMP_PERF] Computation sentinel accumulator state: 12200ns (2440 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][CMP_PERF] Computation sentinel accumulator state: 12200ns (2440 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][CMP_PERF] Computation sentinel accumulator state: 12200ns (2440 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][CMP_PERF] Computation sentinel accumulator state: 12200ns (2440 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][CMP_PERF] Computation sentinel accumulator state: 12200ns (2440 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][CMP_PERF] Computation sentinel accumulator state: 12200ns (2440 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 376785ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 8 - Tile (0, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 102095ns (20419 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 376785ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 102095ns (20419 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 376785ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 102095ns (20419 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 376785ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 102095ns (20419 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 376785ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 102095ns (20419 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 376785ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 102095ns (20419 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 376785ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 102095ns (20419 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 376785ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 102095ns (20419 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 376785ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 102095ns (20419 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 376785ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 102095ns (20419 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 376785ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 102095ns (20419 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 376785ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 102095ns (20419 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 376785ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 102095ns (20419 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 376785ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 102095ns (20419 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 376785ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 102095ns (20419 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 376790ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 376790ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 376790ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 376790ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 376790ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 376790ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 376790ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 376790ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 376790ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 376790ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 376790ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 376790ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 376790ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 376790ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 376790ns
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378825ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12155ns (2431 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378845ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378860ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379645ns: start-end pair with latency 780ns (156 clock cycles) and accumulated latency 104895ns (20979 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379650ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379685ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 379710ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14780ns (2956 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 379710ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14780ns (2956 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 379710ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14780ns (2956 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 379710ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14780ns (2956 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 379710ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14780ns (2956 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 379710ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14780ns (2956 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 379710ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14780ns (2956 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 379710ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14780ns (2956 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 379710ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14780ns (2956 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 379710ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14780ns (2956 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 379710ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14780ns (2956 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 379710ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14780ns (2956 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 379710ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14780ns (2956 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 379710ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14780ns (2956 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 379710ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14780ns (2956 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379715ns: start-end pair with latency 25540ns (5108 clock cycles) and accumulated latency 256280ns (51256 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379720ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379730ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379730ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379730ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379730ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379730ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379730ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379730ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379730ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379730ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379730ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379730ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379730ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379730ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379730ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379730ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 379745ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379940ns
# [TB][mhartid 16 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379940ns
# [TB][mhartid 32 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379940ns
# [TB][mhartid 48 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379940ns
# [TB][mhartid 64 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379940ns
# [TB][mhartid 80 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379940ns
# [TB][mhartid 96 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379940ns
# [TB][mhartid 112 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379940ns
# [TB][mhartid 128 - Tile (8, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379940ns
# [TB][mhartid 144 - Tile (9, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379940ns
# [TB][mhartid 160 - Tile (10, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379940ns
# [TB][mhartid 192 - Tile (12, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379940ns
# [TB][mhartid 208 - Tile (13, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379940ns
# [TB][mhartid 224 - Tile (14, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379940ns
# [TB][mhartid 240 - Tile (15, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379940ns
# [TB][mhartid 184 - Tile (11, 8)] Detected sentinel end instruction in WB stage at time 379980ns: start-end pair with latency 90320ns (18064 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][CMI_PERF] Input communication sentinel accumulator state: 75160ns (15032 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][CMP_PERF] Computation sentinel accumulator state: 12155ns (2431 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 380245ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 33265ns (6653 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 104895ns (20979 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 380250ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380490ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380490ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380490ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380490ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380490ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380490ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380490ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380490ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380490ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380490ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380490ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380490ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380490ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380490ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380490ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 380495ns: start-end pair with latency 90835ns (18167 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 380495ns: start-end pair with latency 90835ns (18167 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 380495ns: start-end pair with latency 90835ns (18167 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 380495ns: start-end pair with latency 90835ns (18167 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 380495ns: start-end pair with latency 90835ns (18167 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 380495ns: start-end pair with latency 90835ns (18167 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 380495ns: start-end pair with latency 90835ns (18167 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 380495ns: start-end pair with latency 90835ns (18167 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)] Detected sentinel end instruction in WB stage at time 380495ns: start-end pair with latency 90835ns (18167 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)] Detected sentinel end instruction in WB stage at time 380495ns: start-end pair with latency 90835ns (18167 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)] Detected sentinel end instruction in WB stage at time 380495ns: start-end pair with latency 90835ns (18167 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)] Detected sentinel end instruction in WB stage at time 380495ns: start-end pair with latency 90835ns (18167 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)] Detected sentinel end instruction in WB stage at time 380495ns: start-end pair with latency 90835ns (18167 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)] Detected sentinel end instruction in WB stage at time 380495ns: start-end pair with latency 90835ns (18167 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)] Detected sentinel end instruction in WB stage at time 380495ns: start-end pair with latency 90835ns (18167 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMI_PERF] Input communication sentinel accumulator state: 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][CMI_PERF] Input communication sentinel accumulator state: 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][CMI_PERF] Input communication sentinel accumulator state: 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][CMI_PERF] Input communication sentinel accumulator state: 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][CMI_PERF] Input communication sentinel accumulator state: 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][CMI_PERF] Input communication sentinel accumulator state: 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][CMI_PERF] Input communication sentinel accumulator state: 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][CMI_PERF] Input communication sentinel accumulator state: 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][CMI_PERF] Input communication sentinel accumulator state: 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][CMI_PERF] Input communication sentinel accumulator state: 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][CMI_PERF] Input communication sentinel accumulator state: 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][CMI_PERF] Input communication sentinel accumulator state: 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][CMI_PERF] Input communication sentinel accumulator state: 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][CMI_PERF] Input communication sentinel accumulator state: 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][CMI_PERF] Input communication sentinel accumulator state: 34125ns (6825 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMP_PERF] Computation sentinel accumulator state: 14780ns (2956 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][CMP_PERF] Computation sentinel accumulator state: 14780ns (2956 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][CMP_PERF] Computation sentinel accumulator state: 14780ns (2956 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][CMP_PERF] Computation sentinel accumulator state: 14780ns (2956 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][CMP_PERF] Computation sentinel accumulator state: 14780ns (2956 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][CMP_PERF] Computation sentinel accumulator state: 14780ns (2956 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][CMP_PERF] Computation sentinel accumulator state: 14780ns (2956 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][CMP_PERF] Computation sentinel accumulator state: 14780ns (2956 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][CMP_PERF] Computation sentinel accumulator state: 14780ns (2956 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][CMP_PERF] Computation sentinel accumulator state: 14780ns (2956 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][CMP_PERF] Computation sentinel accumulator state: 14780ns (2956 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][CMP_PERF] Computation sentinel accumulator state: 14780ns (2956 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][CMP_PERF] Computation sentinel accumulator state: 14780ns (2956 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][CMP_PERF] Computation sentinel accumulator state: 14780ns (2956 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][CMP_PERF] Computation sentinel accumulator state: 14780ns (2956 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 251940ns (50388 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 251940ns (50388 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 251940ns (50388 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 251940ns (50388 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 251940ns (50388 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 251940ns (50388 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 251940ns (50388 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 251940ns (50388 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 251940ns (50388 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 251940ns (50388 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 251940ns (50388 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 251940ns (50388 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 251940ns (50388 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 251940ns (50388 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 251940ns (50388 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 383170ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14750ns (2950 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 383190ns
# [TB][mhartid 176 - Tile (11, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 383400ns
# [TB][mhartid 176 - Tile (11, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 383960ns: start-end pair with latency 555ns (111 clock cycles) and accumulated latency 555ns (111 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)] Detected sentinel end instruction in WB stage at time 383965ns: start-end pair with latency 94305ns (18861 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][CMI_PERF] Input communication sentinel accumulator state: 33265ns (6653 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][CMO_PERF] Output communication sentinel accumulator state: 555ns (111 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][CMP_PERF] Computation sentinel accumulator state: 14750ns (2950 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 256280ns (51256 clock cycles)
# [mhartid 0] **ERROR**: Y[1](=0x5bed) != Z[1](=0x5bd8)
# [mhartid 0] **ERROR**: Y[2](=0x5bdc) != Z[2](=0x5bc8)
# [mhartid 0] **ERROR**: Y[7](=0x5c08) != Z[7](=0x5bf3)
# [mhartid 0] **ERROR**: Y[8](=0x5bea) != Z[8](=0x5bd4)
# [mhartid 0] **ERROR**: Y[10](=0x5bc2) != Z[10](=0x5bb0)
# [mhartid 0] **ERROR**: Y[13](=0x5bb4) != Z[13](=0x5b9f)
# [mhartid 0] **ERROR**: Y[15](=0x5bee) != Z[15](=0x5bdb)
# [mhartid 0] **ERROR**: Y[17](=0x5bc8) != Z[17](=0x5bb5)
# [mhartid 0] **ERROR**: Y[23](=0x5c01) != Z[23](=0x5beb)
# [mhartid 0] **ERROR**: Y[24](=0x5bfe) != Z[24](=0x5beb)
# [mhartid 0] **ERROR**: Y[27](=0x5bcf) != Z[27](=0x5bb4)
# [mhartid 0] **ERROR**: Y[30](=0x5bf4) != Z[30](=0x5bd9)
# [mhartid 0] **ERROR**: Y[37](=0x5bc4) != Z[37](=0x5bb0)
# [mhartid 0] **ERROR**: Y[40](=0x5bf1) != Z[40](=0x5bdf)
# [mhartid 0] **ERROR**: Y[43](=0x5bb8) != Z[43](=0x5ba4)
# [mhartid 0] **ERROR**: Y[51](=0x5bf8) != Z[51](=0x5be6)
# [mhartid 0] **ERROR**: Y[52](=0x5bf4) != Z[52](=0x5be0)
# [mhartid 0] **ERROR**: Y[53](=0x5bd0) != Z[53](=0x5bb7)
# [mhartid 0] **ERROR**: Y[60](=0x5bf8) != Z[60](=0x5be6)
# [mhartid 0] **ERROR**: Y[65](=0x5bd4) != Z[65](=0x5bbe)
# [mhartid 0] **ERROR**: Y[68](=0x5bf8) != Z[68](=0x5be5)
# [mhartid 0] **ERROR**: Y[70](=0x5bfe) != Z[70](=0x5beb)
# [mhartid 0] **ERROR**: Y[79](=0x5bf0) != Z[79](=0x5bda)
# [mhartid 0] **ERROR**: Y[93](=0x5bec) != Z[93](=0x5bd0)
# [mhartid 0] **ERROR**: Y[94](=0x5bd6) != Z[94](=0x5bbe)
# [mhartid 0] **ERROR**: Y[98](=0x5bd4) != Z[98](=0x5bbf)
# [mhartid 0] **ERROR**: Y[108](=0x5bc2) != Z[108](=0x5baa)
# [mhartid 0] **ERROR**: Y[110](=0x5bdc) != Z[110](=0x5bc3)
# [mhartid 0] **ERROR**: Y[114](=0x5bc4) != Z[114](=0x5bb0)
# [mhartid 0] **ERROR**: Y[119](=0x5be1) != Z[119](=0x5bcb)
# [mhartid 0] **ERROR**: Y[122](=0x5be2) != Z[122](=0x5bd0)
# [mhartid 0] **ERROR**: Y[124](=0x5ba2) != Z[124](=0x5b8a)
# [mhartid 0] **ERROR**: Y[126](=0x5bbf) != Z[126](=0x5b9d)
# [mhartid 0] **ERROR**: Y[140](=0x5bc0) != Z[140](=0x5ba2)
# [mhartid 0] **ERROR**: Y[143](=0x5bee) != Z[143](=0x5bd1)
# [mhartid 0] **ERROR**: Y[146](=0x5bc7) != Z[146](=0x5baf)
# [mhartid 0] **ERROR**: Y[149](=0x5bb8) != Z[149](=0x5ba2)
# [mhartid 0] **ERROR**: Y[150](=0x5bbf) != Z[150](=0x5bad)
# [mhartid 0] **ERROR**: Y[155](=0x5bf6) != Z[155](=0x5be0)
# [mhartid 0] **ERROR**: Y[157](=0x5bd0) != Z[157](=0x5bbd)
# [mhartid 0] **ERROR**: Y[161](=0x5ba6) != Z[161](=0x5b8e)
# [mhartid 0] **ERROR**: Y[166](=0x5bd8) != Z[166](=0x5bbd)
# [mhartid 0] **ERROR**: Y[169](=0x5bb2) != Z[169](=0x5b9c)
# [mhartid 0] **ERROR**: Y[172](=0x5bf8) != Z[172](=0x5be2)
# [mhartid 0] **ERROR**: Y[176](=0x5be1) != Z[176](=0x5bcf)
# [mhartid 0] **ERROR**: Y[177](=0x5c00) != Z[177](=0x5be8)
# [mhartid 0] **ERROR**: Y[181](=0x5bda) != Z[181](=0x5bc8)
# [mhartid 0] **ERROR**: Y[185](=0x5be0) != Z[185](=0x5bcd)
# [mhartid 0] **ERROR**: Y[186](=0x5be4) != Z[186](=0x5bc9)
# [mhartid 0] **ERROR**: Y[197](=0x5bce) != Z[197](=0x5bb9)
# [mhartid 0] **ERROR**: Y[208](=0x5bc3) != Z[208](=0x5bad)
# [mhartid 0] **ERROR**: Y[213](=0x5bbc) != Z[213](=0x5ba1)
# [mhartid 0] **ERROR**: Y[219](=0x5bbe) != Z[219](=0x5ba8)
# [mhartid 0] **ERROR**: Y[220](=0x5c04) != Z[220](=0x5be8)
# [mhartid 0] **ERROR**: Y[224](=0x5bd0) != Z[224](=0x5bba)
# [mhartid 0] **ERROR**: Y[231](=0x5bfb) != Z[231](=0x5be5)
# [mhartid 0] **ERROR**: Y[239](=0x5b77) != Z[239](=0x5b5e)
# [mhartid 0] **ERROR**: Y[244](=0x5bea) != Z[244](=0x5bd6)
# [mhartid 0] **ERROR**: Y[249](=0x5bce) != Z[249](=0x5bba)
# [mhartid 0] **ERROR**: Y[250](=0x5bce) != Z[250](=0x5bb8)
# [mhartid 0] **ERROR**: Y[256](=0x5ba4) != Z[256](=0x5b85)
# [mhartid 0] **ERROR**: Y[267](=0x5bca) != Z[267](=0x5bb5)
# [mhartid 0] **ERROR**: Y[272](=0x5bde) != Z[272](=0x5bcb)
# [mhartid 0] **ERROR**: Y[275](=0x5bc0) != Z[275](=0x5ba2)
# [mhartid 0] **ERROR**: Y[279](=0x5bf4) != Z[279](=0x5be0)
# [mhartid 0] **ERROR**: Y[289](=0x5bde) != Z[289](=0x5bca)
# [mhartid 0] **ERROR**: Y[292](=0x5bb8) != Z[292](=0x5ba5)
# [mhartid 0] **ERROR**: Y[295](=0x5bcf) != Z[295](=0x5bb9)
# [mhartid 0] **ERROR**: Y[297](=0x5bc2) != Z[297](=0x5bae)
# [mhartid 0] **ERROR**: Y[298](=0x5bfc) != Z[298](=0x5be2)
# [mhartid 0] **ERROR**: Y[303](=0x5bfc) != Z[303](=0x5be2)
# [mhartid 0] **ERROR**: Y[305](=0x5bf0) != Z[305](=0x5bdb)
# [mhartid 0] **ERROR**: Y[312](=0x5bd0) != Z[312](=0x5bbd)
# [mhartid 0] **ERROR**: Y[313](=0x5bd1) != Z[313](=0x5bbe)
# [mhartid 0] **ERROR**: Y[316](=0x5bbf) != Z[316](=0x5ba4)
# [mhartid 0] **ERROR**: Y[321](=0x5bd2) != Z[321](=0x5bc0)
# [mhartid 0] **ERROR**: Y[323](=0x5be0) != Z[323](=0x5bcb)
# [mhartid 0] **ERROR**: Y[326](=0x5be3) != Z[326](=0x5bd1)
# [mhartid 0] **ERROR**: Y[327](=0x5c04) != Z[327](=0x5bf1)
# [mhartid 0] **ERROR**: Y[339](=0x5bee) != Z[339](=0x5bdb)
# [mhartid 0] **ERROR**: Y[359](=0x5ba6) != Z[359](=0x5b89)
# [mhartid 0] **ERROR**: Y[367](=0x5bb2) != Z[367](=0x5b9b)
# [mhartid 0] **ERROR**: Y[371](=0x5bce) != Z[371](=0x5bba)
# [mhartid 0] **ERROR**: Y[374](=0x5c00) != Z[374](=0x5beb)
# [mhartid 0] **ERROR**: Y[378](=0x5be2) != Z[378](=0x5bcb)
# [mhartid 0] **ERROR**: Y[379](=0x5c06) != Z[379](=0x5bf1)
# [mhartid 0] **ERROR**: Y[382](=0x5baa) != Z[382](=0x5b98)
# [mhartid 0] **ERROR**: Y[383](=0x5bf6) != Z[383](=0x5be0)
# [mhartid 0] **ERROR**: Y[386](=0x5bea) != Z[386](=0x5bd8)
# [mhartid 0] **ERROR**: Y[387](=0x5bd4) != Z[387](=0x5bc2)
# [mhartid 0] **ERROR**: Y[392](=0x5bce) != Z[392](=0x5bb8)
# [mhartid 0] **ERROR**: Y[398](=0x5bbc) != Z[398](=0x5ba5)
# [mhartid 0] **ERROR**: Y[400](=0x5be4) != Z[400](=0x5bcc)
# [mhartid 0] **ERROR**: Y[401](=0x5bef) != Z[401](=0x5bdd)
# [mhartid 0] **ERROR**: Y[407](=0x5be7) != Z[407](=0x5bcf)
# [mhartid 0] **ERROR**: Y[408](=0x5be3) != Z[408](=0x5bd0)
# [mhartid 0] **ERROR**: Y[409](=0x5bfa) != Z[409](=0x5be4)
# [mhartid 0] **ERROR**: Y[414](=0x5bdb) != Z[414](=0x5bc3)
# [mhartid 0] **ERROR**: Y[417](=0x5bbe) != Z[417](=0x5ba9)
# [mhartid 0] **ERROR**: Y[421](=0x5bce) != Z[421](=0x5bb5)
# [mhartid 0] **ERROR**: Y[425](=0x5c00) != Z[425](=0x5bec)
# [mhartid 0] **ERROR**: Y[428](=0x5bf0) != Z[428](=0x5bda)
# [mhartid 0] **ERROR**: Y[429](=0x5bb1) != Z[429](=0x5b9e)
# [mhartid 0] **ERROR**: Y[433](=0x5bc4) != Z[433](=0x5bad)
# [mhartid 0] **ERROR**: Y[441](=0x5be7) != Z[441](=0x5bd2)
# [mhartid 0] **ERROR**: Y[444](=0x5bed) != Z[444](=0x5bd2)
# [mhartid 0] **ERROR**: Y[447](=0x5bf8) != Z[447](=0x5bdd)
# [mhartid 0] **ERROR**: Y[450](=0x5bda) != Z[450](=0x5bc4)
# [mhartid 0] **ERROR**: Y[451](=0x5c01) != Z[451](=0x5beb)
# [mhartid 0] **ERROR**: Y[452](=0x5bee) != Z[452](=0x5bd9)
# [mhartid 0] **ERROR**: Y[454](=0x5bc6) != Z[454](=0x5bb0)
# [mhartid 0] **ERROR**: Y[460](=0x5bdd) != Z[460](=0x5bc7)
# [mhartid 0] **ERROR**: Y[472](=0x5bf5) != Z[472](=0x5bdd)
# [mhartid 0] **ERROR**: Y[474](=0x5bd4) != Z[474](=0x5bc2)
# [mhartid 0] **ERROR**: Y[476](=0x5bf9) != Z[476](=0x5be4)
# [mhartid 0] **ERROR**: Y[484](=0x5bd3) != Z[484](=0x5bbe)
# [mhartid 0] **ERROR**: Y[487](=0x5bdb) != Z[487](=0x5bc3)
# [mhartid 0] **ERROR**: Y[488](=0x5bd7) != Z[488](=0x5bc4)
# [mhartid 0] **ERROR**: Y[489](=0x5bc5) != Z[489](=0x5bae)
# [mhartid 0] **ERROR**: Y[490](=0x5bac) != Z[490](=0x5b9a)
# [mhartid 0] **ERROR**: Y[493](=0x5bcf) != Z[493](=0x5bba)
# [mhartid 0] **ERROR**: Y[499](=0x5bb5) != Z[499](=0x5ba0)
# [mhartid 0] **ERROR**: Y[500](=0x5bbb) != Z[500](=0x5ba5)
# [mhartid 0] **ERROR**: Y[512](=0x5bc5) != Z[512](=0x5bb1)
# [mhartid 0] **ERROR**: Y[513](=0x5bca) != Z[513](=0x5bac)
# [mhartid 0] **ERROR**: Y[516](=0x5bf2) != Z[516](=0x5bd6)
# [mhartid 0] **ERROR**: Y[521](=0x5bee) != Z[521](=0x5bd8)
# [mhartid 0] **ERROR**: Y[527](=0x5be9) != Z[527](=0x5bd5)
# [mhartid 0] **ERROR**: Y[529](=0x5bda) != Z[529](=0x5bc3)
# [mhartid 0] **ERROR**: Y[536](=0x5c01) != Z[536](=0x5bee)
# [mhartid 0] **ERROR**: Y[537](=0x5b86) != Z[537](=0x5b65)
# [mhartid 0] **ERROR**: Y[538](=0x5bdc) != Z[538](=0x5bc3)
# [mhartid 0] **ERROR**: Y[539](=0x5be5) != Z[539](=0x5bd3)
# [mhartid 0] **ERROR**: Y[540](=0x5bf0) != Z[540](=0x5bdc)
# [mhartid 0] **ERROR**: Y[542](=0x5bac) != Z[542](=0x5b96)
# [mhartid 0] **ERROR**: Y[543](=0x5bc0) != Z[543](=0x5ba9)
# [mhartid 0] **ERROR**: Y[545](=0x5bf4) != Z[545](=0x5be0)
# [mhartid 0] **ERROR**: Y[546](=0x5bf2) != Z[546](=0x5bdb)
# [mhartid 0] **ERROR**: Y[547](=0x5bdb) != Z[547](=0x5bc8)
# [mhartid 0] **ERROR**: Y[555](=0x5bc6) != Z[555](=0x5ba7)
# [mhartid 0] **ERROR**: Y[557](=0x5bbb) != Z[557](=0x5ba3)
# [mhartid 0] **ERROR**: Y[563](=0x5bf8) != Z[563](=0x5be6)
# [mhartid 0] **ERROR**: Y[564](=0x5bc4) != Z[564](=0x5bac)
# [mhartid 0] **ERROR**: Y[565](=0x5be2) != Z[565](=0x5bce)
# [mhartid 0] **ERROR**: Y[566](=0x5bc8) != Z[566](=0x5bb4)
# [mhartid 0] **ERROR**: Y[568](=0x5be1) != Z[568](=0x5bcf)
# [mhartid 0] **ERROR**: Y[572](=0x5bb2) != Z[572](=0x5b9e)
# [mhartid 0] **ERROR**: Y[576](=0x5bea) != Z[576](=0x5bd0)
# [mhartid 0] **ERROR**: Y[585](=0x5c05) != Z[585](=0x5bf0)
# [mhartid 0] **ERROR**: Y[587](=0x5bfb) != Z[587](=0x5be8)
# [mhartid 0] **ERROR**: Y[588](=0x5bf9) != Z[588](=0x5bd6)
# [mhartid 0] **ERROR**: Y[590](=0x5bb8) != Z[590](=0x5ba3)
# [mhartid 0] **ERROR**: Y[593](=0x5bdc) != Z[593](=0x5bca)
# [mhartid 0] **ERROR**: Y[598](=0x5bc6) != Z[598](=0x5bb0)
# [mhartid 0] **ERROR**: Y[600](=0x5bb0) != Z[600](=0x5b9b)
# [mhartid 0] **ERROR**: Y[604](=0x5bfb) != Z[604](=0x5be5)
# [mhartid 0] **ERROR**: Y[611](=0x5be2) != Z[611](=0x5bca)
# [mhartid 0] **ERROR**: Y[621](=0x5bcc) != Z[621](=0x5bb0)
# [mhartid 0] **ERROR**: Y[622](=0x5be7) != Z[622](=0x5bce)
# [mhartid 0] **ERROR**: Y[634](=0x5bb9) != Z[634](=0x5ba6)
# [mhartid 0] **ERROR**: Y[636](=0x5be8) != Z[636](=0x5bd1)
# [mhartid 0] **ERROR**: Y[637](=0x5bfd) != Z[637](=0x5be2)
# [mhartid 0] **ERROR**: Y[638](=0x5bd8) != Z[638](=0x5bc0)
# [mhartid 0] **ERROR**: Y[642](=0x5bf5) != Z[642](=0x5be0)
# [mhartid 0] **ERROR**: Y[648](=0x5bcc) != Z[648](=0x5bb7)
# [mhartid 0] **ERROR**: Y[649](=0x5c00) != Z[649](=0x5be3)
# [mhartid 0] **ERROR**: Y[650](=0x5bba) != Z[650](=0x5ba7)
# [mhartid 0] **ERROR**: Y[652](=0x5be4) != Z[652](=0x5bd1)
# [mhartid 0] **ERROR**: Y[654](=0x5c00) != Z[654](=0x5bee)
# [mhartid 0] **ERROR**: Y[664](=0x5bcd) != Z[664](=0x5bb2)
# [mhartid 0] **ERROR**: Y[668](=0x5bca) != Z[668](=0x5bb6)
# [mhartid 0] **ERROR**: Y[669](=0x5be8) != Z[669](=0x5bd1)
# [mhartid 0] **ERROR**: Y[670](=0x5bf0) != Z[670](=0x5bdb)
# [mhartid 0] **ERROR**: Y[671](=0x5bfa) != Z[671](=0x5be4)
# [mhartid 0] **ERROR**: Y[681](=0x5bec) != Z[681](=0x5bd0)
# [mhartid 0] **ERROR**: Y[683](=0x5ba4) != Z[683](=0x5b8e)
# [mhartid 0] **ERROR**: Y[693](=0x5bfe) != Z[693](=0x5be5)
# [mhartid 0] **ERROR**: Y[694](=0x5bfc) != Z[694](=0x5be3)
# [mhartid 0] **ERROR**: Y[697](=0x5bfc) != Z[697](=0x5be5)
# [mhartid 0] **ERROR**: Y[700](=0x5bd1) != Z[700](=0x5bbe)
# [mhartid 0] **ERROR**: Y[707](=0x5bc2) != Z[707](=0x5ba9)
# [mhartid 0] **ERROR**: Y[709](=0x5bb2) != Z[709](=0x5b9f)
# [mhartid 0] **ERROR**: Y[712](=0x5c08) != Z[712](=0x5bf4)
# [mhartid 0] **ERROR**: Y[716](=0x5bfd) != Z[716](=0x5be0)
# [mhartid 0] **ERROR**: Y[724](=0x5bc6) != Z[724](=0x5bac)
# [mhartid 0] **ERROR**: Y[726](=0x5bd3) != Z[726](=0x5bb4)
# [mhartid 0] **ERROR**: Y[739](=0x5bdd) != Z[739](=0x5bc9)
# [mhartid 0] **ERROR**: Y[741](=0x5bd7) != Z[741](=0x5bbe)
# [mhartid 0] **ERROR**: Y[742](=0x5bfa) != Z[742](=0x5be0)
# [mhartid 0] **ERROR**: Y[744](=0x5bd8) != Z[744](=0x5bc5)
# [mhartid 0] **ERROR**: Y[749](=0x5bf2) != Z[749](=0x5bdf)
# [mhartid 0] **ERROR**: Y[750](=0x5bd1) != Z[750](=0x5bbb)
# [mhartid 0] **ERROR**: Y[753](=0x5bf4) != Z[753](=0x5bd9)
# [mhartid 0] **ERROR**: Y[754](=0x5ba0) != Z[754](=0x5b8d)
# [mhartid 0] **ERROR**: Y[756](=0x5bf8) != Z[756](=0x5be1)
# [mhartid 0] **ERROR**: Y[757](=0x5bbb) != Z[757](=0x5ba9)
# [mhartid 0] **ERROR**: Y[759](=0x5bc4) != Z[759](=0x5bb1)
# [mhartid 0] **ERROR**: Y[762](=0x5bde) != Z[762](=0x5bcb)
# [mhartid 0] **ERROR**: Y[763](=0x5bce) != Z[763](=0x5bb1)
# [mhartid 0] **ERROR**: Y[766](=0x5c06) != Z[766](=0x5bf2)
# [mhartid 0] **ERROR**: Y[774](=0x5b94) != Z[774](=0x5b7e)
# [mhartid 0] **ERROR**: Y[778](=0x5bd8) != Z[778](=0x5bc6)
# [mhartid 0] **ERROR**: Y[781](=0x5ba8) != Z[781](=0x5b95)
# [mhartid 0] **ERROR**: Y[785](=0x5bc6) != Z[785](=0x5bb1)
# [mhartid 0] **ERROR**: Y[795](=0x5ba1) != Z[795](=0x5b8b)
# [mhartid 0] **ERROR**: Y[797](=0x5c02) != Z[797](=0x5bef)
# [mhartid 0] **ERROR**: Y[802](=0x5bcc) != Z[802](=0x5bba)
# [mhartid 0] **ERROR**: Y[803](=0x5bba) != Z[803](=0x5ba7)
# [mhartid 0] **ERROR**: Y[804](=0x5c02) != Z[804](=0x5bec)
# [mhartid 0] **ERROR**: Y[806](=0x5bca) != Z[806](=0x5bb7)
# [mhartid 0] **ERROR**: Y[808](=0x5bce) != Z[808](=0x5bb5)
# [mhartid 0] **ERROR**: Y[811](=0x5bd4) != Z[811](=0x5bc0)
# [mhartid 0] **ERROR**: Y[813](=0x5bd9) != Z[813](=0x5bc6)
# [mhartid 0] **ERROR**: Y[815](=0x5bd4) != Z[815](=0x5bbb)
# [mhartid 0] **ERROR**: Y[817](=0x5bd1) != Z[817](=0x5bbc)
# [mhartid 0] **ERROR**: Y[829](=0x5bd7) != Z[829](=0x5bc3)
# [mhartid 0] **ERROR**: Y[830](=0x5bf0) != Z[830](=0x5bde)
# [mhartid 0] **ERROR**: Y[836](=0x5c00) != Z[836](=0x5bec)
# [mhartid 0] **ERROR**: Y[837](=0x5bac) != Z[837](=0x5b99)
# [mhartid 0] **ERROR**: Y[838](=0x5bc8) != Z[838](=0x5bb3)
# [mhartid 0] **ERROR**: Y[842](=0x5bf0) != Z[842](=0x5bdb)
# [mhartid 0] **ERROR**: Y[846](=0x5bf0) != Z[846](=0x5bd3)
# [mhartid 0] **ERROR**: Y[851](=0x5bc0) != Z[851](=0x5bac)
# [mhartid 0] **ERROR**: Y[853](=0x5bdb) != Z[853](=0x5bc8)
# [mhartid 0] **ERROR**: Y[859](=0x5c01) != Z[859](=0x5bed)
# [mhartid 0] **ERROR**: Y[861](=0x5c04) != Z[861](=0x5bf0)
# [mhartid 0] **ERROR**: Y[862](=0x5be0) != Z[862](=0x5bcd)
# [mhartid 0] **ERROR**: Y[865](=0x5bed) != Z[865](=0x5bd8)
# [mhartid 0] **ERROR**: Y[875](=0x5bf0) != Z[875](=0x5bda)
# [mhartid 0] **ERROR**: Y[877](=0x5be3) != Z[877](=0x5bce)
# [mhartid 0] **ERROR**: Y[879](=0x5bc2) != Z[879](=0x5baf)
# [mhartid 0] **ERROR**: Y[881](=0x5bd9) != Z[881](=0x5bc4)
# [mhartid 0] **ERROR**: Y[884](=0x5baa) != Z[884](=0x5b97)
# [mhartid 0] **ERROR**: Y[892](=0x5b9a) != Z[892](=0x5b85)
# [mhartid 0] **ERROR**: Y[896](=0x5bc0) != Z[896](=0x5bad)
# [mhartid 0] **ERROR**: Y[901](=0x5bb0) != Z[901](=0x5b9c)
# [mhartid 0] **ERROR**: Y[909](=0x5bde) != Z[909](=0x5bcb)
# [mhartid 0] **ERROR**: Y[918](=0x5be4) != Z[918](=0x5bce)
# [mhartid 0] **ERROR**: Y[921](=0x5c04) != Z[921](=0x5bf2)
# [mhartid 0] **ERROR**: Y[923](=0x5bfb) != Z[923](=0x5bdb)
# [mhartid 0] **ERROR**: Y[927](=0x5bed) != Z[927](=0x5bd6)
# [mhartid 0] **ERROR**: Y[928](=0x5bec) != Z[928](=0x5bd7)
# [mhartid 0] **ERROR**: Y[929](=0x5bf0) != Z[929](=0x5bde)
# [mhartid 0] **ERROR**: Y[940](=0x5bc8) != Z[940](=0x5bb3)
# [mhartid 0] **ERROR**: Y[943](=0x5bba) != Z[943](=0x5ba8)
# [mhartid 0] **ERROR**: Y[945](=0x5bdb) != Z[945](=0x5bc9)
# [mhartid 0] **ERROR**: Y[946](=0x5bb3) != Z[946](=0x5ba0)
# [mhartid 0] **ERROR**: Y[951](=0x5ba0) != Z[951](=0x5b8a)
# [mhartid 0] **ERROR**: Y[952](=0x5bf3) != Z[952](=0x5be1)
# [mhartid 0] **ERROR**: Y[961](=0x5be1) != Z[961](=0x5bcf)
# [mhartid 0] **ERROR**: Y[963](=0x5bf1) != Z[963](=0x5bdf)
# [mhartid 0] **ERROR**: Y[971](=0x5bde) != Z[971](=0x5bcc)
# [mhartid 0] **ERROR**: Y[975](=0x5bd6) != Z[975](=0x5bc1)
# [mhartid 0] **ERROR**: Y[976](=0x5bf2) != Z[976](=0x5bdc)
# [mhartid 0] **ERROR**: Y[982](=0x5bea) != Z[982](=0x5bd7)
# [mhartid 0] **ERROR**: Y[994](=0x5bb0) != Z[994](=0x5b94)
# [mhartid 0] **ERROR**: Y[1003](=0x5bb4) != Z[1003](=0x5ba2)
# [mhartid 0] **ERROR**: Y[1005](=0x5bc0) != Z[1005](=0x5ba6)
# [mhartid 0] **ERROR**: Y[1007](=0x5ba8) != Z[1007](=0x5b8b)
# [mhartid 0] **ERROR**: Y[1009](=0x5bb8) != Z[1009](=0x5ba3)
# [mhartid 0] **ERROR**: Y[1015](=0x5bdc) != Z[1015](=0x5bc8)
# [mhartid 0] **ERROR**: Y[1018](=0x5b8e) != Z[1018](=0x5b7a)
# [mhartid 0] **ERROR**: Y[1019](=0x5bd0) != Z[1019](=0x5bb7)
# [mhartid 0] Finished test with 263 errors
# TILE[          0] ERRORS:  263
# ** Fatal: SIMULATION FINISHED WITH EXIT CODE: 1
#    Time: 7432030 ns  Scope: magia_tb File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/target/sim/src/mesh/magia_tb.sv Line: 50
# ** Note: $finish    : /scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA/target/sim/src/mesh/magia_tb.sv(50)
#    Time: 7432030 ns  Iteration: 0  Instance: /magia_tb
# End time: 06:26:15 on Dec 02,2025, Elapsed time: 92:01:42
# Errors: 1, Warnings: 256
make[1]: Leaving directory '/scratch2/visachi/magia_profiling/mesh_gemv_noc/d2_m1024_16x16/MAGIA'
