<!DOCTYPE html>
<html>
<head>
    <title>RISC Architecture</title>
</head>
<body>

<h2>RISC Architecture</h2>

<p>
RISC (Reduced Instruction Set Computer) Architecture is a processor
design that uses a small set of simple instructions. It focuses on
fast execution and efficient pipelining.
</p>

<h3>Features</h3>
<ul>
    <li>Simple and fixed-length instructions</li>
    <li>Large number of general purpose registers</li>
    <li>Load and Store architecture</li>
    <li>Supports pipelining</li>
</ul>

<h3>Advantages</h3>
<ul>
    <li>Faster instruction execution</li>
    <li>Simpler hardware design</li>
    <li>Efficient for high-performance systems</li>
</ul>

<h3>Disadvantages</h3>
<ul>
    <li>Larger program size</li>
    <li>Requires efficient compiler support</li>
</ul>

<h3>Examples</h3>
<ul>
    <li>ARM</li>
    <li>MIPS</li>
</ul>

<h3>Conclusion</h3>
<p>
RISC Architecture improves performance by simplifying
instructions and supporting efficient pipelining.
</p>

<br>
<a href="../unit5.html">â¬… Back to Unit V</a>

</body>
</html>
