set_property IOSTANDARD LVCMOS18 [get_ports clka]
set_property IOSTANDARD LVCMOS18 [get_ports {addra[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {addra[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {addra[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {addra[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {addra[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {addra[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {choice[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {choice[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {choice[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {wea[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports clk_1M]
set_property IOSTANDARD LVCMOS18 [get_ports CLR]
set_property PULLDOWN true [get_ports {addra[7]}]
set_property PULLDOWN true [get_ports {addra[6]}]
set_property PULLDOWN true [get_ports {addra[5]}]
set_property PULLDOWN true [get_ports {addra[4]}]
set_property PULLDOWN true [get_ports {addra[3]}]
set_property PULLDOWN true [get_ports {addra[2]}]
set_property PULLDOWN true [get_ports {choice[2]}]
set_property PULLDOWN true [get_ports {choice[1]}]
set_property PULLDOWN true [get_ports {choice[0]}]
set_property PULLDOWN true [get_ports {wea[0]}]
set_property PULLDOWN true [get_ports clk_1M]
set_property PULLDOWN true [get_ports CLR]

set_property PACKAGE_PIN E3 [get_ports clk_1M]
set_property PACKAGE_PIN U17 [get_ports CLR]

set_property PACKAGE_PIN F14 [get_ports {seg[7]}]
set_property PACKAGE_PIN N14 [get_ports {seg[6]}]
set_property PACKAGE_PIN J13 [get_ports {seg[5]}]
set_property PACKAGE_PIN G13 [get_ports {seg[4]}]
set_property PACKAGE_PIN F13 [get_ports {seg[3]}]
set_property PACKAGE_PIN G14 [get_ports {seg[2]}]
set_property PACKAGE_PIN M13 [get_ports {seg[1]}]
set_property PACKAGE_PIN H14 [get_ports {seg[0]}]

set_property PACKAGE_PIN C9 [get_ports {AN[7]}]
set_property PACKAGE_PIN C10 [get_ports {AN[6]}]
set_property PACKAGE_PIN D10 [get_ports {AN[5]}]
set_property PACKAGE_PIN C11 [get_ports {AN[4]}]
set_property PACKAGE_PIN M17 [get_ports {AN[3]}]
set_property PACKAGE_PIN J14 [get_ports {AN[2]}]
set_property PACKAGE_PIN K13 [get_ports {AN[1]}]
set_property PACKAGE_PIN P14 [get_ports {AN[0]}]

set_property PACKAGE_PIN V5 [get_ports {addra[7]}]
set_property PACKAGE_PIN T4 [get_ports {addra[6]}]
set_property PACKAGE_PIN V6 [get_ports {addra[5]}]
set_property PACKAGE_PIN T5 [get_ports {addra[4]}]
set_property PACKAGE_PIN T6 [get_ports {addra[3]}]
set_property PACKAGE_PIN V7 [get_ports {addra[2]}]

set_property PACKAGE_PIN V15 [get_ports {choice[2]}]
set_property PACKAGE_PIN R15 [get_ports {choice[1]}]
set_property PACKAGE_PIN U16 [get_ports {choice[0]}]

set_property PACKAGE_PIN V14 [get_ports {wea[0]}]
set_property PACKAGE_PIN N17 [get_ports clka]

set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_1M]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clka]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets CLR]