INFO: [VRFC 10-2263] Analyzing Verilog file "E:/3310Labs/project1/lab1_342/lab1_342.sim/sim_1/impl/timing/xsim/Control_LED_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_LED
INFO: [VRFC 10-311] analyzing module glbl
