;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 10, 30
	SLT 10, 30
	SUB -7, <-20
	SUB @121, 103
	SUB @121, 103
	JMZ <127, #106
	JMZ <127, #106
	ADD 610, 930
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	JMP 600, @-75
	JMP 600, @-75
	SUB @121, 106
	JMP <129, 783
	SUB 10, @-206
	SUB @121, 103
	SUB @121, 103
	MOV -7, <-20
	SUB 10, @-206
	SUB 217, <-20
	SUB @121, 103
	SUB 217, <-20
	SPL 0, <-702
	SUB #1, -0
	JMP 0, #2
	SUB <0, @2
	CMP <0, @2
	JMP 740, #0
	SUB <0, @2
	CMP 10, @-206
	MOV -1, <-20
	MOV -1, <-20
	SUB 12, @10
	SLT @10, @0
	SUB @127, @600
	SUB @127, @600
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB 12, @16
	SUB 10, @-206
	MOV -1, <-20
	MOV -1, <-20
	ADD -130, 9
	MOV -1, <-20
