
22. Printing statistics.

=== axi_lite_master ===

   Number of wires:                547
   Number of wire bits:            803
   Number of public wires:          34
   Number of public wire bits:     290
   Number of ports:                 28
   Number of port bits:            284
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                513
     AND2_X1                       137
     AOI21_X1                        9
     AOI221_X1                       2
     AOI221_X2                       3
     AOI22_X1                        3
     BUF_X1                          9
     BUF_X2                         14
     BUF_X4                          4
     CLKBUF_X1                      11
     DFF_X1                        145
     INV_X1                         11
     MUX2_X1                       132
     NAND2_X1                        7
     NAND2_X2                        1
     NAND3_X1                        2
     NAND3_X2                        1
     NOR2_X1                         5
     NOR4_X1                         3
     NOR4_X2                         1
     OAI211_X2                       3
     OAI21_X1                        2
     OAI221_X1                       1
     OAI22_X1                        1
     OR3_X4                          1
     OR4_X1                          4
     OR4_X4                          1

   Chip area for module '\axi_lite_master': 1163.218000
     of which used for sequential elements: 655.690000 (56.37%)

