# Hi there ðŸ‘‹

- ðŸ”­ Iâ€™m currently working on building up this profile, my personal domain, and various subdomains
- ðŸŒ± Iâ€™m currently learning Python, and next Go
- ðŸ’¬ Ask me about anything, I like to learn and chat
- ðŸ“« How to reach me: [LinkedIn](https://www.linkedin.com/in/aadidesai/) / [Work Email](mailto:github@8bitsqu.id) / [Personal Email](mailto:aadi@8bitsqu.id)
- ðŸ˜„ Pronouns: he/him
- âš¡ Fun fact: I'm basically flailing through life

## Some of my projects

I've linked a few repositories below that I've worked on. Over time I'll also be adding more personal projects to [my website](https://projects.8bitsqu.id/) as a way to practice writing / documenting my work.

- [ARM-ish CPU Project, Imperial Y1 Summer Term](https://github.com/supleed2/ELEC40006-P1-CW/): General-purpose, ARM-based CPU designed in Quartus Prime Lite
- [MIPS CPU Project, Imperial Y2 Winter Term](https://github.com/supleed2/ELEC50010-IAC-CW/): Working, synthesizable MIPS-compatible CPU, with memory-mapped I/O and peripherals, supporting the Intel Avalon memory interface
- [Mars Rover Project, Imperial Y2 Summer Term](https://github.com/supleed2/ELEC50003-P1-CW/): Group project to design and build an autonomous rover including subsystems for motion, power management and control / communication
- [Pet Tracker Project, Imperial Y3 Autumn Term](https://github.com/supleed2/ELEC60013-ES-CW1/): Pet Tracker using the FindMy Network as a backbone to provide basic data return from onboard sensors and ultra-low-power location tracking
- [Synthesizer Project, Imperial Y3 Spring Term](https://github.com/supleed2/ELEC60013-ES-CW2/): Firmware for a single-octave synthesizer, written in C++, with multiple waveforms and more octaves usable by connecting multiple together
- [SystemVerilog VSCode Language Client Extension](https://github.com/dalance/svls-vscode/): A VSCode extension designed to work with the [svls](https://github.com/dalance/svls/) language server and provide in-editor feedback, as well as snippets and syntax highlighting for SystemVerilog files
