INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Wiktor/Documents/studia/sem5/designlab/counter/counter.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-3380] identifier 'w' is used before its declaration [C:/Users/Wiktor/Documents/studia/sem5/designlab/counter/counter.srcs/sources_1/new/counter.v:7]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Wiktor/Documents/studia/sem5/designlab/counter/counter.srcs/sources_1/new/counter.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Wiktor/Documents/studia/sem5/designlab/counter/counter.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
