<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering.vhd" target="rtwreport_document_frame" id="linkToText_plain">pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: C:\Flat Earth\fpga-open-speech-tools\simulink_models\models\pFIR_Testing\hdlsrc\pFIR_Testing\pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- </span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- Generated by MATLAB 9.7 and HDL Coder 3.15</span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- </span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="8">    8   </a>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- </span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Module: pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Source Path: pFIR_Testing/dataplane/Test FIR with Custom FIR Libraries Sample Based Filtering</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="17">   17   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="18">   18   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a>
</span><span><a class="LN" id="21">   21   </a><span class="KW">ENTITY</span> pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering <span class="KW">IS</span>
</span><span><a class="LN" id="22">   22   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="23">   23   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb_1_4_0                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        enb_1_4_1                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        enb_1_2048_0                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        Sink_Valid                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="29">   29   </a>        Sink_Data                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="30">   30   </a>        Sink_Channel                      :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="31">   31   </a>        register_control_enable           :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="32">   32   </a>        ram_control_Wr_Data               :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="33">   33   </a>        ram_control_RW_Addr               :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="34">   34   </a>        ram_control_Wr_En                 :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- int32</span>
</span><span><a class="LN" id="35">   35   </a>        Source_Data                       :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="36">   36   </a>        Source_Channel                    :   <span class="KW">OUT</span>   std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="37">   37   </a>        register_control_RW_Dout          :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="38">   38   </a>        Source_Valid                      :   <span class="KW">OUT</span>   std_logic  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="39">   39   </a>        );
</span><span><a class="LN" id="40">   40   </a><span class="KW">END</span> pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering;
</span><span><a class="LN" id="41">   41   </a>
</span><span><a class="LN" id="42">   42   </a>
</span><span><a class="LN" id="43">   43   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering <span class="KW">IS</span>
</span><span><a class="LN" id="44">   44   </a>
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">ATTRIBUTE</span> multstyle : string;
</span><span><a class="LN" id="46">   46   </a>
</span><span><a class="LN" id="47">   47   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="48">   48   </a>  <span class="KW">COMPONENT</span> pFIR_Testing_Left_Channel_Processing
</span><span><a class="LN" id="49">   49   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="50">   50   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="51">   51   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="52">   52   </a>          enb_1_4_0                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="53">   53   </a>          enb_1_4_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="54">   54   </a>          enb_1_2048_0                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="55">   55   </a>          Left_Data_Sink                  :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="56">   56   </a>          register_control_enable         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="57">   57   </a>          left_data_valid                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="58">   58   </a>          ram_control_Wr_Data             :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="59">   59   </a>          ram_control_RW_Addr             :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="60">   60   </a>          ram_control_Wr_En               :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- int32</span>
</span><span><a class="LN" id="61">   61   </a>          Left_Data_Source                :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="62">   62   </a>          Left_Data_Valid_Source          :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="63">   63   </a>          );
</span><span><a class="LN" id="64">   64   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="65">   65   </a>
</span><span><a class="LN" id="66">   66   </a>  <span class="KW">COMPONENT</span> pFIR_Testing_Right_Channel_Processing
</span><span><a class="LN" id="67">   67   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="68">   68   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="69">   69   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="70">   70   </a>          enb_1_4_0                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="71">   71   </a>          enb_1_4_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="72">   72   </a>          enb_1_2048_0                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="73">   73   </a>          Right_Data_Sink                 :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="74">   74   </a>          register_control_enable         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="75">   75   </a>          right_data_valid                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="76">   76   </a>          ram_control_Wr_Data             :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="77">   77   </a>          ram_control_RW_Addr             :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="78">   78   </a>          ram_control_Wr_En               :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- int32</span>
</span><span><a class="LN" id="79">   79   </a>          Right_Data_Source               :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="80">   80   </a>          Right_Data_Valid_Source         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="81">   81   </a>          Right_RW_Dout                   :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="82">   82   </a>          );
</span><span><a class="LN" id="83">   83   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="84">   84   </a>
</span><span><a class="LN" id="85">   85   </a>  <span class="KW">COMPONENT</span> pFIR_Testing_Channel_Data_Multiplexer
</span><span><a class="LN" id="86">   86   </a>    <span class="KW">PORT</span>( dataPrev                        :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="87">   87   </a>          leftData                        :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="88">   88   </a>          leftValid                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="89">   89   </a>          rightData                       :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="90">   90   </a>          rightValid                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="91">   91   </a>          chanPrev                        :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="92">   92   </a>          sourceData                      :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="93">   93   </a>          sourceChannel                   :   <span class="KW">OUT</span>   std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="94">   94   </a>          sourceValid                     :   <span class="KW">OUT</span>   std_logic  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="95">   95   </a>          );
</span><span><a class="LN" id="96">   96   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="97">   97   </a>
</span><span><a class="LN" id="98">   98   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="99">   99   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : pFIR_Testing_Left_Channel_Processing
</span><span><a class="LN" id="100">  100   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.pFIR_Testing_Left_Channel_Processing(rtl);
</span><span><a class="LN" id="101">  101   </a>
</span><span><a class="LN" id="102">  102   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : pFIR_Testing_Right_Channel_Processing
</span><span><a class="LN" id="103">  103   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.pFIR_Testing_Right_Channel_Processing(rtl);
</span><span><a class="LN" id="104">  104   </a>
</span><span><a class="LN" id="105">  105   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : pFIR_Testing_Channel_Data_Multiplexer
</span><span><a class="LN" id="106">  106   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.pFIR_Testing_Channel_Data_Multiplexer(rtl);
</span><span><a class="LN" id="107">  107   </a>
</span><span><a class="LN" id="108">  108   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="109">  109   </a>  <span class="KW">SIGNAL</span> Sink_Channel_unsigned            : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="110">  110   </a>  <span class="KW">SIGNAL</span> leftEnable                       : std_logic;
</span><span><a class="LN" id="111">  111   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1            : std_logic;
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">SIGNAL</span> Left_Channel_Processing_out1     : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="113">  113   </a>  <span class="KW">SIGNAL</span> Left_Channel_Processing_out2     : std_logic;
</span><span><a class="LN" id="114">  114   </a>  <span class="KW">SIGNAL</span> delayMatch_reg                   : std_logic_vector(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix1 [4]</span>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">SIGNAL</span> Left_Channel_Processing_out2_1   : std_logic;
</span><span><a class="LN" id="116">  116   </a>  <span class="KW">SIGNAL</span> rightEnable                      : std_logic;
</span><span><a class="LN" id="117">  117   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1           : std_logic;
</span><span><a class="LN" id="118">  118   </a>  <span class="KW">SIGNAL</span> Right_Channel_Processing_out1    : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">SIGNAL</span> Right_Channel_Processing_out2    : std_logic;
</span><span><a class="LN" id="120">  120   </a>  <span class="KW">SIGNAL</span> Right_Channel_Processing_out3    : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="121">  121   </a>  <span class="KW">SIGNAL</span> delayMatch1_reg                  : std_logic_vector(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix1 [4]</span>
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">SIGNAL</span> Right_Channel_Processing_out2_1  : std_logic;
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">SIGNAL</span> sourceChannel                    : std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">SIGNAL</span> sourceChannel_unsigned           : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">SIGNAL</span> Unit_Delay1_out1                 : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="126">  126   </a>  <span class="KW">SIGNAL</span> sourceData                       : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="127">  127   </a>  <span class="KW">SIGNAL</span> sourceData_signed                : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">SIGNAL</span> Unit_Delay_out1                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">SIGNAL</span> sourceValid                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="130">  130   </a>
</span><span><a class="LN" id="131">  131   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="132">  132   </a>  <span class="CT">-- B_k data same for both sides</span>
</span><span><a class="LN" id="133">  133   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="134">  134   </a>  <span class="CT">-- Both channels use the same counter cycle, so right channel</span>
</span><span><a class="LN" id="135">  135   </a>  <span class="CT">-- is delayed to allow output to show both</span>
</span><span><a class="LN" id="136">  136   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="137">  137   </a>  <span class="CT">-- The Left Channel Processing block </span>
</span><span><a class="LN" id="138">  138   </a>  <span class="CT">-- only writes input data when channel 0</span>
</span><span><a class="LN" id="139">  139   </a>  <span class="CT">-- is detected</span>
</span><span><a class="LN" id="140">  140   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="141">  141   </a>  <span class="CT">-- The Right Channel Processing block </span>
</span><span><a class="LN" id="142">  142   </a>  <span class="CT">-- only writes input data when channel 1</span>
</span><span><a class="LN" id="143">  143   </a>  <span class="CT">-- is detected</span>
</span><span><a class="LN" id="144">  144   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="145">  145   </a>  <span class="CT">-- Check if Channel 0 </span>
</span><span><a class="LN" id="146">  146   </a>  <span class="CT">-- (Left Channel)</span>
</span><span><a class="LN" id="147">  147   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="148">  148   </a>  <span class="CT">-- Select output data</span>
</span><span><a class="LN" id="149">  149   </a>  <span class="CT">-- based on channel valid</span>
</span><span><a class="LN" id="150">  150   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="151">  151   </a>  <span class="CT">-- Check if Channel 1 </span>
</span><span><a class="LN" id="152">  152   </a>  <span class="CT">-- (Right Channel)</span>
</span><span><a class="LN" id="153">  153   </a>
</span><span><a class="LN" id="154">  154   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1623')" name="code2model"><font color="#117755"><i>&lt;S8&gt;/Left Channel Processing</i></font></a>'</span>
</span><span><a class="LN" id="155">  155   </a>  u_Left_Channel_Processing : pFIR_Testing_Left_Channel_Processing
</span><span><a class="LN" id="156">  156   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="157">  157   </a>              reset =&gt; reset,
</span><span><a class="LN" id="158">  158   </a>              enb =&gt; enb,
</span><span><a class="LN" id="159">  159   </a>              enb_1_4_0 =&gt; enb_1_4_0,
</span><span><a class="LN" id="160">  160   </a>              enb_1_4_1 =&gt; enb_1_4_1,
</span><span><a class="LN" id="161">  161   </a>              enb_1_2048_0 =&gt; enb_1_2048_0,
</span><span><a class="LN" id="162">  162   </a>              Left_Data_Sink =&gt; Sink_Data,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="163">  163   </a>              register_control_enable =&gt; register_control_enable,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="164">  164   </a>              left_data_valid =&gt; Logical_Operator_out1,
</span><span><a class="LN" id="165">  165   </a>              ram_control_Wr_Data =&gt; ram_control_Wr_Data,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="166">  166   </a>              ram_control_RW_Addr =&gt; ram_control_RW_Addr,  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="167">  167   </a>              ram_control_Wr_En =&gt; ram_control_Wr_En,  <span class="CT">-- int32</span>
</span><span><a class="LN" id="168">  168   </a>              Left_Data_Source =&gt; Left_Channel_Processing_out1,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="169">  169   </a>              Left_Data_Valid_Source =&gt; Left_Channel_Processing_out2
</span><span><a class="LN" id="170">  170   </a>              );
</span><span><a class="LN" id="171">  171   </a>
</span><span><a class="LN" id="172">  172   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1819')" name="code2model"><font color="#117755"><i>&lt;S8&gt;/Right Channel Processing</i></font></a>'</span>
</span><span><a class="LN" id="173">  173   </a>  u_Right_Channel_Processing : pFIR_Testing_Right_Channel_Processing
</span><span><a class="LN" id="174">  174   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="175">  175   </a>              reset =&gt; reset,
</span><span><a class="LN" id="176">  176   </a>              enb =&gt; enb,
</span><span><a class="LN" id="177">  177   </a>              enb_1_4_0 =&gt; enb_1_4_0,
</span><span><a class="LN" id="178">  178   </a>              enb_1_4_1 =&gt; enb_1_4_1,
</span><span><a class="LN" id="179">  179   </a>              enb_1_2048_0 =&gt; enb_1_2048_0,
</span><span><a class="LN" id="180">  180   </a>              Right_Data_Sink =&gt; Sink_Data,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="181">  181   </a>              register_control_enable =&gt; register_control_enable,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="182">  182   </a>              right_data_valid =&gt; Logical_Operator1_out1,
</span><span><a class="LN" id="183">  183   </a>              ram_control_Wr_Data =&gt; ram_control_Wr_Data,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="184">  184   </a>              ram_control_RW_Addr =&gt; ram_control_RW_Addr,  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="185">  185   </a>              ram_control_Wr_En =&gt; ram_control_Wr_En,  <span class="CT">-- int32</span>
</span><span><a class="LN" id="186">  186   </a>              Right_Data_Source =&gt; Right_Channel_Processing_out1,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="187">  187   </a>              Right_Data_Valid_Source =&gt; Right_Channel_Processing_out2,
</span><span><a class="LN" id="188">  188   </a>              Right_RW_Dout =&gt; Right_Channel_Processing_out3  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="189">  189   </a>              );
</span><span><a class="LN" id="190">  190   </a>
</span><span><a class="LN" id="191">  191   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1888')" name="code2model"><font color="#117755"><i>&lt;S8&gt;/Channel_Data_Multiplexer</i></font></a>'</span>
</span><span><a class="LN" id="192">  192   </a>  u_Channel_Data_Multiplexer : pFIR_Testing_Channel_Data_Multiplexer
</span><span><a class="LN" id="193">  193   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( dataPrev =&gt; std_logic_vector(Unit_Delay_out1),  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="194">  194   </a>              leftData =&gt; Left_Channel_Processing_out1,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="195">  195   </a>              leftValid =&gt; Left_Channel_Processing_out2_1,
</span><span><a class="LN" id="196">  196   </a>              rightData =&gt; Right_Channel_Processing_out1,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="197">  197   </a>              rightValid =&gt; Right_Channel_Processing_out2_1,
</span><span><a class="LN" id="198">  198   </a>              chanPrev =&gt; std_logic_vector(Unit_Delay1_out1),  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="199">  199   </a>              sourceData =&gt; sourceData,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="200">  200   </a>              sourceChannel =&gt; sourceChannel,  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="201">  201   </a>              sourceValid =&gt; sourceValid  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="202">  202   </a>              );
</span><span><a class="LN" id="203">  203   </a>
</span><span><a class="LN" id="204">  204   </a>  Sink_Channel_unsigned &lt;= unsigned(Sink_Channel);
</span><span><a class="LN" id="205">  205   </a>
</span><span><a class="LN" id="206">  206   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1045')" name="code2model"><font color="#117755"><i>&lt;S8&gt;/Compare To Constant2</i></font></a>'</span>
</span><span><a class="LN" id="207">  207   </a>
</span><span><a class="LN" id="208">  208   </a>  leftEnable &lt;= '1' <span class="KW">WHEN</span> Sink_Channel_unsigned = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" id="209">  209   </a>      '0';
</span><span><a class="LN" id="210">  210   </a>
</span><span><a class="LN" id="211">  211   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1854')" name="code2model"><font color="#117755"><i>&lt;S8&gt;/Logical Operator</i></font></a>'</span>
</span><span><a class="LN" id="212">  212   </a>  Logical_Operator_out1 &lt;= leftEnable <span class="KW">AND</span> Sink_Valid;
</span><span><a class="LN" id="213">  213   </a>
</span><span><a class="LN" id="214">  214   </a>  delayMatch_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="215">  215   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="216">  216   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="217">  217   </a>      delayMatch_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="218">  218   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="219">  219   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="220">  220   </a>        delayMatch_reg(0) &lt;= Left_Channel_Processing_out2;
</span><span><a class="LN" id="221">  221   </a>        delayMatch_reg(1 <span class="KW">TO</span> 3) &lt;= delayMatch_reg(0 <span class="KW">TO</span> 2);
</span><span><a class="LN" id="222">  222   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="223">  223   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="224">  224   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_process;
</span><span><a class="LN" id="225">  225   </a>
</span><span><a class="LN" id="226">  226   </a>  Left_Channel_Processing_out2_1 &lt;= delayMatch_reg(3);
</span><span><a class="LN" id="227">  227   </a>
</span><span><a class="LN" id="228">  228   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1044')" name="code2model"><font color="#117755"><i>&lt;S8&gt;/Compare To Constant1</i></font></a>'</span>
</span><span><a class="LN" id="229">  229   </a>
</span><span><a class="LN" id="230">  230   </a>  rightEnable &lt;= '1' <span class="KW">WHEN</span> Sink_Channel_unsigned = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" id="231">  231   </a>      '0';
</span><span><a class="LN" id="232">  232   </a>
</span><span><a class="LN" id="233">  233   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1856')" name="code2model"><font color="#117755"><i>&lt;S8&gt;/Logical Operator1</i></font></a>'</span>
</span><span><a class="LN" id="234">  234   </a>  Logical_Operator1_out1 &lt;= rightEnable <span class="KW">AND</span> Sink_Valid;
</span><span><a class="LN" id="235">  235   </a>
</span><span><a class="LN" id="236">  236   </a>  delayMatch1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="237">  237   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="238">  238   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="239">  239   </a>      delayMatch1_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="240">  240   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="241">  241   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="242">  242   </a>        delayMatch1_reg(0) &lt;= Right_Channel_Processing_out2;
</span><span><a class="LN" id="243">  243   </a>        delayMatch1_reg(1 <span class="KW">TO</span> 3) &lt;= delayMatch1_reg(0 <span class="KW">TO</span> 2);
</span><span><a class="LN" id="244">  244   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="245">  245   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="246">  246   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch1_process;
</span><span><a class="LN" id="247">  247   </a>
</span><span><a class="LN" id="248">  248   </a>  Right_Channel_Processing_out2_1 &lt;= delayMatch1_reg(3);
</span><span><a class="LN" id="249">  249   </a>
</span><span><a class="LN" id="250">  250   </a>  sourceChannel_unsigned &lt;= unsigned(sourceChannel);
</span><span><a class="LN" id="251">  251   </a>
</span><span><a class="LN" id="252">  252   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1901')" name="code2model"><font color="#117755"><i>&lt;S8&gt;/Unit Delay1</i></font></a>'</span>
</span><span><a class="LN" id="253">  253   </a>  Unit_Delay1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="254">  254   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="255">  255   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="256">  256   </a>      Unit_Delay1_out1 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" id="257">  257   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="258">  258   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="259">  259   </a>        Unit_Delay1_out1 &lt;= sourceChannel_unsigned;
</span><span><a class="LN" id="260">  260   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="261">  261   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="262">  262   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Unit_Delay1_process;
</span><span><a class="LN" id="263">  263   </a>
</span><span><a class="LN" id="264">  264   </a>
</span><span><a class="LN" id="265">  265   </a>  sourceData_signed &lt;= signed(sourceData);
</span><span><a class="LN" id="266">  266   </a>
</span><span><a class="LN" id="267">  267   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1900')" name="code2model"><font color="#117755"><i>&lt;S8&gt;/Unit Delay</i></font></a>'</span>
</span><span><a class="LN" id="268">  268   </a>  Unit_Delay_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="269">  269   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="270">  270   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="271">  271   </a>      Unit_Delay_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="272">  272   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="273">  273   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="274">  274   </a>        Unit_Delay_out1 &lt;= sourceData_signed;
</span><span><a class="LN" id="275">  275   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="276">  276   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="277">  277   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Unit_Delay_process;
</span><span><a class="LN" id="278">  278   </a>
</span><span><a class="LN" id="279">  279   </a>
</span><span><a class="LN" id="280">  280   </a>  Source_Data &lt;= sourceData;
</span><span><a class="LN" id="281">  281   </a>
</span><span><a class="LN" id="282">  282   </a>  Source_Channel &lt;= sourceChannel;
</span><span><a class="LN" id="283">  283   </a>
</span><span><a class="LN" id="284">  284   </a>  register_control_RW_Dout &lt;= Right_Channel_Processing_out3;
</span><span><a class="LN" id="285">  285   </a>
</span><span><a class="LN" id="286">  286   </a>  Source_Valid &lt;= sourceValid;
</span><span><a class="LN" id="287">  287   </a>
</span><span><a class="LN" id="288">  288   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="289">  289   </a>
</span><span><a class="LN" id="290">  290   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
