INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2020.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling patchMaker.cpp_pre.cpp.tb.cpp
   Compiling apatb_MPSQ.cpp
   Compiling test_bench.cpp_pre.cpp.tb.cpp
   Compiling apatb_MPSQ_util.cpp
   Compiling apatb_MPSQ_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
0
The maximum depth reached by any of the 1 hls::stream() instances in the design is 0

C:\Users\rapiduser\Desktop\tanishGitHub\tanishPatchMakerHLS\PatchMaker_tanishGit\solutionSC4\sim\verilog>set PATH= 

C:\Users\rapiduser\Desktop\tanishGitHub\tanishPatchMakerHLS\PatchMaker_tanishGit\solutionSC4\sim\verilog>call C:/Xilinx/Vivado/2020.2/bin/xelab xil_defaultlib.apatb_MPSQ_top glbl -prj MPSQ.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib "ieee_proposed=./ieee_proposed" -s MPSQ  
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_MPSQ_top glbl -prj MPSQ.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s MPSQ 
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/AESL_autofifo_output_patch_stream_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_output_patch_stream_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/AESL_automem_GDarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_GDarray
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_MPSQ_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_add_patch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_add_patch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_add_patch_patches_parameters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_add_patch_patches_parameters
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_areWedgeSuperPointsEqual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_areWedgeSuperPointsEqual
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_delete_patch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_delete_patch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_delete_patch_patches_parameters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_delete_patch_patches_parameters
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_encodeCoordinates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_encodeCoordinates
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_getParallelogramsAndAcceptanceCorners.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_getParallelogramsAndAcceptanceCorners
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_getShadows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_getShadows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_getSolveNextColumnWhileConditional.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_getSolveNextColumnWhileConditional
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_getSolveNextPatchPairWhileCondition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_getSolveNextPatchPairWhileCondition
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_get_index_from_z.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_get_index_from_z
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_initializeArrays.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_initializeArrays
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_makePatch_alignedToLine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_makePatch_alignedToLine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_makePatch_alignedToLine_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_makePatch_alignedToLine_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_makePatch_alignedToLine_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_makePatch_alignedToLine_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_makeSuperPoint_alignedToLine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_makeSuperPoint_alignedToLine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_makeSuperPoint_alignedToLine_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_makeSuperPoint_alignedToLine_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_makeSuperPoint_alignedToLine_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_makeSuperPoint_alignedToLine_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_makeSuperPoint_alignedToLine_radiiDivisionList_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_makeSuperPoint_alignedToLine_radiiDivisionList_1_4_rom
INFO: [VRFC 10-311] analyzing module MPSQ_makeSuperPoint_alignedToLine_radiiDivisionList_1_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_makeThirdPatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_makeThirdPatch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_mSP_findBounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mSP_findBounds
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_mSP_findBounds_trapezoid_edges_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mSP_findBounds_trapezoid_edges_V_rom
INFO: [VRFC 10-311] analyzing module MPSQ_mSP_findBounds_trapezoid_edges_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_mul_33ns_33s_64_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mul_33ns_33s_64_3_1_Multiplier_1
INFO: [VRFC 10-311] analyzing module MPSQ_mul_33ns_33s_64_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_mul_33s_64s_64_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mul_33s_64s_64_5_1_Multiplier_2
INFO: [VRFC 10-311] analyzing module MPSQ_mul_33s_64s_64_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_mul_35ns_33s_64_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mul_35ns_33s_64_3_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module MPSQ_mul_35ns_33s_64_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_mux_128011_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_128011_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_mux_154_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_154_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_mux_1608_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_1608_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_mux_21_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_21_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_mux_21_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_21_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_mux_2408_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_2408_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_mux_2568_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_2568_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_mux_32_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_32_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_mux_42_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_42_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_mux_42_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_42_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_mux_53_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_53_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_mux_807_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_807_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_mux_83_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_83_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_mux_83_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_83_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_solveComplmentaryPatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_solveComplmentaryPatch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_solveComplmentaryPatch_current_z_i_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_solveComplmentaryPatch_current_z_i_index_ram
INFO: [VRFC 10-311] analyzing module MPSQ_solveComplmentaryPatch_current_z_i_index
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_solveComplmentaryPatch_new_z_i_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_solveComplmentaryPatch_new_z_i_index_ram
INFO: [VRFC 10-311] analyzing module MPSQ_solveComplmentaryPatch_new_z_i_index
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_solveComplmentaryPatch_new_z_i_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_solveComplmentaryPatch_new_z_i_V_ram
INFO: [VRFC 10-311] analyzing module MPSQ_solveComplmentaryPatch_new_z_i_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_solveNextColumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_solveNextColumn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_solveNextPatchPair.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_solveNextPatchPair
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_straightLineProjectorFromLayerIJtoK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_straightLineProjectorFromLayerIJtoK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList_rom
INFO: [VRFC 10-311] analyzing module MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ_wedgePatch_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_wedgePatch_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/sample_manager.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.MPSQ_solveComplmentaryPatch_curr...
Compiling module xil_defaultlib.MPSQ_solveComplmentaryPatch_curr...
Compiling module xil_defaultlib.MPSQ_solveComplmentaryPatch_new_...
Compiling module xil_defaultlib.MPSQ_solveComplmentaryPatch_new_...
Compiling module xil_defaultlib.MPSQ_solveComplmentaryPatch_new_...
Compiling module xil_defaultlib.MPSQ_solveComplmentaryPatch_new_...
Compiling module xil_defaultlib.MPSQ_makeSuperPoint_alignedToLin...
Compiling module xil_defaultlib.MPSQ_makeSuperPoint_alignedToLin...
Compiling module xil_defaultlib.MPSQ_mSP_findBounds_trapezoid_ed...
Compiling module xil_defaultlib.MPSQ_mSP_findBounds_trapezoid_ed...
Compiling module xil_defaultlib.MPSQ_mux_2568_32_1_1(ID=1,din256...
Compiling module xil_defaultlib.MPSQ_mSP_findBounds
Compiling module xil_defaultlib.MPSQ_mul_33ns_33s_64_3_1_Multipl...
Compiling module xil_defaultlib.MPSQ_mul_33ns_33s_64_3_1(ID=1,NU...
Compiling module xil_defaultlib.MPSQ_mux_53_32_1_1(ID=1,din5_WID...
Compiling module xil_defaultlib.MPSQ_mux_128011_32_1_1(ID=1,din1...
Compiling module xil_defaultlib.MPSQ_mux_83_1_1_1(ID=1,din0_WIDT...
Compiling module xil_defaultlib.MPSQ_makeSuperPoint_alignedToLin...
Compiling module xil_defaultlib.MPSQ_add_patch_patches_parameter...
Compiling module xil_defaultlib.MPSQ_encodeCoordinates
Compiling module xil_defaultlib.MPSQ_mux_154_64_1_1(ID=1,din0_WI...
Compiling module xil_defaultlib.MPSQ_mux_807_64_1_1(ID=1,din0_WI...
Compiling module xil_defaultlib.MPSQ_add_patch
Compiling module xil_defaultlib.MPSQ_straightLineProjectorFromLa...
Compiling module xil_defaultlib.MPSQ_straightLineProjectorFromLa...
Compiling module xil_defaultlib.MPSQ_mul_35ns_33s_64_3_1_Multipl...
Compiling module xil_defaultlib.MPSQ_mul_35ns_33s_64_3_1(ID=1,NU...
Compiling module xil_defaultlib.MPSQ_straightLineProjectorFromLa...
Compiling module xil_defaultlib.MPSQ_mux_83_32_1_1(ID=1,din8_WID...
Compiling module xil_defaultlib.MPSQ_mux_42_32_1_1(ID=1,din4_WID...
Compiling module xil_defaultlib.MPSQ_getParallelogramsAndAccepta...
Compiling module xil_defaultlib.MPSQ_mux_1608_32_1_1(ID=1,din160...
Compiling module xil_defaultlib.MPSQ_wedgePatch_init
Compiling module xil_defaultlib.MPSQ_makePatch_alignedToLine_2
Compiling module xil_defaultlib.MPSQ_delete_patch_patches_parame...
Compiling module xil_defaultlib.MPSQ_delete_patch
Compiling module xil_defaultlib.MPSQ_get_index_from_z
Compiling module xil_defaultlib.MPSQ_solveComplmentaryPatch
Compiling module xil_defaultlib.MPSQ_makeSuperPoint_alignedToLin...
Compiling module xil_defaultlib.MPSQ_makePatch_alignedToLine_1
Compiling module xil_defaultlib.MPSQ_mux_32_64_1_1(ID=1,din0_WID...
Compiling module xil_defaultlib.MPSQ_mux_21_1_1_1(ID=1,din0_WIDT...
Compiling module xil_defaultlib.MPSQ_mux_21_32_1_1(ID=1,din2_WID...
Compiling module xil_defaultlib.MPSQ_getShadows
Compiling module xil_defaultlib.MPSQ_makeThirdPatch
Compiling module xil_defaultlib.MPSQ_makeSuperPoint_alignedToLin...
Compiling module xil_defaultlib.MPSQ_makePatch_alignedToLine
Compiling module xil_defaultlib.MPSQ_areWedgeSuperPointsEqual
Compiling module xil_defaultlib.MPSQ_getSolveNextPatchPairWhileC...
Compiling module xil_defaultlib.MPSQ_mul_33s_64s_64_5_1_Multipli...
Compiling module xil_defaultlib.MPSQ_mul_33s_64s_64_5_1(ID=1,NUM...
Compiling module xil_defaultlib.MPSQ_solveNextPatchPair
Compiling module xil_defaultlib.MPSQ_getSolveNextColumnWhileCond...
Compiling module xil_defaultlib.MPSQ_solveNextColumn
Compiling module xil_defaultlib.MPSQ_mux_42_1_1_1(ID=1,din0_WIDT...
Compiling module xil_defaultlib.MPSQ_initializeArrays
Compiling module xil_defaultlib.MPSQ_mux_2408_64_1_1(ID=1,din0_W...
Compiling module xil_defaultlib.MPSQ
Compiling module xil_defaultlib.AESL_automem_GDarray
Compiling module xil_defaultlib.AESL_autofifo_output_patch_strea...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_MPSQ_top
Compiling module work.glbl
Built simulation snapshot MPSQ

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/xsim.dir/MPSQ/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Aug  6 00:40:05 2024...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/MPSQ/xsim_script.tcl
# xsim {MPSQ} -autoloadwcfg -tclbatch {MPSQ.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source MPSQ.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "107000"
// RTL Simulation : 1 / 1 [n/a] @ "169487000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 169498500 ps : File "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/sim/verilog/MPSQ.autotb.v" Line 761
run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:24 . Memory (MB): peak = 1043.230 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Tue Aug  6 00:42:42 2024...
0
The maximum depth reached by any of the 1 hls::stream() instances in the design is 0
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
