// Seed: 2514738478
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  always @(1 or negedge id_4) begin : LABEL_0
    $clog2(28);
    ;
    id_1[1|1!=-1] <= 1;
  end
endmodule
module module_1 #(
    parameter id_5 = 32'd77
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  inout logic [7:0] id_18;
  module_0 modCall_1 (
      id_1,
      id_19,
      id_3,
      id_3
  );
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire _id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  assign id_18[1!=id_5] = id_2;
  localparam id_20 = "";
  assign id_1[-1] = id_8;
endmodule
