#ifndef REG_IWDTV2_TYPE_H_
#define REG_IWDTV2_TYPE_H_
#include <stdint.h>

#ifdef __cplusplus
extern "C" {
#endif

typedef struct
{
    volatile uint32_t IWDT_LOAD; //0x0
    volatile uint32_t IWDT_CTRL; //0x4
    volatile uint32_t IWDT_CNT; //0x8
    volatile uint32_t IWDT_INTR; //0xc
    volatile uint32_t PER_RSTEN1; //0x10
    volatile uint32_t PER_RSTEN2; //0x14
    volatile uint32_t PER_RSTEN3; //0x18
    volatile uint32_t PER_RSTEN4; //0x1c
    volatile uint32_t PER_RSTEN5; //0x20
}reg_iwdg_t;

enum IWDT_REG_IWDT_LOAD_FIELD
{
    IWDT_LOAD_MASK = (int)0xffffffff,
    IWDT_LOAD_POS = 0,
};

enum IWDT_REG_IWDT_CTRL_FIELD
{
    IWDT_EN_MASK = (int)0x1,
    IWDT_EN_POS = 0,
    IWDT_RST_EN_MASK = (int)0x2,
    IWDT_RST_EN_POS = 1,
    IWDT_INTR_CLR_MASK = (int)0x4,
    IWDT_INTR_CLR_POS = 2,
    IWDT_CNT_CLR_MASK = (int)0x8,
    IWDT_CNT_CLR_POS = 3,
};

enum IWDT_REG_IWDT_CNT_FIELD
{
    IWDT_CNT_MASK = (int)0xffffffff,
    IWDT_CNT_POS = 0,
};

enum IWDT_REG_IWDT_INTR_FIELD
{
    IWDT_INTR_MASK = (int)0x1,
    IWDT_INTR_POS = 0,
};

enum IWDT_REG_PER_RSTEN1_FIELD
{
    IWDT_RSTEN1_BSTIM1_POS = 0,
    IWDT_RSTEN1_BSTIM2_POS = 1,
    IWDT_RSTEN1_GPTIMA1_POS = 2,
    IWDT_RSTEN1_GPTIMA2_POS = 3,
    IWDT_RSTEN1_GPTIMB1_POS = 4,
    IWDT_RSTEN1_GPTIMC1_POS = 5,
    IWDT_RSTEN1_ADTIM1_POS = 6,
    IWDT_RSTEN1_ADTIM2_POS = 7,
    IWDT_RSTEN1_PWM_POS = 8,
    IWDT_RSTEN1_TACH_POS = 9,
    IWDT_RSTEN1_I2C1_POS = 10,
    IWDT_RSTEN1_I2C2_POS = 11,
    IWDT_RSTEN1_I2C3_POS = 12,
    IWDT_RSTEN1_I2C4_POS = 13,
    IWDT_RSTEN1_I2C5_POS = 14,
    IWDT_RSTEN1_I2C6_POS = 15,
    IWDT_RSTEN1_I2C7_POS = 16,
    IWDT_RSTEN1_I2C8_POS = 17,
    IWDT_RSTEN1_I2C9_POS = 18,
    IWDT_RSTEN1_I2C10_POS = 19,
    IWDT_RSTEN1_I2C11_POS = 20,
    IWDT_RSTEN1_I2C12_POS = 21,
    IWDT_RSTEN1_I2C13_POS = 22,
    IWDT_RSTEN1_I2C14_POS = 23,
    IWDT_RSTEN1_I2C15_POS = 24,
    IWDT_RSTEN1_I2C16_POS = 25,
    IWDT_RSTEN1_UART1_POS = 26,
    IWDT_RSTEN1_UART2_POS = 27,
    IWDT_RSTEN1_UART3_POS = 28,
    IWDT_RSTEN1_UART4_POS = 29,
    IWDT_RSTEN1_UART5_POS = 30,
    IWDT_RSTEN1_UART6_POS = 31,
    IWDT_RSTEN1_ALL_MASK = (int)(0xffffffff),
    IWDT_RSTEN1_BSTIM1_MASK = (int)(1 << 0),
    IWDT_RSTEN1_BSTIM2_MASK = (int)(1 << 1),
    IWDT_RSTEN1_GPTIMA1_MASK = (int)(1 << 2),
    IWDT_RSTEN1_GPTIMA2_MASK = (int)(1 << 3),
    IWDT_RSTEN1_GPTIMB1_MASK = (int)(1 << 4),
    IWDT_RSTEN1_GPTIMC1_MASK = (int)(1 << 5),
    IWDT_RSTEN1_ADTIM1_MASK = (int)(1 << 6),
    IWDT_RSTEN1_ADTIM2_MASK = (int)(1 << 7),
    IWDT_RSTEN1_PWM_MASK = (int)(1 << 8),
    IWDT_RSTEN1_TACH_MASK = (int)(1 << 9),
    IWDT_RSTEN1_I2C1_MASK = (int)(1 << 10),
    IWDT_RSTEN1_I2C2_MASK = (int)(1 << 11),
    IWDT_RSTEN1_I2C3_MASK = (int)(1 << 12),
    IWDT_RSTEN1_I2C4_MASK = (int)(1 << 13),
    IWDT_RSTEN1_I2C5_MASK = (int)(1 << 14),
    IWDT_RSTEN1_I2C6_MASK = (int)(1 << 15),
    IWDT_RSTEN1_I2C7_MASK = (int)(1 << 16),
    IWDT_RSTEN1_I2C8_MASK = (int)(1 << 17),
    IWDT_RSTEN1_I2C9_MASK = (int)(1 << 18),
    IWDT_RSTEN1_I2C10_MASK = (int)(1 << 19),
    IWDT_RSTEN1_I2C11_MASK = (int)(1 << 20),
    IWDT_RSTEN1_I2C12_MASK = (int)(1 << 21),
    IWDT_RSTEN1_I2C13_MASK = (int)(1 << 22),
    IWDT_RSTEN1_I2C14_MASK = (int)(1 << 23),
    IWDT_RSTEN1_I2C15_MASK = (int)(1 << 24),
    IWDT_RSTEN1_I2C16_MASK = (int)(1 << 25),
    IWDT_RSTEN1_UART1_MASK = (int)(1 << 26),
    IWDT_RSTEN1_UART2_MASK = (int)(1 << 27),
    IWDT_RSTEN1_UART3_MASK = (int)(1 << 28),
    IWDT_RSTEN1_UART4_MASK = (int)(1 << 29),
    IWDT_RSTEN1_UART5_MASK = (int)(1 << 30),
    IWDT_RSTEN1_UART6_MASK = (int)(1 << 31),
};

enum IWDT_REG_PER_RSTEN2_FIELD
{
    IWDT_RSTEN2_UART7_POS = 0,
    IWDT_RSTEN2_UART8_POS = 1,
    IWDT_RSTEN2_UART9_POS = 2,
    IWDT_RSTEN2_UART10_POS = 3,
    IWDT_RSTEN2_UART11_POS = 4,
    IWDT_RSTEN2_UART12_POS = 5,
    IWDT_RSTEN2_SGPIO1_MST_POS = 6,
    IWDT_RSTEN2_SGPIO2_MST_POS = 7,
    IWDT_RSTEN2_SGPIO1_MON_POS = 8,
    IWDT_RSTEN2_SGPIO2_MON_POS = 9,
    IWDT_RSTEN2_PECI1_POS = 10,
    IWDT_RSTEN2_PECI2_POS = 11,
    IWDT_RSTEN2_SPI1_POS = 12,
    IWDT_RSTEN2_SPI2_POS = 13,
    IWDT_RSTEN2_SPI3_POS = 14,
    IWDT_RSTEN2_SPI4_POS = 15,
    IWDT_RSTEN2_SPIS1_POS = 16,
    IWDT_RSTEN2_SPIS2_POS = 17,
    IWDT_RSTEN2_ADC1_POS = 18,
    IWDT_RSTEN2_ADC2_POS = 19,
    IWDT_RSTEN2_EXTI1_POS = 20,
    IWDT_RSTEN2_EXTI2_POS = 21,
    IWDT_RSTEN2_EXTI3_POS = 22,
    IWDT_RSTEN2_EXTI4_POS = 23,
    IWDT_RSTEN2_MJTAG1_POS = 24,
    IWDT_RSTEN2_MJTAG2_POS = 25,
    IWDT_RSTEN2_MJTAG3_POS = 26,
    IWDT_RSTEN2_I3C1_POS = 27,
    IWDT_RSTEN2_I3C2_POS = 28,
    IWDT_RSTEN2_I3C3_POS = 29,
    IWDT_RSTEN2_I3C4_POS = 30,
    IWDT_RSTEN2_I3C5_POS = 31,
    IWDT_RSTEN2_ALL_MASK = (int)(0xffffffff),
    IWDT_RSTEN2_UART7_MASK = (int)(1 << 0),
    IWDT_RSTEN2_UART8_MASK = (int)(1 << 1),
    IWDT_RSTEN2_UART9_MASK = (int)(1 << 2),
    IWDT_RSTEN2_UART10_MASK = (int)(1 << 3),
    IWDT_RSTEN2_UART11_MASK = (int)(1 << 4),
    IWDT_RSTEN2_UART12_MASK = (int)(1 << 5),
    IWDT_RSTEN2_SGPIO1_MST_MASK = (int)(1 << 6),
    IWDT_RSTEN2_SGPIO2_MST_MASK = (int)(1 << 7),
    IWDT_RSTEN2_SGPIO1_MON_MASK = (int)(1 << 8),
    IWDT_RSTEN2_SGPIO2_MON_MASK = (int)(1 << 9),
    IWDT_RSTEN2_PECI1_MASK = (int)(1 << 10),
    IWDT_RSTEN2_PECI2_MASK = (int)(1 << 11),
    IWDT_RSTEN2_SPI1_MASK = (int)(1 << 12),
    IWDT_RSTEN2_SPI2_MASK = (int)(1 << 13),
    IWDT_RSTEN2_SPI3_MASK = (int)(1 << 14),
    IWDT_RSTEN2_SPI4_MASK = (int)(1 << 15),
    IWDT_RSTEN2_SPIS1_MASK = (int)(1 << 16),
    IWDT_RSTEN2_SPIS2_MASK = (int)(1 << 17),
    IWDT_RSTEN2_ADC1_MASK = (int)(1 << 18),
    IWDT_RSTEN2_ADC2_MASK = (int)(1 << 19),
    IWDT_RSTEN2_EXTI1_MASK = (int)(1 << 20),
    IWDT_RSTEN2_EXTI2_MASK = (int)(1 << 21),
    IWDT_RSTEN2_EXTI3_MASK = (int)(1 << 22),
    IWDT_RSTEN2_EXTI4_MASK = (int)(1 << 23),
    IWDT_RSTEN2_MJTAG1_MASK = (int)(1 << 24),
    IWDT_RSTEN2_MJTAG2_MASK = (int)(1 << 25),
    IWDT_RSTEN2_MJTAG3_MASK = (int)(1 << 26),
    IWDT_RSTEN2_I3C1_MASK = (int)(1 << 27),
    IWDT_RSTEN2_I3C2_MASK = (int)(1 << 28),
    IWDT_RSTEN2_I3C3_MASK = (int)(1 << 29),
    IWDT_RSTEN2_I3C4_MASK = (int)(1 << 30),
    IWDT_RSTEN2_I3C5_MASK = (int)(1 << 31),
};

enum IWDT_REG_PER_RSTEN3_FIELD
{
    IWDT_RSTEN3_I3C6_POS = 0,
    IWDT_RSTEN3_I3C7_POS = 1,
    IWDT_RSTEN3_I3C8_POS = 2,
    IWDT_RSTEN3_I3C9_POS = 3,
    IWDT_RSTEN3_I3C10_POS = 4,
    IWDT_RSTEN3_I3C11_POS = 5,
    IWDT_RSTEN3_I3C12_POS = 6,
    IWDT_RSTEN3_I3C13_POS = 7,
    IWDT_RSTEN3_I3C14_POS = 8,
    /* IWDT_RSTEN3_RESERVED_POS = 9, */
    /* IWDT_RSTEN3_RESERVED_POS = 10, */
    IWDT_RSTEN3_KSCAN_POS = 11,
    IWDT_RSTEN3_PS2IF1_POS = 12,
    IWDT_RSTEN3_PS2IF2_POS = 13,
    IWDT_RSTEN3_OWM_POS = 14,
    IWDT_RSTEN3_CEC_POS = 15,
    IWDT_RSTEN3_PIS_POS = 16,
    IWDT_RSTEN3_FILTER_POS = 17,
    IWDT_RSTEN3_SPI_FLT1_POS = 18,
    IWDT_RSTEN3_SPI_FLT2_POS = 19,
    IWDT_RSTEN3_SPI_FLT3_POS = 20,
    IWDT_RSTEN3_SPI_FLT4_POS = 21,
    IWDT_RSTEN3_SMB_FLT1_POS = 22,
    IWDT_RSTEN3_SMB_FLT2_POS = 23,
    IWDT_RSTEN3_SMB_FLT3_POS = 24,
    IWDT_RSTEN3_SMB_FLT4_POS = 25,
    IWDT_RSTEN3_PDM_POS = 26,
    IWDT_RSTEN3_TRNG1_POS = 27,
    IWDT_RSTEN3_TRNG2_POS = 28,
    /* IWDT_RSTEN3_RESERVED_POS = 29, */
    IWDT_RSTEN3_PARAL_POS = 30,
    IWDT_RSTEN3_OTBN_POS = 31,
    IWDT_RSTEN3_ALL_MASK = (int)(0xdffff9ff),
    IWDT_RSTEN3_I3C6_MASK = (int)(1 << 0),
    IWDT_RSTEN3_I3C7_MASK = (int)(1 << 1),
    IWDT_RSTEN3_I3C8_MASK = (int)(1 << 2),
    IWDT_RSTEN3_I3C9_MASK = (int)(1 << 3),
    IWDT_RSTEN3_I3C10_MASK = (int)(1 << 4),
    IWDT_RSTEN3_I3C11_MASK = (int)(1 << 5),
    IWDT_RSTEN3_I3C12_MASK = (int)(1 << 6),
    IWDT_RSTEN3_I3C13_MASK = (int)(1 << 7),
    IWDT_RSTEN3_I3C14_MASK = (int)(1 << 8),
    /* IWDT_RSTEN3_RESERVED_MASK = (int)(1 << 9), */
    /* IWDT_RSTEN3_RESERVED_MASK = (int)(1 << 10), */
    IWDT_RSTEN3_KSCAN_MASK = (int)(1 << 11),
    IWDT_RSTEN3_PS2IF1_MASK = (int)(1 << 12),
    IWDT_RSTEN3_PS2IF2_MASK = (int)(1 << 13),
    IWDT_RSTEN3_OWM_MASK = (int)(1 << 14),
    IWDT_RSTEN3_CEC_MASK = (int)(1 << 15),
    IWDT_RSTEN3_PIS_MASK = (int)(1 << 16),
    IWDT_RSTEN3_FILTER_MASK = (int)(1 << 17),
    IWDT_RSTEN3_SPI_FLT1_MASK = (int)(1 << 18),
    IWDT_RSTEN3_SPI_FLT2_MASK = (int)(1 << 19),
    IWDT_RSTEN3_SPI_FLT3_MASK = (int)(1 << 20),
    IWDT_RSTEN3_SPI_FLT4_MASK = (int)(1 << 21),
    IWDT_RSTEN3_SMB_FLT1_MASK = (int)(1 << 22),
    IWDT_RSTEN3_SMB_FLT2_MASK = (int)(1 << 23),
    IWDT_RSTEN3_SMB_FLT3_MASK = (int)(1 << 24),
    IWDT_RSTEN3_SMB_FLT4_MASK = (int)(1 << 25),
    IWDT_RSTEN3_PDM_MASK = (int)(1 << 26),
    IWDT_RSTEN3_TRNG1_MASK = (int)(1 << 27),
    IWDT_RSTEN3_TRNG2_MASK = (int)(1 << 28),
    /* IWDT_RSTEN3_RESERVED_MASK = (int)(1 << 29), */
    IWDT_RSTEN3_PARAL_MASK = (int)(1 << 30),
    IWDT_RSTEN3_OTBN_MASK = (int)(1 << 31),
};

enum IWDT_REG_PER_RSTEN4_FIELD
{
    IWDT_RSTEN4_CACHE1_POS = 0,
    IWDT_RSTEN4_CACHE2_POS = 1,
    IWDT_RSTEN4_QSPI1_POS = 2,
    IWDT_RSTEN4_QSPI2_POS = 3,
    IWDT_RSTEN4_USB1_POS = 4,
    IWDT_RSTEN4_USB2_POS = 5,
    IWDT_RSTEN4_DMAC1_POS = 6,
    IWDT_RSTEN4_DMAC2_POS = 7,
    IWDT_RSTEN4_ESPI1_POS = 8,
    IWDT_RSTEN4_ESPI2_POS = 9,
    IWDT_RSTEN4_LPC1_POS = 10,
    IWDT_RSTEN4_LPC2_POS = 11,
    IWDT_RSTEN4_FDCAN_POS = 12,
    IWDT_RSTEN4_PSRAM_POS = 13,
    IWDT_RSTEN4_ETH1_POS = 14,
    IWDT_RSTEN4_ETH2_POS = 15,
    IWDT_RSTEN4_EMMC1_POS = 16,
    IWDT_RSTEN4_EMMC2_POS = 17,
    IWDT_RSTEN4_LTPI_SCM_POS = 18,
    IWDT_RSTEN4_LTPI_HPM_POS = 19,
    IWDT_RSTEN4_LTPI_PHY_POS = 20,
    /* IWDT_RSTEN4_RESERVED_POS = 21, */
    IWDT_RSTEN4_CALC_CRC_POS = 22,
    IWDT_RSTEN4_CALC_POS = 23,
    IWDT_RSTEN4_CRYPT_POS = 24,
    IWDT_RSTEN4_OTP_CTRL_POS = 25,
    IWDT_RSTEN4_CALC_SHA_POS = 26,
    IWDT_RSTEN4_CALC_SM4_POS = 27,
    IWDT_RSTEN4_TPM_SPIS1_POS = 28,
    IWDT_RSTEN4_TPM_SPIS2_POS = 29,
    IWDT_RSTEN4_NIST_TRNG_POS = 30,
    /* IWDT_RSTEN4_RESERVED_POS = 31, */
    IWDT_RSTEN4_ALL_MASK = (int)(0x7fdfffff),
    IWDT_RSTEN4_CACHE1_MASK = (int)(1 << 0),
    IWDT_RSTEN4_CACHE2_MASK = (int)(1 << 1),
    IWDT_RSTEN4_QSPI1_MASK = (int)(1 << 2),
    IWDT_RSTEN4_QSPI2_MASK = (int)(1 << 3),
    IWDT_RSTEN4_USB1_MASK = (int)(1 << 4),
    IWDT_RSTEN4_USB2_MASK = (int)(1 << 5),
    IWDT_RSTEN4_DMAC1_MASK = (int)(1 << 6),
    IWDT_RSTEN4_DMAC2_MASK = (int)(1 << 7),
    IWDT_RSTEN4_ESPI1_MASK = (int)(1 << 8),
    IWDT_RSTEN4_ESPI2_MASK = (int)(1 << 9),
    IWDT_RSTEN4_LPC1_MASK = (int)(1 << 10),
    IWDT_RSTEN4_LPC2_MASK = (int)(1 << 11),
    IWDT_RSTEN4_FDCAN_MASK = (int)(1 << 12),
    IWDT_RSTEN4_PSRAM_MASK = (int)(1 << 13),
    IWDT_RSTEN4_ETH1_MASK = (int)(1 << 14),
    IWDT_RSTEN4_ETH2_MASK = (int)(1 << 15),
    IWDT_RSTEN4_EMMC1_MASK = (int)(1 << 16),
    IWDT_RSTEN4_EMMC2_MASK = (int)(1 << 17),
    IWDT_RSTEN4_LTPI_SCM_MASK = (int)(1 << 18),
    IWDT_RSTEN4_LTPI_HPM_MASK = (int)(1 << 19),
    IWDT_RSTEN4_LTPI_PHY_MASK = (int)(1 << 20),
    /* IWDT_RSTEN4_RESERVED_MASK = (int)(1 << 21), */
    IWDT_RSTEN4_CALC_CRC_MASK = (int)(1 << 22),
    IWDT_RSTEN4_CALC_MASK = (int)(1 << 23),
    IWDT_RSTEN4_CRYPT_MASK = (int)(1 << 24),
    IWDT_RSTEN4_OTP_CTRL_MASK = (int)(1 << 25),
    IWDT_RSTEN4_CALC_SHA_MASK = (int)(1 << 26),
    IWDT_RSTEN4_CALC_SM4_MASK = (int)(1 << 27),
    IWDT_RSTEN4_TPM_SPIS1_MASK = (int)(1 << 28),
    IWDT_RSTEN4_TPM_SPIS2_MASK = (int)(1 << 29),
    IWDT_RSTEN4_NIST_TRNG_MASK = (int)(1 << 30),
    /* IWDT_RSTEN4_RESERVED_MASK = (int)(1 << 31), */
};

enum IWDT_REG_PER_RSTEN5_FIELD
{
    IWDT_RSTEN5_SHA512_POS = 0,
    IWDT_RSTEN5_OTFAD_AES_POS = 1,
    IWDT_RSTEN5_ALL_MASK = (int)(0x3),
    IWDT_RSTEN5_SHA512_MASK = (int)(1 << 0),
    IWDT_RSTEN5_OTFAD_AES_MASK = (int)(1 << 1),
};

#ifdef __cplusplus
}
#endif

#endif
