{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4356, "design__instance__area": 74311.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 90, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 7, "power__internal__total": 0.055976659059524536, "power__switching__total": 0.020648440346121788, "power__leakage__total": 1.1516802942423965e-06, "power__total": 0.076626256108284, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.395682, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.395682, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.585975, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.854058, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.585975, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.963775, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 90, "design__max_cap_violation__count": 7, "clock__skew__worst_hold": 0.716939, "clock__skew__worst_setup": 0.253892, "timing__hold__ws": 0.263719, "timing__setup__ws": -3.253049, "timing__hold__tns": 0.0, "timing__setup__tns": -136.74614, "timing__hold__wns": 0.0, "timing__setup__wns": -3.253049, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.263719, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 367, "timing__setup_r2r__ws": -3.054424, "timing__setup_r2r_vio__count": 334, "design__die__bbox": "0.0 0.0 417.13 435.05", "design__core__bbox": "6.72 15.68 409.92 415.52", "design__io": 55, "design__die__area": 181472, "design__core__area": 161215, "design__instance__count__stdcell": 4356, "design__instance__area__stdcell": 74311.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.460948, "design__instance__utilization__stdcell": 0.460948, "floorplan__design__io": 53, "design__io__hpwl": 10680659, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 81236.5, "design__violations": 0, "design__instance__count__setup_buffer": 30, "design__instance__count__hold_buffer": 5, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2239, "route__net__special": 2, "route__drc_errors__iter:1": 615, "route__wirelength__iter:1": 93311, "route__drc_errors__iter:2": 58, "route__wirelength__iter:2": 92610, "route__drc_errors__iter:3": 35, "route__wirelength__iter:3": 92507, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 92496, "route__drc_errors": 0, "route__wirelength": 92496, "route__vias": 14204, "route__vias__singlecut": 14204, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 684.41, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 90, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 7, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.704347, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.704347, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.407417, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.093318, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -118.078659, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.093318, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.324914, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 124, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.93613, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 113, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 90, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 7, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.258232, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.258232, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.266652, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.04177, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.266652, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.503524, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 90, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 7, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.389542, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.389542, "timing__hold__ws__corner:min_tt_025C_5v00": 0.581391, "timing__setup__ws__corner:min_tt_025C_5v00": 1.93053, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.581391, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.020198, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 90, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 7, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.693744, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.693744, "timing__hold__ws__corner:min_ss_125C_4v50": 0.451036, "timing__setup__ws__corner:min_ss_125C_4v50": -2.958847, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -103.680779, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.958847, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.316654, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 116, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.837178, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 105, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 90, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.253892, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.253892, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.263719, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.084301, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.263719, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.54, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 90, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 7, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.402942, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.402942, "timing__hold__ws__corner:max_tt_025C_5v00": 0.591485, "timing__setup__ws__corner:max_tt_025C_5v00": 1.762299, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.591485, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.896302, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 90, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 7, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.716939, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.716939, "timing__hold__ws__corner:max_ss_125C_4v50": 0.35548, "timing__setup__ws__corner:max_ss_125C_4v50": -3.253049, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": -136.74614, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.253049, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.334672, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 127, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.054424, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 116, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 90, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 7, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.263342, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.263342, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.270171, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.982182, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.270171, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.460135, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.98556, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.00193915, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.014438, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0152262, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00189169, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0152262, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00194, "ir__drop__worst": 0.0144, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}