// Seed: 1461685335
module module_0 (
    output tri0 id_0
);
  assign id_0 = -1;
  assign module_2.id_17 = 0;
  wire id_2, id_3, id_4;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1
    , id_5,
    input wire id_2,
    output wand id_3
);
  wire id_6;
  if (1) initial @(1 == -1 !== -1) #1 id_5 <= id_0;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
  assign id_3 = id_0;
  assign id_3 = (id_2);
  always #id_7;
endmodule
module module_2 (
    output supply1 id_0,
    input wand id_1[-1  &&  1 : 1 'b0],
    output supply0 id_2,
    input wand id_3,
    input tri id_4,
    output logic id_5,
    input tri id_6,
    input wand id_7,
    input uwire id_8,
    output wire id_9,
    input wor id_10,
    output wand id_11,
    input supply0 id_12,
    output supply0 id_13,
    input supply0 id_14,
    input supply0 id_15,
    output supply1 id_16,
    input wire id_17
);
  initial id_5 <= -1;
  module_0 modCall_1 (id_0);
  generate
    wire id_19;
  endgenerate
endmodule
