Session,Session Name,Proceeding Order,Submission No.,Title,Authors1-A,DRAM,1,450,Banshee: Bandwidth-Efficient DRAM Caching Via Software/Hardware Cooperation ,Xiangyao Yu; Christopher Hughes; Nadathur Satish; Onur Mutlu; Srinivas Devadas1-A,DRAM,2,269,ConTutto - A Novel FPGA-based Prototyping Platform Enabling Innovation in the Memory Subsystem of a Server Class Processor ,Bharat Sukhwani:IBM Research ;Thomas Roewer:IBM Research ;Charles L. Haymes:IBM Research ;Kyu-Hyoun Kim:IBM Research ;Adam J. McPadden:IBM ;Daniel M. Dreps:IBM ;Dean Sanner:IBM ;Jan Van Lunteren:IBM Research ;Sameh Asaad:IBM Research1-A,DRAM,3,41,Detecting and Mitigating Data-Dependent DRAM Failures by Exploiting Current Memory Content ,Samira Khan:University of Virginia ;Chris Wilkerson:Intel ;Zhe Wang:Intel ;Alaa Alameldeen:Intel ;Donghyuk Lee:NVIDIA ;Onur Mutlu:ETH Zurich1-A,DRAM,4,355,Fine-Grained DRAM: Energy Efficient DRAM for Extreme Bandwidth Systems ,Mike O'Connor:NVIDIA / UT-Austin ;Niladrish Chatterjee:NVIDIA ;Donghyuk Lee:NVIDIA ;John Wilson:NVIDIA ;Aditya Agrawal:NVIDIA ;Stephen W. Keckler:NVIDIA / UT-Austin ;William J. Dally:NVIDIA / Stanford1-B,Accelerators,5,207,UDP: A Programmable Accelerator for Extract-Transform-Load Workloads and More ,Yuanwei Fang:University of Chicago ;Chen Zou:University of Chicago ;Aaron J. Elmore:University of Chicago ;Andrew A. Chien:University of Chicago and Argonne National Laboratory1-B,Accelerators,6,339,UNFOLD: A Memory-Efficient Speech Recognizer Using On-The-Fly WFST Composition ,Reza Yazdani:Universitat Politecnica de Catalunya ;Jose-Maria Arnau:Universitat Politecnica de Catalunya ;Antonio Gonzalez:Universitat Politecnica de Catalunya1-B,Accelerators,7,8,IDEAL: Image DEnoising AcceLerator ,Mostafa Mahmoud:University of Toronto ;Bojian Zheng:University of Toronto ;Alberto Delmas Lascorz:University of Toronto ; Felix Heide: Stanford University/Algolux; Jonathan Assouline: Algolux; Paul Boucher: Algolux; Emmanuel Onzon: Algolux;Andreas Moshovos:University of Toronto1-B,Accelerators,8,426,Pipelining a Triggered Processing Element ,Thomas J. Repetti:Columbia University ;Joao Pedro Cerqueira:Columbia University ;Martha A. Kim:Columbia University ;Mingoo Seok:Columbia University2-A,GPUs-I,9,72,Efficient Exception Handling Support for GPUs ,Ivan Tanasic:Universitat Politecnica de Catalunya / Barcelona Supercomputing Center ;Isaac Gelado:NVIDIA ;Marc Jorda:Barcelona Supercomputing Center ;Eduard Ayguade:Universitat Politecnica de Catalunya / Barcelona Supercomputing Center ;Nacho Navarro:Universitat Politecnica de Catalunya / Barcelona Supercomputing Center2-A,GPUs-I,10,265,Beyond the Socket: NUMA-Aware GPUs ,Ugljesa Milic:Barcelona Supercomputing Center / Universitat Politecnica de Catalunya ;Oreste Villa:Nvidia ;Evgeny Bolotin:Nvidia ;Akhil Arunkumar:Arizona State University ;Eiman Ebrahimi:Nvidia ;Aamer Jaleel:Nvidia ;Alex Ramirez:Google ;David Nellans:Nvidia2-A,GPUs-I,11,159,MOSAIC: A Transparent Hardware-Software Cooperative Memory Management in GPU,Rachata Ausavarungnirun:Carnegie Mellon University ;Christopher J. Rossbach:UT Austin and VMware Research Group ;Joshua Landgraf:UT Austin ;Vance Miller:UT Austin ;Saugata Ghose:Carnegie Mellon University ;Jayneel Gandhi:VMware Research Group ;Onur Mutlu:ETH Zurich / Carnegie Mellon University2-A,GPUs-I,12,153,RegLess: Just-in-Time Operand Staging for GPUs ,John Kloosterman:University of Michigan ;Jon Beaumont:University of Michigan ;Davoud Anoushe Jamshidi:University of Michigan ;Jonathan Bailey:University of Michigan ;Trevor Mudge:University of Michigan ;Scott Mahlke:University of Michigan2-A,GPUs-I,13,80,SCRATCH: An End-to-end Application-aware Soft-GPGPU Architecture and Trimming Tool ,Pedro Duarte:Instituto de Telecomunicacoes. University of Coimbra. Portugal ;Pedro Tomas:INESC-ID. Instituto Superior Tecnico. Universidade de Lisboa. Portugal ;Gabriel Falcao:Instituto de Telecomunicacoes. University of Coimbra. Portugal2-B,Non-Volatile Memory/Storage,14,305,Proteus: A Flexible and Fast Software Supported Hardware Logging approach for NVM ,Seunghee Shin:North Carolina State University ;Satish Kumar Tirukkovalluri:North Carolina State University ;James Tuck:North Carolina State University ;Yan Solihin:North Carolina State University2-B,Non-Volatile Memory/Storage,15,342,Efficient Support of Position Independence on Non-Volatile Memory ,Guoyang Chen:Qualcomm ;Lei Zhang:NCSU ;Richa Budhiraja:Qualcomm ;Xipeng Shen:NCSU ;Youfeng Wu:Intel2-B,Non-Volatile Memory/Storage,16,262,Incidental Computing on IoT Nonvolatile Processors ,Kaisheng Ma: Penn State; Xuqing Li: Penn State; Jinyang Li:Tsinghua Univ.; Yongpan Liu: Tsinghua Univ.; Yuan Xie:UCSB; Jack Sampson:Penn State; Mahmut Taylan Kandemir:Penn State; Vijaykrishnan Narayanan:Penn State;2-B,Non-Volatile Memory/Storage,17,435,Summarizer: Trading Communication with Computing Near Storage ,Gunjae Koo:University of Southern California ;Kiran Kumar Matam:University of Southern California ; Te I:North Carolina State University ;H. V. Krishna Giri Narra:University of Southern California ;Jing Li:University of California. San Diego ;Hung-Wei Tseng:North Carolina State University ;Steven Swanson:University of California. San Diego ;Murali Annavaram:University of Southern California2-B,Non-Volatile Memory/Storage,18,397,Memory Cocktail Therapy: A General Learning-Based Framework to Optimize Dynamic Tradeoffs in NVMs ,Zhaoxia Deng:University of California. Santa Barbara ;Lunkai Zhang:University of Chicago ;Nikita Mishra:University of Chicago ;Henry Hoffmann:University of Chicago ;Fred Chong:University of Chicago3-A,In/Near Memory Computing,19,223,A Many-core Architecture for In-Memory Data Processing ,Sandeep R Agrawal:Oracle Labs ;Sam Idicula:Oracle Labs ;Arun Raghavan:Oracle Labs ;Evangelos Vlachos:Oracle Labs ;Venkatraman Govindaraju:Oracle Labs ;Venkatanathan Varadarajan:Oracle Labs ;Cagri Balkesen:Oracle Labs ;Georgios Giannikis:Oracle Labs ;Charlie Roth:NXP ;Nipun Agarwal:Oracle Labs ;Eric Sedlar:Oracle Labs3-A,In/Near Memory Computing,20,224,Cache Automaton ,Arun Subramaniyan:University of Michigan ;Jingcheng Wang:University of Michigan ;Ezhil R. M. Balasubramanian:University of Michigan ;David Blaauw:University of Michigan ;Dennis Sylvester:University of Michigan ;Reetuparna Das:University of Michigan3-A,In/Near Memory Computing,21,347,Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology ,Vivek Seshadri:Microsoft Research India ;Donghyuk Lee:NVIDIA Research ;Thomas Mullins:Intel ;Hasan Hassan:ETH Zurich ;Amirali Boroumand:CMU ;Jeremie Kim:ETH Zurich ;Michael A. Kozuch:Intel ;Onur Mutlu:ETH Zurich ;Phillip B. Gibbons:CMU ;Todd C. Mowry:CMU3-A,In/Near Memory Computing,22,167,DRISA: A DRAM-based Reconfigurable In-Situ Accelerator ,Shuangchen Li:University of California. Santa Barbara ;Dimin Niu:Samsung ;Krishna T. Malladi:Samsung ;Hongzhong Zheng:Samsung ;Bob Brennan:Samsung ;Yuan Xie:University of California. Santa Barbara3-A,In/Near Memory Computing,23,328,PageForge: A Near-Memory Content-Aware Page-Merging Architecture ,Dimitrios Skarlatos:University of Illinois at Urbana-Champaign ;Nam Sung Kim:University of Illinois at Urbana-Champaign ;Josep Torrellas:University of Illinois at Urbana-Champaign3-B,Security,24,125,RHMD: Evasion-Resilient Hardware Malware Detectors ,Khaled N. Khasawneh:University of California. Riverside ;Nael Abu-Ghazaleh:University of California. Riverside ;Dmitry Ponomarev:Binghamton University ;Lei Yu:Binghamton University3-B,Security,25,95,Software-based Gate-level Information Flow Security for IoT Systems ,Hari Cherupalli:University of Minnesota ;Henry Duwe:University of Illinois ;Weidong Ye:University of Illinois ;Rakesh Kumar:University of Illinois ;John Sartori:University of Minnesota3-B,Security,26,380,How secure is your cache against side-channel attacks? ,Zecheng He:Princeton University ;Ruby B. Lee:Princeton University3-B,Security,27,303,Constructing and Characterizing Covert Channels on GPGPUs ,Hoda Naghibijouybari:University of California. Riverside ;Khaled Khasawneh:University of California. Riverside ;Nael Abu-Ghazaleh:University of California. Riverside4-A,Deep Learning,28,184,	Scale-Out Acceleration for Machine Learning,Jongse Park:Georgia Institute of Technology ;Hardik Sharma:Georgia Institute of Technology ;Divya Mahajan:Georgia Institute of Technology ;Joon Kyung Kim:Georgia Institute of Technology ;Hadi Esmaeilzadeh:University of California, San Diego4-A,Deep Learning,29,206,Bit-Pragmatic Deep Neural Network Computing ,Jorge Albericio:NVIDIA ;Patrick Judd:University of Toronto ;Alberto Delmas:University of Toronto ;Sayeh Sharify:University of Toronto ;Gerard O'Leary:University of Toronto ;Roman Genov:University of Toronto ;Andreas Moshovos:University of Toronto4-A,Deep Learning,30,433,CirCNN: Accelerating and Compressing Deep Neural Networks Using Block-Circulant Weight Matrices ,Caiwen Ding:Syracuse University ;Siyu Liao:City University of New York. City College; Yanzhi Wang:Syracuse University;Zhe Li:Syracuse University; Ning Liu:Syracuse University; Youwei Zhuo:University of Southern California ; Chao Wang:University of Southern California;Xuehai Qian:University of Southern California ;Yu Bai:California State University Fullerton ;Geng Yuan:Syracuse University ;Xiaolong Ma:Syracuse University ;Yipeng Zhang:Syracuse University ;Jian Tang:Syracuse University ;Qinru Qiu:Syracuse University ;Xue Lin:Northeastern University ;Bo Yuan:City University of New York. City College4-B,Prediction,31,31,Using Branch Predictors to Predict Brain Activity in Brain-Machine Implants ,Abhishek Bhattacharjee:Rutgers University/Princeton University4-B,Prediction,32,78,Load Value Prediction via Path-based Address Prediction: Avoiding Mispredictions due to Conflicting Stores ,Rami Sheikh:Qualcomm Technologies. Inc. ;Harold W. Cain:Qualcomm Datacenter Technologies. Inc. ;Raguram Damodaran:Qualcomm Technologies. Inc.4-B,Prediction,33,14,Multiperspective Reuse Prediction ,Daniel A. Jiménez:Texas A&M ;Elvira Teran:Texas A&M5-A,Consistency/Coherency Translation,34,403,CSALT: Context Switch Aware Large TLB ,Yashwant Marathe:The University of Texas at Austin ;Nagendra Gulur:Texas Instruments ;Jee Ho Ryoo:The University of Texas at Austin ;Shuang Song:The University of Texas at Austin ;Lizy K. John:The University of Texas at Austin5-A,Consistency/Coherency Translation,35,276,RTLCheck: Verifying the Memory Consistency of RTL Designs ,Yatin A. Manerkar:Princeton University ;Daniel Lustig:NVIDIA ;Margaret Martonosi:Princeton University ;Michael Pellauer:NVIDIA5-A,Consistency/Coherency Translation,36,118,Architecting Hierarchical Coherence Protocols for Push-button Parametric Verification ,Opeoluwa Matthews:Duke University ;Daniel J. Sorin:Duke University5-A,Consistency/Coherency Translation,37,43,PARSNIP: Performant Architecture for Race Safety with No Impact on Precision ,Yuanfeng Peng:University of Pennsylvania ;Benjamin P. Wood:Wellesley College ;Joseph Devietti:University of Pennsylvania5-B,Energy,38,288,Harnessing Voltage Margins for Energy Efficiency in Multicore CPUs ,George Papadimitriou:University of Athens ;Manolis Kaliorakis:University of Athens ;Athanasios Chatzidimitriou:University of Athens ;Dimitris Gizopoulos:University of Athens ;Peter Lawthers:AppliedMicro ;Shidhartha Das:ARM5-B,Energy,39,53,Race-To-Sleep + Content Caching + Display Caching: A Recipe for Energy-efficient Video Streaming on Handhelds ,Haibo Zhang:Penn State ;Prasanna Venkatesh Rengasamy:Penn State ;Shulin Zhao:Penn State ;Nachiappan Chidambaram Nachiappan:Penn State ;Anand Sivasubramaniam:Penn State ;Mahmut Kandemir:Penn State ;Ravi Iyer:Intel ;Chita R. Das:Penn State5-B,Energy,40,39,BVF: Enabling Significant On-Chip Power Savings via Bit-Value-Favor for Throughput Processors ,Ang Li:Pacific Northwest National Laboratory ;Wenfeng Zhao:University of Minnesota ;Shuaiwen Leon Song:Pacific Northwest National Laboratory5-B,Energy,41,390,Xylem: Enhancing Vertical Thermal Conduction in 3D Processor-Memory Stacks ,Aditya Agrawal:UIUC ;Josep Torrellas:UIUC ;Sachin Idgunji:Nvidia6-A,GPUs-II,42,243,Unleashing the Power of GPU for Physically Based Rendering via Dynamic Ray Shuffling ,Yashuai Lv:Academy of Equipment ;Libo Huang:National University of Defense Technology ;Li Shen:National University of Defense Technology ;Zhiying Wang:National University of Defense Technology6-A,GPUs-II,43,105,GPUpd: A Fast and Scalable Multi-GPU Architecture Using Cooperative Projection and Distribution ,Youngsok Kim:Seoul National University;Jae-Eon Jo:POSTECH;Hanhwi Jang:POSTECH;Minsoo Rhu:POSTECH;Hanjun Kim:POSTECH;Jangwoo Kim:Seoul National University6-A,GPUs-II,44,177,VersaPipe: A Versatile Programming Framework for Pipelined Computing on GPU ,Zhen Zheng:Tsinghua University ;Chanyoung Oh:University of Seoul ;Jidong Zhai:Tsinghua University ;Xipeng Shen:North Carolina State University ;Youngmin Yi:University of Seoul ;Wenguang Chen:Tsinghua University6-A,GPUs-II,45,165,WIREFRAME: Supporting Data-dependent Parallelism through Dependency Graph Execution in GPUs ,AmirAli Abdolrashidi:University of California Riverside ;Devashree Tripathy:University of California Riverside ;Mehmet Esat Belviranli:Oak Ridge National Laboratories ;Daniel Wong:University of California Riverside ;Laxmi Narayan Bhuyan:University of California Riverside6-B,OS and System Design,46,217,SchedTask: A Hardware-Assisted Task Scheduler ,Prathmesh Kallurkar:IIT Delhi ;Smruti R. Sarangi:IIT Delhi6-B,OS and System Design,47,101,Exploiting Heterogeneity for Tail Latency and Energy Efficiency ,Md E. Haque:Rutgers University ;Yuxiong He:Microsoft Research ;Sameh Elnikety:Microsoft Research ;Thu D. Nguyen:Rutgers University ;Ricardo Bianchini:Microsoft Research ;Kathryn S. McKinley:Google6-B,OS and System Design,48,45,TMI: Thread Memory Isolation for False Sharing Repair ,Christian DeLozier:University of Pennsylvania ;Ariel Eizenberg:University of Pennsylvania ;Shiliang Hu:Intel ;Gilles Pokam:Intel ;Joseph Devietti:University of Pennsylvania6-B,OS and System Design,49,335,Estimating and Understanding Architectural Risk ,Weilong Cui:University of California. Santa Barbara ;Timothy Sherwood:University of California. Santa Barbara7-A,Unconventional Architectures,50,422,Hybrid Analog-Digital Solution of Nonlinear Partial Differential Equations ,Yipeng Huang:Columbia University ;Ning Guo:Columbia University ;Mingoo Seok:Columbia University ;Yannis Tsividis:Columbia University ;Kyle Mandli:Columbia University ;Simha Sethumadhavan:Columbia University7-A,Unconventional Architectures,51,3,Taming the Instruction Bandwidth of Quantum Computers via Hardware-Managed Error Correction ,Swamit S. Tannu:Georgia Tech ;Zachary A. Myers:Stanford ;Prashant J. Nair:Georgia Tech ;Douglas M. Carmean:Microsoft ;Moinuddin K. Qureshi:Georgia Tech7-A,Unconventional Architectures,52,69,Optimized Surface Code Communication in Superconducting Quantum Computers ,Ali Javadi-Abhari:Princeton University ;Pranav Gokhale:University of Chicago ;Adam Holmes:University of Chicago ;Diana Franklin:University of Chicago ;Kenneth R. Brown:Georgia Institute of Technology ;Margaret Martonosi:Princeton University ;Frederic T. Chong:University of Chicago7-A,Unconventional Architectures,53,188,Architectural Tradeoffs for Biodegradable Computing ,Ting-Jung Chang:Princeton University ;Zhuozhi Yao:Princeton University ;Paul J. Jackson:Princeton University ;Barry P. Rand:Princeton University ;David Wentzlaff:Princeton University7-B,Compilers and Microarchitecture,54,436,Improving the Effectiveness of Searching for Isomorphic Chains in Superword Level Parallelism ,Joonmoo Huh:North Carolina State University ;James Tuck:North Carolina State University7-B,Compilers and Microarchitecture,55,87,Data Movement Aware Computation Partitioning ,Xulong Tang:Penn State ;Orhan Kislal:Penn State ;Mahmut Kandemir:Penn State ;Mustafa Karakoy:TOBB University7-B,Compilers and Microarchitecture,56,106,Mirage Cores: The Illusion of Many Out-of-order Cores Using In-order Hardware ,Shruti Padmanabha:University of Michigan ;Andrew Lukefahr:University of Michigan ;Reetuparna Das:University of Michigan ;Scott Mahlke:University of Michigan7-B,Compilers and Microarchitecture,57,231,Using Intra-Core Loop-Task Accelerators to Improve the Productivity and Performance of Task-Based Parallel Programs,Ji Kim:Cornell University ;Shunning Jiang:Cornell University ;Christopher Torng:Cornell University ;Moyang Wang:Cornell University ;Shreesha Srinath:Cornell University ;Berkin Ilbeyi:Cornell University ;Khalid Al-Hawaj:Cornell University ;Christopher Batten:Cornell University8-A/B,Best Paper Nominees,58,146,Architectural Opportunities for Novel Dynamic EMI Shifting (DEMIS) ,Daphne I. Gorman:UC Santa Cruz ;Jose Renau:UC Santa Cruz ;Matthew Guthaus:UC Santa Cruz8-A/B,Best Paper Nominees,59,108,Addressing Compute and Memory Bottlenecks for DNN Execution on GPUs,Parker Hill:University of Michigan ;Animesh Jain:University of Michigan ;Mason Hill:University of Nevada. Las Vegas ;Babak Zamirai:University of Michigan ;Chang-Hong Hsu:University of Michigan ;Michael Laurenzano:University of Michigan ;Scott Mahlke:University of Michigan ;Lingjia Tang:University of Michigan ;Jason Mars:University of Michigan8-A/B,Best Paper Nominees,60,192,Hardware Supported Persistent Object Address Translation ,Tiancong Wang:NC State University ;Sakthikumaran Sambasivam:NC State University ;Yan Solihin:NC State University ;James Tuck:NC State University8-A/B,Best Paper Nominees,61,79,An Experimental Microarchitecture for a Superconducting Quantum Processor ,X. Fu: QuTech. Delft University of Technology. Computer Engineering Lab. Delft University of Technology; M. A. Rol: QuTech. Delft University of Technology / Kavli Institute of Nanoscience. Delft University of Technology; C. C. Bultink: QuTech. Delft University of Technology / Kavli Institute of Nanoscience. Delft University of Technology; H. van Someren: QuTech. Delft University of Technology. Computer Engineering Lab. Delft University of Technology; N. Khammassi: QuTech. Delft University of Technology. Computer Engineering Lab. Delft University of Technology; I. Ashraf: QuTech. Delft University of Technology. Computer Engineering Lab. Delft University of Technology; R. F. L. Vermeulen: QuTech. Delft University of Technology / Kavli Institute of Nanoscience. Delft University of Technology; J. C. de Sterke: Topic Embedded Systems / QuTech. Delft University of Technology; W. J. Vlothuizen: Netherlands Organisation for Applied Scienti c Research (TNO) / QuTech. Delft University of Technology; R. N. Schouten: QuTech. Delft University of Technology / Kavli Institute of Nanoscience. Delft University of Technology; C. G. Almudever: QuTech. Delft University of Technology. Computer Engineering Lab. Delft University of Technology; L. DiCarlo: QuTech. Delft University of Technology; Kavli Institute of Nanoscience. Delft University of Technology; K. Bertels: QuTech. Delft University of Technology. Computer Engineering Lab. Delft University of Technology