#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jun 12 19:26:44 2019
# Process ID: 7592
# Current directory: E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/impl_1
# Command line: vivado.exe -log ultra_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ultra_wrapper.tcl -notrace
# Log file: E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/impl_1/ultra_wrapper.vdi
# Journal file: E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ultra_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'digilentinc.com:interface:tmds:1.0' found within IP repository 'e:/PYNQ-CNN-ATTEMPT/Digilent-Vivado-IP-Library'.
File in use: e:/PYNQ-CNN-ATTEMPT/Digilent-Vivado-IP-Library/if/tmds_v1_0/tmds.xml
File ignored: e:/PYNQ-CNN-ATTEMPT/Digilent-Vivado-IP-Library/ip/if/tmds_v1_0/tmds.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'digilentinc.com:interface:tmds_rtl:1.0' found within IP repository 'e:/PYNQ-CNN-ATTEMPT/Digilent-Vivado-IP-Library'.
File in use: e:/PYNQ-CNN-ATTEMPT/Digilent-Vivado-IP-Library/if/tmds_v1_0/tmds_rtl.xml
File ignored: e:/PYNQ-CNN-ATTEMPT/Digilent-Vivado-IP-Library/ip/if/tmds_v1_0/tmds_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/PYNQ-CNN-ATTEMPT/Digilent-Vivado-IP-Library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/ULTRA_HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 418.117 ; gain = 110.684
Command: link_design -top ultra_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_smc_0/ultra_axi_smc_0.dcp' for cell 'ultra_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_smc_1_0/ultra_axi_smc_1_0.dcp' for cell 'ultra_i/axi_smc_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_processing_system7_0_0/ultra_processing_system7_0_0.dcp' for cell 'ultra_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_rst_ps7_0_100M_0/ultra_rst_ps7_0_100M_0.dcp' for cell 'ultra_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_rst_ps7_0_200M_0/ultra_rst_ps7_0_200M_0.dcp' for cell 'ultra_i/rst_ps7_0_200M'
INFO: [Project 1-454] Reading design checkpoint 'e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_dma_0_0/ultra_axi_dma_0_0.dcp' for cell 'ultra_i/cnn/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_ultra_0_0/ultra_ultra_0_0.dcp' for cell 'ultra_i/cnn/ultra_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_xbar_0/ultra_xbar_0.dcp' for cell 'ultra_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_auto_cc_0/ultra_auto_cc_0.dcp' for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_auto_pc_0/ultra_auto_pc_0.dcp' for cell 'ultra_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_intc_0_0/ultra_axi_intc_0_0.dcp' for cell 'ultra_i/video/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_vdma_0_0/ultra_axi_vdma_0_0.dcp' for cell 'ultra_i/video/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_color_swap_0_0/ultra_color_swap_0_0.dcp' for cell 'ultra_i/video/color_swap_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_rgb2dvi_0_0/ultra_rgb2dvi_0_0.dcp' for cell 'ultra_i/video/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_v_axi4s_vid_out_0_0/ultra_v_axi4s_vid_out_0_0.dcp' for cell 'ultra_i/video/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_v_tc_0_0/ultra_v_tc_0_0.dcp' for cell 'ultra_i/video/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_xlconcat_0_0/ultra_xlconcat_0_0.dcp' for cell 'ultra_i/video/xlconcat_0'
INFO: [Netlist 29-17] Analyzing 5726 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_processing_system7_0_0/ultra_processing_system7_0_0.xdc] for cell 'ultra_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_processing_system7_0_0/ultra_processing_system7_0_0.xdc] for cell 'ultra_i/processing_system7_0/inst'
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_smc_0/bd_0/ip/ip_1/bd_ef9f_psr_aclk_0_board.xdc] for cell 'ultra_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_smc_0/bd_0/ip/ip_1/bd_ef9f_psr_aclk_0_board.xdc] for cell 'ultra_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_smc_0/bd_0/ip/ip_1/bd_ef9f_psr_aclk_0.xdc] for cell 'ultra_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_smc_0/bd_0/ip/ip_1/bd_ef9f_psr_aclk_0.xdc] for cell 'ultra_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_rst_ps7_0_100M_0/ultra_rst_ps7_0_100M_0_board.xdc] for cell 'ultra_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_rst_ps7_0_100M_0/ultra_rst_ps7_0_100M_0_board.xdc] for cell 'ultra_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_rst_ps7_0_100M_0/ultra_rst_ps7_0_100M_0.xdc] for cell 'ultra_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_rst_ps7_0_100M_0/ultra_rst_ps7_0_100M_0.xdc] for cell 'ultra_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_smc_1_0/bd_0/ip/ip_1/bd_5840_psr_aclk_0_board.xdc] for cell 'ultra_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_smc_1_0/bd_0/ip/ip_1/bd_5840_psr_aclk_0_board.xdc] for cell 'ultra_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_smc_1_0/bd_0/ip/ip_1/bd_5840_psr_aclk_0.xdc] for cell 'ultra_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_smc_1_0/bd_0/ip/ip_1/bd_5840_psr_aclk_0.xdc] for cell 'ultra_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_rst_ps7_0_200M_0/ultra_rst_ps7_0_200M_0_board.xdc] for cell 'ultra_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_rst_ps7_0_200M_0/ultra_rst_ps7_0_200M_0_board.xdc] for cell 'ultra_i/rst_ps7_0_200M/U0'
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_rst_ps7_0_200M_0/ultra_rst_ps7_0_200M_0.xdc] for cell 'ultra_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_rst_ps7_0_200M_0/ultra_rst_ps7_0_200M_0.xdc] for cell 'ultra_i/rst_ps7_0_200M/U0'
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_dma_0_0/ultra_axi_dma_0_0.xdc] for cell 'ultra_i/cnn/axi_dma_0/U0'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_dma_0_0/ultra_axi_dma_0_0.xdc] for cell 'ultra_i/cnn/axi_dma_0/U0'
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_vdma_0_0/ultra_axi_vdma_0_0.xdc] for cell 'ultra_i/video/axi_vdma_0/U0'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_vdma_0_0/ultra_axi_vdma_0_0.xdc] for cell 'ultra_i/video/axi_vdma_0/U0'
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_intc_0_0/ultra_axi_intc_0_0.xdc] for cell 'ultra_i/video/axi_intc_0/U0'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_intc_0_0/ultra_axi_intc_0_0.xdc] for cell 'ultra_i/video/axi_intc_0/U0'
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'ultra_i/video/rgb2dvi_0/U0'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'ultra_i/video/rgb2dvi_0/U0'
Parsing XDC File [E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/constrs_1/new/constr.xdc]
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_dma_0_0/ultra_axi_dma_0_0_clocks.xdc] for cell 'ultra_i/cnn/axi_dma_0/U0'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_dma_0_0/ultra_axi_dma_0_0_clocks.xdc] for cell 'ultra_i/cnn/axi_dma_0/U0'
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_vdma_0_0/ultra_axi_vdma_0_0_clocks.xdc] for cell 'ultra_i/video/axi_vdma_0/U0'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_vdma_0_0/ultra_axi_vdma_0_0_clocks.xdc] for cell 'ultra_i/video/axi_vdma_0/U0'
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_intc_0_0/ultra_axi_intc_0_0_clocks.xdc] for cell 'ultra_i/video/axi_intc_0/U0'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_axi_intc_0_0/ultra_axi_intc_0_0_clocks.xdc] for cell 'ultra_i/video/axi_intc_0/U0'
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_v_axi4s_vid_out_0_0/ultra_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_v_axi4s_vid_out_0_0/ultra_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst'
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_v_tc_0_0/ultra_v_tc_0_0_clocks.xdc] for cell 'ultra_i/video/v_tc_0/U0'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_v_tc_0_0/ultra_v_tc_0_0_clocks.xdc] for cell 'ultra_i/video/v_tc_0/U0'
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'ultra_i/video/rgb2dvi_0/U0'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'ultra_i/video/rgb2dvi_0/U0'
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_auto_cc_0/ultra_auto_cc_0_clocks.xdc] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_auto_cc_0/ultra_auto_cc_0_clocks.xdc] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultra_i/cnn/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultra_i/cnn/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultra_i/cnn/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultra_i/cnn/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultra_i/cnn/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultra_i/cnn/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultra_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultra_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultra_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultra_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultra_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultra_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultra_i/video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultra_i/axi_smc_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3672 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 12 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  RAM16X1S => RAM32X1S (RAMS32): 36 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 3048 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 526 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 10 instances
  RAM32X1S => RAM32X1S (RAMS32): 24 instances
  RAM64X1S => RAM64X1S (RAMS64E): 12 instances

28 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 1775.332 ; gain = 1357.215
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1775.332 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 190b5761f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1775.332 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 30 inverter(s) to 170 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 250d92dbb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1775.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 29e4a87e1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1775.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 100 cells and removed 1205 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1bbefdcb3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1775.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3487 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ultra_i/video/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net ultra_i/video/rgb2dvi_0/U0/PixelClkIO
INFO: [Opt 31-194] Inserted BUFG ultra_i/video/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net ultra_i/video/rgb2dvi_0/U0/SerialClkIO
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 276d0100c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1775.332 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 26f5f01e4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1775.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 225e10c6b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1775.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.295 . Memory (MB): peak = 1775.332 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f16c9dfc

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1775.332 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.735 | TNS=-2235.924 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 177 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 9 WE to EN ports
Number of BRAM Ports augmented: 88 newly gated: 9 Total Ports: 354
Ending PowerOpt Patch Enables Task | Checksum: 1b7a9a6bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3047.082 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1b7a9a6bf

Time (s): cpu = 00:02:48 ; elapsed = 00:01:24 . Memory (MB): peak = 3047.082 ; gain = 1271.750

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b7a9a6bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:51 ; elapsed = 00:02:17 . Memory (MB): peak = 3047.082 ; gain = 1271.750
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.371 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/impl_1/ultra_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file ultra_wrapper_drc_opted.rpt -pb ultra_wrapper_drc_opted.pb -rpx ultra_wrapper_drc_opted.rpx
Command: report_drc -file ultra_wrapper_drc_opted.rpt -pb ultra_wrapper_drc_opted.pb -rpx ultra_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/impl_1/ultra_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3047.082 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 3047.082 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15da9bc3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.428 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d20d5d6f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 150139cee

Time (s): cpu = 00:01:40 ; elapsed = 00:01:22 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 150139cee

Time (s): cpu = 00:01:40 ; elapsed = 00:01:23 . Memory (MB): peak = 3047.082 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 150139cee

Time (s): cpu = 00:01:40 ; elapsed = 00:01:23 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17d68b20b

Time (s): cpu = 00:01:59 ; elapsed = 00:01:35 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net ultra_i/cnn/ultra_0/inst/connect_4_V_V_U/Q[15]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.311 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [Physopt 32-117] Net ultra_i/cnn/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en could not be optimized because driver ultra_i/cnn/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/FC_144_128_U0/B_V_6_0_U/FC_144_128_s_B_V_KfY_ram_U/ram_reg[0] could not be optimized because driver ultra_i/cnn/ultra_0/inst/FC_144_128_U0/ram_reg_i_2__9 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_S_U0/B_V_4_3_U/Conv_S_B_V_4_0_ram_U/WEA[0] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_S_U0/B_V_4_3_U/Conv_S_B_V_4_0_ram_U/ram_reg_i_4__7 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/r_V_12_1_1_reg_3038_reg_i_1_n_31 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/r_V_12_1_1_reg_3038_reg_i_1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ADDRARDADDR[8] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ram_reg_i_3__19 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/ce1 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/addr0[0] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_29 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ce0 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/AXI_DMA_MASTER_U0/reg_1190 could not be optimized because driver ultra_i/cnn/ultra_0/inst/AXI_DMA_MASTER_U0/tmp3_reg_334_reg_i_1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/A_V_2_0_U/Conv_1_A_V_2_2_ram_U/A_V_2_0_ce1 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/A_V_2_0_U/Conv_1_A_V_2_2_ram_U/ram_reg_i_1__51 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/FC_128_8_U0/A_V_5_0_ce0 could not be optimized because driver ultra_i/cnn/ultra_0/inst/FC_128_8_U0/ram_reg_i_2__12 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Pool_16_63_3_0_U0/A_V_7_9_U/Pool_16_63_3_0_s_hbi_ram_U/ram_reg_0_0[1] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Pool_16_63_3_0_U0/ram_reg_0_i_2__8 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_21__0_n_31 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_21__0 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/B_V_3_1_we1 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_27__0 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/B_V_3_1_address1[9] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_2_U0/B_V_1_2_U/Conv_2_B_V_1_0_ram_U/B_V_1_0_ce1 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_2_U0/B_V_1_2_U/Conv_2_B_V_1_0_ram_U/ram_reg_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_2_U0/A_V_1_0_U/Conv_2_A_V_1_2_ram_U/A_V_1_0_ce0 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_2_U0/A_V_1_0_U/Conv_2_A_V_1_2_ram_U/ram_reg_i_2__2 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_17__0_n_31 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_20__0_n_31 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_20__0 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/addr0[12] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_17 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/addr0[7] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_22 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/B_V_3_1_address1[11] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_2__2 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ADDRARDADDR[5] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ram_reg_i_6__19 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_19__0_n_31 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_19__0 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ADDRARDADDR[3] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ram_reg_i_8__19 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_22__0_n_31 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_22__0 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_S_U0/r_V_9_1_reg_121930 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_S_U0/r_V_9_1_reg_12193_reg_i_1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/B_V_3_1_address1[5] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_8__1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/B_V_3_1_address1[6] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_7__1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/addr0[3] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_26 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/addr0[9] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_20 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/B_V_3_1_address1[4] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_9__1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/B_V_2_1_we1 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ADDRARDADDR[6] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ram_reg_i_5__19 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/B_V_3_1_address1[10] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_3__2 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ADDRARDADDR[7] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ram_reg_i_4__22 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/addr0[11] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_18 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ADDRARDADDR[4] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ram_reg_i_7__19 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/FC_144_128_U0/B_V_6_4_U/FC_144_128_s_B_V_KfY_ram_U/ram_reg[1] could not be optimized because driver ultra_i/cnn/ultra_0/inst/FC_144_128_U0/ram_reg_i_2__8 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ADDRARDADDR[0] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ram_reg_i_11__20 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/B_V_3_1_address1[1] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ADDRARDADDR[1] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ram_reg_i_10__20 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/addr0[2] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_27 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/B_V_3_1_address1[7] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_6__1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_18__0_n_31 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_18__0 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/addr0[1] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_28 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_0_U/Conv_1_B_V_2_0_ram_U/B_V_2_0_we1 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_0_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_30 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/addr0[5] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_24 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ADDRARDADDR[2] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ram_reg_i_9__19 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ADDRBWRADDR[1] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ram_reg_i_19__19 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_0_U/Conv_3_A_V_4167_ram_U/ADDRARDADDR[7] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_0_U/Conv_3_A_V_4167_ram_U/ram_reg_i_3__20 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ADDRBWRADDR[2] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ram_reg_i_18__19 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Pool_16_63_3_0_U0/A_V_7_9_U/Pool_16_63_3_0_s_hbi_ram_U/ram_reg_0_0[0] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Pool_16_63_3_0_U0/ram_reg_0_i_2__7 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/addr0[4] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_25 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/addr0[10] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_19 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/addr0[6] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_23__1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_0_U/Conv_3_A_V_4167_ram_U/ADDRARDADDR[4] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_0_U/Conv_3_A_V_4167_ram_U/ram_reg_i_6__20 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/addr0[6] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_23 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/addr0[8] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_21 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/B_V_3_1_address1[8] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_5__1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_24__0_n_31 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_24__0 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_0_U/Conv_3_A_V_4167_ram_U/ADDRARDADDR[6] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_0_U/Conv_3_A_V_4167_ram_U/ram_reg_i_4__23 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_25__0_n_31 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_25__0 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/AXI_DMA_SLAVE_U0/grp_fu_178_ce could not be optimized because driver ultra_i/cnn/ultra_0/inst/AXI_DMA_SLAVE_U0/tmp3_reg_265_reg_i_2 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/addr1[9] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_7__2 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_2_U0/B_V_1_2_U/Conv_2_B_V_1_0_ram_U/reg_9900 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_2_U0/B_V_1_2_U/Conv_2_B_V_1_0_ram_U/ram_reg_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ce1 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_1__3 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/addr0[1] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_28__0 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_23__0_n_31 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_23__0 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/B_V_3_1_address1[3] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_10__1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/B_V_3_1_address1[12] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_15__1_n_31 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_15__1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/addr1[0] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_16__2 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ADDRBWRADDR[5] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ram_reg_i_15__19 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_S_U0/B_V_4_4_U/Conv_S_B_V_4_0_ram_U/B_V_4_4_ce0 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_S_U0/B_V_4_4_U/Conv_S_B_V_4_0_ram_U/ram_reg_i_2__15 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/addr1[11] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_5__2 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/B_V_2_2_address1[1] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_13__0 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ADDRBWRADDR[3] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_17_U/Conv_3_A_V_4167_ram_U/ram_reg_i_17__19 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/addr0[9] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_20__1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_S_U0/B_V_4_2_U/Conv_S_B_V_4_0_ram_U/B_V_4_2_ce0 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_S_U0/B_V_4_2_U/Conv_S_B_V_4_0_ram_U/ram_reg_i_2__13 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_2_U0/r_V_18_0_1_reg_28180 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_2_U0/r_V_18_0_1_reg_2818_reg_i_3 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/addr1[7] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_9__2 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/addr0[7] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_22__1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/B_V_2_2_address1[8] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/addr0[4] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_25__1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/addr1[8] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_8__2 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/AXI_DMA_MASTER_U0/grp_fu_209_ce could not be optimized because driver ultra_i/cnn/ultra_0/inst/AXI_DMA_MASTER_U0/tmp5_reg_294_reg_i_2 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_2_U0/B_V_1_2_U/Conv_2_B_V_1_0_ram_U/ADDRBWRADDR[2] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_2_U0/B_V_1_2_U/Conv_2_B_V_1_0_ram_U/ram_reg_i_23__1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_0_U/Conv_3_A_V_4167_ram_U/ADDRARDADDR[2] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_0_U/Conv_3_A_V_4167_ram_U/ram_reg_i_8__20 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_2_U0/B_V_1_2_U/Conv_2_B_V_1_0_ram_U/ADDRBWRADDR[1] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_2_U0/B_V_1_2_U/Conv_2_B_V_1_0_ram_U/ram_reg_i_24__0 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/B_V_3_1_address1[2] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_11__1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_0_U/Conv_3_A_V_4167_ram_U/ADDRARDADDR[5] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_0_U/Conv_3_A_V_4167_ram_U/ram_reg_i_5__20 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/FC_144_128_U0/B_V_6_4_U/FC_144_128_s_B_V_KfY_ram_U/ram_reg[0] could not be optimized because driver ultra_i/cnn/ultra_0/inst/FC_144_128_U0/ram_reg_i_2__7 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_26__0_n_31 could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_26__0 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/addr1[11] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/B_V_2_2_address1[10] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/FC_128_8_U0/A_V_5_0_load_reg_15410 could not be optimized because driver ultra_i/cnn/ultra_0/inst/FC_128_8_U0/ram_reg_i_3__4 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/addr0[8] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_21__1 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_0_U/Conv_3_A_V_4167_ram_U/ADDRARDADDR[8] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_3_U0/A_V_0_U/Conv_3_A_V_4167_ram_U/ram_reg_i_2__32 could not be replicated
INFO: [Physopt 32-117] Net ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/addr1[10] could not be optimized because driver ultra_i/cnn/ultra_0/inst/Conv_U0/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0_i_6__2 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-46] Identified 22 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.290 . Memory (MB): peak = 3047.082 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Fanout             |            2  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            2  |              0  |                     1  |           0  |           3  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 412adc5a

Time (s): cpu = 00:08:20 ; elapsed = 00:06:05 . Memory (MB): peak = 3047.082 ; gain = 0.000
Phase 2 Global Placement | Checksum: 15e8e31eb

Time (s): cpu = 00:09:02 ; elapsed = 00:06:40 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15e8e31eb

Time (s): cpu = 00:09:04 ; elapsed = 00:06:41 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 169758f1d

Time (s): cpu = 00:12:56 ; elapsed = 00:10:08 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18b204c47

Time (s): cpu = 00:12:58 ; elapsed = 00:10:10 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cc3849bf

Time (s): cpu = 00:12:59 ; elapsed = 00:10:10 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1cc3849bf

Time (s): cpu = 00:12:59 ; elapsed = 00:10:11 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 17d76158b

Time (s): cpu = 00:13:54 ; elapsed = 00:11:06 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1929d4711

Time (s): cpu = 00:14:41 ; elapsed = 00:11:51 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 15c4a1c44

Time (s): cpu = 00:14:46 ; elapsed = 00:11:57 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: e1659d81

Time (s): cpu = 00:14:48 ; elapsed = 00:11:59 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: b0feeea6

Time (s): cpu = 00:16:22 ; elapsed = 00:13:14 . Memory (MB): peak = 3047.082 ; gain = 0.000
Phase 3 Detail Placement | Checksum: b0feeea6

Time (s): cpu = 00:16:22 ; elapsed = 00:13:15 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f128215f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net ultra_i/cnn/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: f128215f

Time (s): cpu = 00:17:39 ; elapsed = 00:14:08 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.445. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: bc8bc9a0

Time (s): cpu = 00:20:29 ; elapsed = 00:16:24 . Memory (MB): peak = 3047.082 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: bc8bc9a0

Time (s): cpu = 00:20:30 ; elapsed = 00:16:25 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: bc8bc9a0

Time (s): cpu = 00:20:32 ; elapsed = 00:16:26 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: bc8bc9a0

Time (s): cpu = 00:20:33 ; elapsed = 00:16:27 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: e805ab67

Time (s): cpu = 00:20:34 ; elapsed = 00:16:28 . Memory (MB): peak = 3047.082 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e805ab67

Time (s): cpu = 00:20:34 ; elapsed = 00:16:29 . Memory (MB): peak = 3047.082 ; gain = 0.000
Ending Placer Task | Checksum: dbcd4bae

Time (s): cpu = 00:20:35 ; elapsed = 00:16:29 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
185 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:20:49 ; elapsed = 00:16:40 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:42 ; elapsed = 00:00:15 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/impl_1/ultra_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file ultra_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.151 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ultra_wrapper_utilization_placed.rpt -pb ultra_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ultra_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.979 . Memory (MB): peak = 3047.082 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 44440055 ConstDB: 0 ShapeSum: 97894b59 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15eac064a

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 3047.082 ; gain = 0.000
Post Restoration Checksum: NetGraph: 91cc1810 NumContArr: ccdfee3a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15eac064a

Time (s): cpu = 00:01:26 ; elapsed = 00:00:58 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15eac064a

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15eac064a

Time (s): cpu = 00:01:28 ; elapsed = 00:00:59 . Memory (MB): peak = 3047.082 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f4a3b472

Time (s): cpu = 00:02:52 ; elapsed = 00:01:49 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.214 | TNS=-24993.160| WHS=-2.514 | THS=-934.443|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 13f0ec45b

Time (s): cpu = 00:03:37 ; elapsed = 00:02:17 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.214 | TNS=-23541.014| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 142263bf0

Time (s): cpu = 00:03:37 ; elapsed = 00:02:18 . Memory (MB): peak = 3047.082 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 17e26ddb9

Time (s): cpu = 00:03:38 ; elapsed = 00:02:18 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: 2a7073428

Time (s): cpu = 00:07:03 ; elapsed = 00:04:07 . Memory (MB): peak = 3047.082 ; gain = 0.000
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 3 Initial Routing | Checksum: 28a6209ed

Time (s): cpu = 00:07:37 ; elapsed = 00:04:27 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 28a6209ed

Time (s): cpu = 00:07:37 ; elapsed = 00:04:28 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 36357
 Number of Nodes with overlaps = 7731
 Number of Nodes with overlaps = 2033
 Number of Nodes with overlaps = 621
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.182 | TNS=-103276.156| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20e930a4c

Time (s): cpu = 00:28:13 ; elapsed = 00:17:20 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 724
 Number of Nodes with overlaps = 297
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.531 | TNS=-102153.227| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 24d308ad6

Time (s): cpu = 00:31:21 ; elapsed = 00:19:41 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 283
 Number of Nodes with overlaps = 385
 Number of Nodes with overlaps = 262
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.554 | TNS=-96695.969| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1807f2597

Time (s): cpu = 00:35:00 ; elapsed = 00:22:15 . Memory (MB): peak = 3047.082 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1807f2597

Time (s): cpu = 00:35:00 ; elapsed = 00:22:16 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 182c8d249

Time (s): cpu = 00:35:17 ; elapsed = 00:22:25 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.523 | TNS=-98542.086| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1a4705eef

Time (s): cpu = 00:35:23 ; elapsed = 00:22:29 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a4705eef

Time (s): cpu = 00:35:23 ; elapsed = 00:22:29 . Memory (MB): peak = 3047.082 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1a4705eef

Time (s): cpu = 00:35:23 ; elapsed = 00:22:29 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19ded6116

Time (s): cpu = 00:35:39 ; elapsed = 00:22:39 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.523 | TNS=-97904.531| WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: a891ad71

Time (s): cpu = 00:35:39 ; elapsed = 00:22:40 . Memory (MB): peak = 3047.082 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: a891ad71

Time (s): cpu = 00:35:40 ; elapsed = 00:22:40 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 53.0957 %
  Global Horizontal Routing Utilization  = 52.5886 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 16x16 Area, Max Cong = 89.2696%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_FEEDTHRU_2_X121Y57 -> INT_R_X63Y69
South Dir 16x16 Area, Max Cong = 87.9343%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_FEEDTHRU_2_X121Y57 -> INT_R_X63Y69
East Dir 8x8 Area, Max Cong = 89.312%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_FEEDTHRU_2_X121Y65 -> INT_R_X55Y69
   INT_L_X40Y54 -> INT_FEEDTHRU_2_X118Y64
   INT_FEEDTHRU_2_X121Y57 -> INT_R_X55Y61
   INT_L_X40Y46 -> INT_FEEDTHRU_2_X118Y56
   INT_L_X48Y46 -> INT_R_X55Y53
West Dir 8x8 Area, Max Cong = 87.4081%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y54 -> INT_FEEDTHRU_2_X118Y64
   INT_L_X56Y54 -> INT_R_X63Y61
   INT_L_X40Y46 -> INT_FEEDTHRU_2_X118Y56
   INT_L_X48Y46 -> INT_R_X55Y53
   INT_L_X56Y46 -> INT_R_X63Y53

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: East
----------------
Congested clusters found at Level 3
Effective congestion level: 3 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.888889 Sparse Ratio: 1.875

Phase 7 Route finalize | Checksum: 16d901d92

Time (s): cpu = 00:35:41 ; elapsed = 00:22:41 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16d901d92

Time (s): cpu = 00:35:42 ; elapsed = 00:22:42 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c90c00d0

Time (s): cpu = 00:35:51 ; elapsed = 00:22:52 . Memory (MB): peak = 3047.082 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.523 | TNS=-97904.531| WHS=0.014  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1c90c00d0

Time (s): cpu = 00:35:52 ; elapsed = 00:22:53 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:35:52 ; elapsed = 00:22:53 . Memory (MB): peak = 3047.082 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
205 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:36:13 ; elapsed = 00:23:05 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/impl_1/ultra_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file ultra_wrapper_drc_routed.rpt -pb ultra_wrapper_drc_routed.pb -rpx ultra_wrapper_drc_routed.rpx
Command: report_drc -file ultra_wrapper_drc_routed.rpt -pb ultra_wrapper_drc_routed.pb -rpx ultra_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/impl_1/ultra_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 3047.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file ultra_wrapper_methodology_drc_routed.rpt -pb ultra_wrapper_methodology_drc_routed.pb -rpx ultra_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ultra_wrapper_methodology_drc_routed.rpt -pb ultra_wrapper_methodology_drc_routed.pb -rpx ultra_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/impl_1/ultra_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:32 ; elapsed = 00:01:29 . Memory (MB): peak = 3432.102 ; gain = 385.020
INFO: [runtcl-4] Executing : report_power -file ultra_wrapper_power_routed.rpt -pb ultra_wrapper_power_summary_routed.pb -rpx ultra_wrapper_power_routed.rpx
Command: report_power -file ultra_wrapper_power_routed.rpt -pb ultra_wrapper_power_summary_routed.pb -rpx ultra_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
217 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:03 ; elapsed = 00:00:38 . Memory (MB): peak = 3513.992 ; gain = 81.891
INFO: [runtcl-4] Executing : report_route_status -file ultra_wrapper_route_status.rpt -pb ultra_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ultra_wrapper_timing_summary_routed.rpt -pb ultra_wrapper_timing_summary_routed.pb -rpx ultra_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3565.359 ; gain = 41.344
INFO: [runtcl-4] Executing : report_incremental_reuse -file ultra_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file ultra_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3565.973 ; gain = 0.613
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ultra_wrapper_bus_skew_routed.rpt -pb ultra_wrapper_bus_skew_routed.pb -rpx ultra_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 20:15:09 2019...
