00
000
register
devs
trap
instruction
message
npc
alfa
msg
dest
cpu
001
regglob
cmpa
_res
students
registers
alu
05
sendoutput
window
bus
cmp
cwp
const
01
incdec
cmpb
psr
00 00
000 message
00 000
cpu 05
top 01
message y
message d
message 00
d 00
y 00
00 20
20 001
001 message
the register
to cpu
00 10
coupled model
alfa 1
computer organization
01 to
1 000
the instruction
i 00
to top
the alu
the address
message x
x 00
digital logic
root 00
00 00 00
00 00 000
00 000 message
d 00 00
y 00 00
message d 00
message y 00
message 00 00
000 message d
000 message 00
to cpu 05
00 00 20
00 20 001
000 message y
20 001 message
top 01 to
to top 01
00 10 000
00 00 10
10 000 message
message x 00
x 00 00
message i 00
i 00 00
000 message i
cpu 05 to
root 00 to
top 01 top
00 to top
01 top 01
