IP Generator (Version 2022.1 build 99559)
Check out license ...
Start generating at 2023-11-26 11:06
Instance: PLL_148M5 (D:\work\verilog_demo\PDS_Final_Terris\ipcore\PLL_148M5\PLL_148M5.idf)
IP: PLL (1.5)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'ipml_pll_wrapper_v1_4.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4.v.xml' to 'PLL_148M5.v' ...
Found top module 'PLL_148M5' in file 'PLL_148M5.v'.
Copy 'ipml_pll_wrapper_v1_4_tb.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4_tb.v.xml' to 'PLL_148M5_tb.v' ...
Create template file 'PLL_148M5_tmpl.v' ...
Create template file 'PLL_148M5_tmpl.vhdl' ...
There is 1 source file to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
