{
  "36239179": {
    "file_id": "36239179",
    "file_path": "C:\\Users\\84672\\Documents\\Research\\V-Agent\\experiments\\test_alu_2_1754296185\\designs\\alu_32bit.v",
    "file_type": "verilog",
    "content_hash": "-86683983439092502",
    "created_by": "test_agent_2",
    "created_at": "2025-08-04T16:29:45.638337",
    "description": "ALU设计2",
    "metadata": {},
    "port_info": {
      "module_name": "alu_32bit",
      "ports": [
        {
          "name": "a",
          "direction": "input",
          "width": 32,
          "msb": 31,
          "lsb": 0
        },
        {
          "name": "b",
          "direction": "input",
          "width": 32,
          "msb": 31,
          "lsb": 0
        },
        {
          "name": "op",
          "direction": "input",
          "width": 4,
          "msb": 3,
          "lsb": 0
        },
        {
          "name": "result",
          "direction": "output",
          "width": 32,
          "msb": 31,
          "lsb": 0
        },
        {
          "name": "carry_out",
          "direction": "output",
          "width": 1,
          "msb": null,
          "lsb": null
        }
      ],
      "port_count": 5
    },
    "version": 1
  }
}