<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta name="keywords" content="Athlon,1999,2000,2001,2002,3DNow!,AMD,AMD64,AMD 5x86,AMD Am2900,AMD Am29000" />
<link rel="shortcut icon"  />
<link rel="search" type="application/opensearchdescription+xml"  />
<link rel="copyright"  />
		<title>Athlon - Wikipedia, the free encyclopedia</title>
		<style type="text/css" media="screen,projection">/*<![CDATA[*/ @import "/skins-1.5/monobook/main.css?9"; /*]]>*/</style>
		<link rel="stylesheet" type="text/css" media="print"  />
		<!--[if lt IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE50Fixes.css";</style><![endif]-->
		<!--[if IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE55Fixes.css";</style><![endif]-->
		<!--[if IE 6]><style type="text/css">@import "/skins-1.5/monobook/IE60Fixes.css";</style><![endif]-->
		<!--[if IE 7]><style type="text/css">@import "/skins-1.5/monobook/IE70Fixes.css?1";</style><![endif]-->
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->
		
		<script type= "text/javascript">
			var skin = "monobook";
			var stylepath = "/skins-1.5";

			var wgArticlePath = "/wiki/$1";
			var wgScriptPath = "/w";
			var wgServer = "http://en.wikipedia.org";
                        
			var wgCanonicalNamespace = "";
			var wgNamespaceNumber = 0;
			var wgPageName = "Athlon";
			var wgTitle = "Athlon";
			var wgArticleId = 3060;
			var wgIsArticle = true;
                        
			var wgUserName = null;
			var wgUserLanguage = "en";
			var wgContentLanguage = "en";
		</script>
		                
		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?1"><!-- wikibits js --></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js"><!-- site js --></script>
		<style type="text/css">/*<![CDATA[*/
@import "/w/index.php?title=MediaWiki:Common.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=MediaWiki:Monobook.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=-&action=raw&gen=css&maxage=2678400";
/*]]>*/</style>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js"></script>
	</head>
<body  class="mediawiki ns-0 ltr">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><div style="text-align:right; font-size:80%">Your <b><a  class="extiw" title="wikimedia:Fundraising">continued donations</a></b> keep Wikipedia running!&nbsp;&nbsp;&nbsp;&nbsp;</div>
</div>		<h1 class="firstHeading">Athlon</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub"></div>
									<div id="jump-to-nav">Jump to: <a >navigation</a>, <a >search</a></div>			<!-- start content -->
			<div class="floatright"><span><a  class="image" title="AMD Athlon Logo"><img src="http://upload.wikimedia.org/wikipedia/en/thumb/4/44/AMD_Athlon_Processor_Logo.svg/150px-AMD_Athlon_Processor_Logo.svg.png" alt="AMD Athlon Logo" width="150" height="151" longdesc="/wiki/Image:AMD_Athlon_Processor_Logo.svg" /></a></span></div>
<p><b>Athlon</b> is the brand name applied to a series of different <a href="/wiki/X86.html" title="X86">x86</a> <a href="/wiki/Central_processing_unit.html" title="Central processing unit">processors</a> designed and manufactured by <a href="/wiki/AMD.html" title="AMD">AMD</a>. The original Athlon, or <i>Athlon Classic</i>, was the first seventh-generation x86 processor and, in a first, retained the initial performance lead it had over <a href="/wiki/Intel.html" title="Intel">Intel</a>'s competing processors for a significant period of time. AMD has continued the Athlon name with the <a href="/wiki/Athlon_64.html" title="Athlon 64">Athlon 64</a>, an eighth-generation processor featuring <a href="/wiki/AMD64.html" title="AMD64">AMD64</a> technology.</p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a ><span class="tocnumber">1</span> <span class="toctext">Athlon Classic</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">2</span> <span class="toctext">Athlon Thunderbird (T-Bird)</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">3</span> <span class="toctext">Athlon XP/MP</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">3.1</span> <span class="toctext">Palomino</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">3.2</span> <span class="toctext">Thoroughbred (T-Bred)</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">3.3</span> <span class="toctext">Barton and Thorton</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">3.4</span> <span class="toctext">Mobile Athlon XP</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">4</span> <span class="toctext">Models</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">4.1</span> <span class="toctext">Athlon</span></a>
<ul>
<li class="toclevel-3"><a ><span class="tocnumber">4.1.1</span> <span class="toctext">Athlon Classic</span></a></li>
<li class="toclevel-3"><a ><span class="tocnumber">4.1.2</span> <span class="toctext">Thunderbird (180 nm)</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a ><span class="tocnumber">4.2</span> <span class="toctext">Athlon XP</span></a>
<ul>
<li class="toclevel-3"><a ><span class="tocnumber">4.2.1</span> <span class="toctext">Palomino (180 nm)</span></a></li>
<li class="toclevel-3"><a ><span class="tocnumber">4.2.2</span> <span class="toctext">Thoroughbred A/B (130 nm)</span></a></li>
<li class="toclevel-3"><a ><span class="tocnumber">4.2.3</span> <span class="toctext">Thorton (130 nm)</span></a></li>
<li class="toclevel-3"><a ><span class="tocnumber">4.2.4</span> <span class="toctext">Barton (130 nm)</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">5</span> <span class="toctext">7th generation x86 competitors</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">6</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">7</span> <span class="toctext">External links</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">8</span> <span class="toctext">References</span></a></li>
</ul>
</td>
</tr>
</table>
<p><script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script></p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Athlon Classic">edit</a>]</div>
<p><a name="Athlon_Classic" id="Athlon_Classic"></a></p>
<h2>Athlon Classic</h2>
<div class="thumb tright">
<div style="width:252px;"><a  class="internal" title="Slot-A Athlon"><img src="http://upload.wikimedia.org/wikipedia/commons/thumb/e/e7/Slot-A_Athlon.jpg/250px-Slot-A_Athlon.jpg" alt="Slot-A Athlon" width="250" height="115" longdesc="/wiki/Image:Slot-A_Athlon.jpg" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
Slot-A Athlon</div>
</div>
</div>
<p>The Athlon made its debut on <a href="/wiki/June_23.html" title="June 23">June 23</a>, <a href="/wiki/1999.html" title="1999">1999</a>. The name "Athlon" was chosen by AMD as short for "<a href="/wiki/Decathlon.html" title="Decathlon">decathlon</a>". The original Athlon core revision, code-named "K7" (in homage to its predecessor, the <a href="/wiki/AMD_K6.html" title="AMD K6">K6</a>), was available in speeds of 500 to 700 <a href="/wiki/Megahertz.html" title="Megahertz">MHz</a> at its introduction and was later sold at speeds up to 1000 MHz (K75). The processor was compatible with the industry-standard x86 instruction set and plugged into a <a href="/wiki/Motherboard.html" title="Motherboard">motherboard</a> slot (<a href="/wiki/Slot_A.html" title="Slot A">Slot A</a>) mechanically similar to (but not <a href="/wiki/Pin-compatibility.html" title="Pin-compatibility">pin-compatible</a> with) the <a href="/wiki/Pentium_II.html" title="Pentium II">Pentium II</a>'s <a href="/wiki/Slot_1.html" title="Slot 1">Slot 1</a>.</p>
<p>Internally, the Athlon was a fully seventh generation x86 processor, the first of its kind. The CPU was designed by a combination of AMD engineers and newly-hired ex-DEC engineers, and the result was a merging of technologies from AMD's earlier CPUs and the <a href="/wiki/DEC_Alpha.html" title="DEC Alpha">DEC Alpha</a> 21264. Like the <a href="/wiki/AMD_K5.html" title="AMD K5">AMD K5</a> and <a href="/wiki/AMD_K6.html" title="AMD K6">K6</a>, the Athlon is a <a href="/wiki/Reduced_instruction_set_computer.html" title="Reduced instruction set computer">RISC</a> microprocessor which decodes x86 instructions into its own internal instructions at runtime. The CPU is again an out-of-order design, like previous post-486 AMD CPUs. The Athlon utilizes the DEC Alpha EV7 <a href="/wiki/Front_side_bus.html" title="Front side bus">bus</a> architecture with <a href="/wiki/Double_data_rate.html" title="Double data rate">double data rate</a> technology. Although it was clocked at 100 MHz initially, the DDR aspect to the bus allowed it to provide significantly higher bandwidth than the Intel GTL+ bus used by the <a href="/wiki/Pentium_III.html" title="Pentium III">Pentium III</a> and its derivatives.</p>
<p>AMD designed the CPU with more robust x86 instruction decoding capabilities, to enhance its ability to keep more data in-flight at once. Athlon's <a href="/wiki/Complex_instruction_set_computer.html" title="Complex instruction set computer">CISC</a> to RISC decoder triplet could potentially decode 6 x86 operations per clock, although this was somewhat unlikely in real-world use.<sup id="_ref-PaulHsieh_0" class="reference"><a  title="">[1]</a></sup> The critical branch predictor unit was enhanced compared to what was onboard the K6 because Athlon's longer pipeline necessitated highly accurate prediction to prevent performance-costly pipeline stalls. The deeper pipelining with more stages allowed higher clock speeds to be attained.<sup id="_ref-0" class="reference"><a  title="">[2]</a></sup> Whereas the <a href="/wiki/AMD_K6-III.html" title="AMD K6-III">AMD K6-III</a>+ topped out at 570 MHz due to its short pipeline, even when built on the 180 nm process, the Athlon was designed to go much higher.</p>
<div class="thumb tright">
<div style="width:342px;"><a  class="internal" title="The AMD Athlon architecture."><img src="http://upload.wikimedia.org/wikipedia/commons/thumb/6/6a/Athlon_arch.png/340px-Athlon_arch.png" alt="The AMD Athlon architecture." width="340" height="243" longdesc="/wiki/Image:Athlon_arch.png" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
The AMD Athlon architecture.</div>
</div>
</div>
<p>AMD ended its long-time issue with <a href="/wiki/Floating_point.html" title="Floating point">floating point</a> performance by designing an impressive super-<a href="/wiki/Pipeline_%28computer%29.html" title="Pipeline (computer)">pipelined</a>, out-of-order, triple-issue <a href="/wiki/Floating_point_unit.html" title="Floating point unit">floating point unit</a>.<sup id="_ref-PaulHsieh_1" class="reference"><a  title="">[1]</a></sup> Each of its 3 units were tailored to be able to calculate an optimal type of instructions with some redundancy to provide for more popular code usage. By having separate units it was possible to operate on more than one floating point instruction at once.<sup id="_ref-PaulHsieh_2" class="reference"><a  title="">[1]</a></sup> This FPU was a huge step forward for AMD. While the K6 FPU had looked positively anemic compared to the <a href="/wiki/Intel_P6.html" title="Intel P6">Intel P6</a> FPU, the new Athlon put even the Pentium III to shame.<sup id="_ref-1" class="reference"><a  title="">[3]</a></sup> Athlon gained a revised version of <a href="/wiki/3DNow%21.html" title="3DNow!">3DNow!</a> too, called "Enhanced 3DNow!", with added <a href="/wiki/Digital_signal_processing.html" title="Digital signal processing">DSP</a> instructions and an implementation of the extended-<a href="/wiki/MMX.html" title="MMX">MMX</a> subset of <a href="/wiki/Streaming_SIMD_Extensions.html" title="Streaming SIMD Extensions">Intel SSE</a>.<sup id="_ref-2" class="reference"><a  title="">[4]</a></sup></p>
<p>Caching onboard Athlon consisted of the typical two levels of cache. First off came the largest level 1 cache in x86 history, a split <a href="/wiki/CPU_cache.html" title="CPU cache">2-way associative</a> cache of 128 KiB, half for data and half for instructions (Harvard architecture).<sup id="_ref-PaulHsieh_3" class="reference"><a  title="">[1]</a></sup> This cache was double the size of K6's already large cache, and quadruple the size of Pentium II and III's L1 cache. Like <a href="/wiki/Intel.html" title="Intel">Intel</a>'s <a href="/wiki/Pentium_II.html" title="Pentium II">Pentium II</a> and "Katmai" Pentium III, there was also a 512 KiB secondary cache, mounted outside the CPU itself and running at a lower speed than the core. The cache was placed on its own 64-bit bus, called a "<a href="/wiki/Back_side_bus.html" title="Back side bus">backside bus</a>", similar to AMD's own <a href="/wiki/AMD_K6-III.html" title="AMD K6-III">K6-III</a> and Intel's <a href="/wiki/Pentium_Pro.html" title="Pentium Pro">Pentium Pro</a> and later CPUs.<sup id="_ref-3" class="reference"><a  title="">[5]</a></sup> A backside bus allows concurrent cache and main RAM accesses, dramatically improving efficiency and bandwidth. This alone was a major improvement over the L2 cache architecture of the <a href="/wiki/AMD_K6-2.html" title="AMD K6-2">AMD K6-2</a> on down where L2 and RAM shared the <a href="/wiki/Front_side_bus.html" title="Front side bus">front side bus</a>. Initially this L2 cache was set for half of the CPU clock speed, on up to 700 MHz Athlon CPUs, but later Slot-A processors ran the cache at 2/5 (up to 850 MHz) or 1/3 (up to 1 GHz) of the core speed.<sup id="_ref-4" class="reference"><a  title="">[6]</a></sup> A 1.0 GHz Slot-A Athlon with external cache would require the chips to run at 500 MHz considering a 1/2 multiplier. The <a href="/wiki/Static_Random_Access_Memory.html" title="Static Random Access Memory">SRAM</a> available at the time was simply incapable of reaching this speed, due both to cache chip technology limitations and the electrical/cache latency complications of running an external cache at such a high speed. Later Athlon processors would, like Intel's Pentium III Coppermine, move to an on-die L2 cache to allow higher cache clock speeds.</p>
<p>The Slot-A Athlons were the first multiplier-locked CPUs from AMD. This was partly done to fight off CPU remarking being done by questionable resellers around the globe. AMD's older CPUs could simply be set to run at whatever speed the user chose on the motherboard, making it trivial to relabel a CPU and sell it as a faster grade than it was originally. These relabeled CPUs were not always stable, being overclocked and not tested properly, and this was damaging to AMD's reputation. Although the Athlon was multiplier locked, crafty enthusiasts eventually discovered that a connector on the PCB of the cartridge could control the multiplier. Eventually a device called the "Goldfingers device" was created that could unlock the CPU, named after the gold connector pads it attached to. It was basically a module that attached to the CPU board connector and had a set of switches that opened or shorted the circuits the board connector controlled.<sup id="_ref-5" class="reference"><a  title="">[7]</a></sup></p>
<p>Upon release, the Athlon was the fastest x86 CPU in the world, and various versions of the CPU held this distinction continuously from August 1999 until January 2002. Athlon outclassed Intel's Pentium III processors in nearly every way and compared quite favorably years later to the best the <a href="/wiki/Pentium_4.html" title="Pentium 4">Pentium 4</a>'s <a href="/wiki/Netburst.html" title="Netburst">Netburst</a>-architecture could offer.</p>
<p>In commercial terms, the Athlon Classic was an enormous success — not just because of its own merits, but also because the normally dependable Intel endured a series of major production, design, and quality control issues at this time. In particular, Intel's transition to a 0.18 <a href="/wiki/Micrometre.html" title="Micrometre">μm</a> production process, starting in late 1999 and running through to mid-2000, was chaotic, and there was a severe shortage of Pentium III parts. In contrast, AMD enjoyed a remarkably smooth process transition, had ample supplies available, and Athlon sales became quite strong. Many long-time Intel-only PC dealers found the combination of the Athlon's excellent performance and reasonable pricing tempting, and the prospect of being able to get stock in commercial volumes impossible to resist.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Athlon Thunderbird (T-Bird)">edit</a>]</div>
<p><a name="Athlon_Thunderbird_.28T-Bird.29" id="Athlon_Thunderbird_.28T-Bird.29"></a></p>
<h2>Athlon Thunderbird (T-Bird)</h2>
<div class="thumb tleft">
<div style="width:152px;"><a  class="internal" title="Athlon &quot;Thunderbird&quot; 850 MHz"><img src="http://upload.wikimedia.org/wikipedia/en/thumb/e/eb/Tbird850.jpg/150px-Tbird850.jpg" alt="Athlon &quot;Thunderbird&quot; 850 MHz" width="150" height="135" longdesc="/wiki/Image:Tbird850.jpg" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
Athlon "Thunderbird" 850 MHz</div>
</div>
</div>
<p>The second-generation Athlon, the <i>Thunderbird</i>, debuted on <a href="/wiki/June_5.html" title="June 5">June 5</a>, <a href="/wiki/2000.html" title="2000">2000</a>. This version of the Athlon shipped in a more traditional <a href="/wiki/Pin_grid_array.html" title="Pin grid array">pin-grid array</a> (PGA) format that plugged into a socket ("<a href="/wiki/Socket_A.html" title="Socket A">Socket A</a>") on the motherboard. It was sold at speeds ranging from 700 to 1400 MHz. The major difference, however, was cache design. Just as Intel had done when they replaced the old Katmai <a href="/wiki/Pentium_III.html" title="Pentium III">Pentium III</a> with the much faster Coppermine P-III, AMD replaced the 512 KiB external reduced-speed cache of the Athlon Classic with 256 KiB of on-chip, full-speed cache. (As a general rule, more cache improves performance, but faster cache improves it further still.)</p>
<p>The Thunderbird was AMD's most successful product since the <a href="/wiki/Am386.html" title="Am386">Am386DX-40</a> ten years earlier. Mainboard designs had improved considerably by this time, and the initial trickle of Athlon mainboard makers had swollen to include every major manufacturer. Their new <a href="/wiki/Fab_%28semiconductors%29.html" title="Fab (semiconductors)">fab</a> in <a href="/wiki/Dresden.html" title="Dresden">Dresden</a> came on-line, allowing further production increases, and the process technology was improved by a switch to copper interconnects. In October 2000 the Athlon "C" was introduced, raising the mainboard <a href="/wiki/Front_side_bus.html" title="Front side bus">front side bus</a> speed to 266 <a href="/wiki/MT/s.html" title="MT/s">MT/s</a> (133 MHz <a href="/wiki/Double-pumped.html" title="Double-pumped">double-pumped</a>) and providing roughly 10% extra performance over the "B" model Thunderbird.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Athlon XP/MP">edit</a>]</div>
<p><a name="Athlon_XP.2FMP" id="Athlon_XP.2FMP"></a></p>
<h2>Athlon XP/MP</h2>
<div class="floatright"><span><a  class="image" title="Athlon XP logo"><img src="http://upload.wikimedia.org/wikipedia/en/thumb/c/c2/Athlon_XP.png/140px-Athlon_XP.png" alt="Athlon XP logo" width="140" height="52" longdesc="/wiki/Image:Athlon_XP.png" /></a></span></div>
<p>In performance terms, the Thunderbird had easily eclipsed the rival Pentium III, and the early <a href="/wiki/Pentium_4.html" title="Pentium 4">Pentium 4</a> were a long way off the pace, but gradually clawed their way closer. The 1.7 GHz P4 (April 2001) served notice that the Thunderbird could not count on retaining performance leadership forever, and thermal and electricity-consumption issues with the Thunderbird design meant that it was not practical to take it past 1400 MHz (even at that speed it was excessively hot).</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Palomino">edit</a>]</div>
<p><a name="Palomino" id="Palomino"></a></p>
<h3>Palomino</h3>
<div class="thumb tright">
<div style="width:182px;"><a  class="internal" title="Athlon XP &quot;Palomino&quot; 1600+"><img src="http://upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Athlon_XP_1600_Palomino_Front.jpg/180px-Athlon_XP_1600_Palomino_Front.jpg" alt="Athlon XP &quot;Palomino&quot; 1600+" width="180" height="180" longdesc="/wiki/Image:Athlon_XP_1600_Palomino_Front.jpg" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
Athlon XP "Palomino" 1600+</div>
</div>
</div>
<p>AMD released the third major Athlon version on <a href="/wiki/October_9.html" title="October 9">October 9</a>, <a href="/wiki/2001.html" title="2001">2001</a>, code-named "Palomino". This version, the first to include the full <a href="/wiki/Streaming_SIMD_Extensions.html" title="Streaming SIMD Extensions">SSE</a> instruction set from the Intel <a href="/wiki/Pentium_III.html" title="Pentium III">Pentium III</a> as well as AMD's <a href="/wiki/3DNow%21.html" title="3DNow!">3DNow! Professional</a>, was introduced at speeds between 1333 and 1533 MHz, with ratings from 1500+ to 1800+. The major changes were optimizations to the core design to increase efficiency by roughly 10% over a Thunderbird at the same clock speed, through enhancement of the TLB architecture and the addition of a hardware data <a href="/wiki/Prefetching.html" title="Prefetching">prefetch</a> mechanism to better take advantage of available memory bandwidth.<sup id="_ref-6" class="reference"><a  title="">[8]</a></sup> The new Athlon core was also more frugal with its electrical demands, consuming approximately 20% less power than its predecessor, and as such, reducing heat output comparatively as well.<sup id="_ref-7" class="reference"><a  title="">[9]</a></sup> The core was also modified to improve clock speed scalability. At launch, Athlon XP allowed AMD to clearly take the x86 performance lead with the 1800+, and enhance the lead with the release of the 1600 MHz 1900+ less than a month later.<sup id="_ref-8" class="reference"><a  title="">[10]</a></sup></p>
<p>The "Palomino" was first released as a mobile version, called the <i>Mobile Athlon 4</i> (codenamed "Corvette"), after the fact that it was AMD's fourth core to be called Athlon (after the original K7, the 0.18 μm K75, and the Thunderbird), but many people noted that the name was most likely a jab at the then-brand-new Intel <a href="/wiki/Pentium_4.html" title="Pentium 4">Pentium 4</a>. The desktop <i>Athlon XP</i> followed a few months later, in October.<sup id="_ref-9" class="reference"><a  title="">[11]</a></sup></p>
<p>"Palomino" core processors are most distinguishable from "Thoroughbred" and "Barton" model <i>Athlon XP</i>s in that the CPU die is square, whereas earlier (and later) cores are rectangular. The normally top-mounted capacitors were relocated to the underside as well, contrasting "Thunderbird". The "Palomino" Athlon XP CPUs also had their stepping information engraved on the core, similar to the "Thunderbird", as opposed to the label to the side of the core as in the "Thoroughbred" picture.</p>
<p>The <i>Athlon XP</i> was marketed using a <a href="/wiki/PR_rating.html" title="PR rating">PR rating</a> system, which compared its performance to an Athlon Thunderbird. Because the <i>Athlon XP</i> had much higher <a href="/wiki/Instructions_Per_Clock.html" title="Instructions Per Clock">IPC</a> (instructions per clock) than the Pentium 4 (and about 10% higher than a Thunderbird), it was more efficient; it delivered the same level of performance at a significantly lower clock-speed. Also, unlike the earlier Athlons, this chip was available in a form that officially supported dual processing, known as <i>Athlon MP</i>.<sup id="_ref-10" class="reference"><a  title="">[12]</a></sup></p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Thoroughbred (T-Bred)">edit</a>]</div>
<p><a name="Thoroughbred_.28T-Bred.29" id="Thoroughbred_.28T-Bred.29"></a></p>
<h3>Thoroughbred (T-Bred)</h3>
<div class="thumb tleft">
<div style="width:182px;"><a  class="internal" title="Athlon XP &quot;Thoroughbred A&quot; 1700+"><img src="http://upload.wikimedia.org/wikipedia/commons/thumb/a/ae/AMD-AthlonXP-1700.jpg/180px-AMD-AthlonXP-1700.jpg" alt="Athlon XP &quot;Thoroughbred A&quot; 1700+" width="180" height="170" longdesc="/wiki/Image:AMD-AthlonXP-1700.jpg" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
Athlon XP "Thoroughbred A" 1700+</div>
</div>
</div>
<p>The fourth-generation Athlon, the <i>Thoroughbred</i>, was released <a href="/wiki/June_10.html" title="June 10">10 June</a> <a href="/wiki/2002.html" title="2002">2002</a> at 1.8 GHz, or 2200+ on the PR rating system. There were actually two versions of this core, commonly called A and B. The A version was the one introduced at 1800 MHz, which had some heat issues, so it was only sold in versions from 1333 to 1800 MHz, replacing the Palomino. The B version, which had an additional metal layer, was released at higher clock speeds, up to the 2800+ model, which ran at 2250 MHz. Later, it replaced the entire Athlon XP line until the launch of the <i>Barton</i> core. Two new models, the 2400+ and 2600+, were announced on <a href="/wiki/August_21.html" title="August 21">21 August</a> <a href="/wiki/2002.html" title="2002">2002</a>. The 2400+ ran at 2000 MHz, and the 2600+ ran at 2083 or 2133 MHz, depending on the <a href="/wiki/Front_side_bus.html" title="Front side bus">front side bus</a> speed (2083 MHz for 333 MT/s FSB, 2133 MHz for 266 MT/s FSB). 2700+ and 2800+ <i>Thoroughbred</i> parts were also announced, but were only available in very small quantities.</p>
<p>The "Thoroughbred" core was on a 0.13 micrometre (130 nm) process, updated from the 0.18 micrometre (180 nm) process of its "Palomino" predecessor. Other than the new process, the Thoroughbred design was not different from the "Palomino" in any way. AMD did have initial troubles with the "Thoroughbred A" revision having substantial heat issues, which were solved in the "B" revision. The rev. A may have been on the 130 nm process, but it offered no real improvements over the old Palomino. Overclockers still liked to use the Palomino; even with it being made on the 180 nm process, it still was able to hit higher clock speeds. The Thoroughbred "B" fixed this problem by adding an extra metal layer to the manufacturing process, allowing enhanced speeds that would allow them become competitive again. At first, 2600+ was released. Later, AMD raised the FSB from 266 MT/s (133 MHz double-pumped) to 333 MT/s (166 MHz double-pumped). This allowed the company to raise the performance rating numbers of the CPUs without actually upping the clock speed much. However, AMD failed to manufacture and ship acceptable amounts of the highest-end 2700+ and 2800+ Thoroughbreds, and as a result they were hard to obtain.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Barton and Thorton">edit</a>]</div>
<p><a name="Barton_and_Thorton" id="Barton_and_Thorton"></a></p>
<h3>Barton and Thorton</h3>
<p>Fifth-generation Athlon <i>Barton</i>-core processors released in early 2003 featured PR ratings of 2500+, 2600+, 2800+, 3000+, and 3200+. While not faster than <i>Thoroughbred</i>-core processors in clock speed, they earned their higher PR-rating-per-clock by featuring an additional 256 KiB of full-speed on-chip level 2 cache, for a total of 512 KiB, and a faster FSB. The <i>Thorton</i> core was a variant of the <i>Barton</i> with half of the L2 cache disabled and thus functionally identical to the <i>Thoroughbred B</i> core. The disabled L2 cache on some <i>Thortons</i> was partially defective, but on others it could be re-enabled through bridge modifications.<sup id="_ref-11" class="reference"><a  title="">[13]</a></sup></p>
<p>As with most Athlons, the Barton core was popular with overclockers. For example, the 2500+ was rated to run an a 333 MT/s (166 MHz double-pumped) bus. By increasing this to 400 MT/s (200 MHz double-pumped), it became equivalent to the much more expensive 3200+. Some suspect this was the reason for the relatively short retail lifespan of the lower-rated Bartons, which were the first to be replaced by the cut-down Semprons.</p>
<p>Some AMD proponents claim that these new parts regained performance leadership for the Athlon, but this remained in doubt. Much controversy surrounds the <a href="/wiki/Benchmark_%28computing%29.html" title="Benchmark (computing)">benchmarks</a> which are used to measure performance leadership. In particular, industry insiders point out that some tests have been deliberately skewed in Intel's favour—notably the <a href="/wiki/BAPCo.html" title="BAPCo">BAPCo</a> tests, which were written by Intel's own engineers. Other insiders accused AMD's model numbers of no longer being internally consistent, and also accused them of basing their processor ratings on applications which were no longer widely used.</p>
<p>Most observers considered the Athlon no longer the fastest x86 processor in the world, believing that Intel's Pentium 4 overtook the Athlon XP early in 2002 and held its lead until February 2003, with the 3.06 GHz P4 benchmarking slightly faster than the Athlon 2700+. At the time, the question was moot: AMD had yet to deliver the 2700+ and 2800+ in commercial quantities; they did not begin to ship in volume until well into the first quarter of 2003. However, as the initially troublesome transition to the 0.13 micrometre process neared completion, AMD began producing large numbers of 0.13 micrometre parts in the 1700+ to 2400+ speed grades (usually a sign that faster grades are not far away). In mid February 2003, they announced the Athlon XP 3000+ to ship in volume in early March of 2003. Pending an Intel reply, the 3000+ had according to AMD reclaimed the "fastest x86 in the world" title for the Athlon once again. However, reviewers' opinions on this were split, and most still believed the top Intel part to be faster. A month later, Intel introduced a new series of Pentium 4s which had a faster 800 MT/s, or 200 MHz quad-pumped bus (previously it was 533 MT/s, or 133 MHz quad-pumped. The new bus was indicated by the "C" appendage at the end of the model number) and support for <a href="/wiki/Hyper-Threading.html" title="Hyper-Threading">Hyper-Threading</a>. In response, AMD released the Athlon XP 3000+ and 3200+ featuring a 400 MT/s bus. Unfortunately, the bus speed increase did not offer a large performance gain. The 3200+ failed to convincingly outperform the new 3.0 GHz Pentium 4 "C", much less the subsequent 3.2 GHz version. Many reviewers concluded that the C-series Pentium 4 was a bridge too far for the Athlon XP, and that Intel had gained a decisive performance lead which the Athlon XP could not overcome. However, AMD did not try to do so; their focus was now on the soon-to-be released K8, the <a href="/wiki/Athlon_64.html" title="Athlon 64">Athlon 64</a>.</p>
<p>AMD officially taped out the Barton core at 3200+, but through deals with certain OEMs such as HP, AMD added unofficially an additional chip to its lineup. The AMD Athlon XP 3300+ was offered in HP Pavilion a810n Desktop PCs, but were quickly overshadowed initially by the Athlon 64 from the ClawHammer core and then from the Newcastle core and later by the Sempron from the Palermo core. Because the Athlon XP 3300+ based itself on the Barton core, its specifications are similar to that of the other Barton-based chips. It ran at frequency of 2.331 GHz, contained 128 KiB of L1 Cache and 512 KiB of L2 Cache, used 3 integer pipelines and 3 floating point pipelines, utilized 1.65 V, employed 3DNow, MMX, and SSE Multimedia instructions, was manufactured on the 130 nm process, and fit into 462 pin microPGA, Socket A. Its differentiating factor was that it ran on the 333 MHz FSB like the Athlon XP 2500+, 2600+, 2800+, and certain 3000+; rather than on the 400 MHz FSB of certain 3000+ and the 3200+. The ability of the ClawHammer core to process more IPS more efficiently, the consequent transition of the foundries to the newer cores, and a subsequent die shrink led to the elimination of the Barton core from sale to consumers and OEMs. Only a select number of chips from each yield could be run at the higher frequency as the Barton core was at its limit; the AMD Athlon XP 3300+ was the last and highest frequency chip that the Barton core could support.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Mobile Athlon XP">edit</a>]</div>
<p><a name="Mobile_Athlon_XP" id="Mobile_Athlon_XP"></a></p>
<h3>Mobile Athlon XP</h3>
<div class="thumb tright">
<div style="width:227px;"><a  class="internal" title="Athlon XP Mobile &quot;Barton&quot; 2400+"><img src="http://upload.wikimedia.org/wikipedia/en/thumb/6/6c/Athlon_XPM_2400l.jpg/225px-Athlon_XPM_2400l.jpg" alt="Athlon XP Mobile &quot;Barton&quot; 2400+" width="225" height="203" longdesc="/wiki/Image:Athlon_XPM_2400l.jpg" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
Athlon XP Mobile "Barton" 2400+</div>
</div>
</div>
<p>Mobile Athlon XPs (<i>Athlon XP-M</i>) are identical to normal Athlon XPs, apart from running at lower voltages and not being multiplier-locked. The lower vcore ratings allow the CPU to run with less power consumption (ideal for battery-powered laptops) and produce less heat. They are also capable of having their multipliers dynamically adjusted by software to supply faster speeds at higher frequencies when demanded, but throttle back to lower speeds and voltages when CPU demand is lower.</p>
<p>The Athlon XP-M replaced the older Mobile Athlon 4. The Mobile Athlon 4 used the older <i>Palomino</i> core, while the Athlon XP-M uses the newer <i>Thoroughbred</i> and <i>Barton</i> cores.</p>
<p>It also features <b>Power Now!</b> where the CPU's clock speed is automatically decreased when the computer is under a low load, to save battery power and reduce heat. Similar to Intel's <a href="/wiki/SpeedStep.html" title="SpeedStep">SpeedStep</a> technology.</p>
<p>Some specialized low-power Athlon XP-Ms utilise the microPGA <a href="/wiki/Socket_563.html" title="Socket 563">socket 563</a> rather than the standard Socket A.</p>
<p>Athlon XP-Ms on desktop computers became very popular with <a href="/wiki/Overclocking.html" title="Overclocking">overclockers</a>, as well as <a href="/wiki/Underclocking.html" title="Underclocking">underclockers</a>, by early 2004, in part because their multipliers are unlocked. Athlon XP-Ms are structurally identical to Desktop Athlon cousins but are singled out for their ability to operate at voltages well below normal. Since they are so efficient with voltage, they respond extremely well to increased voltages and overclock extremely well. Athlon XP-Ms overclock demonstrably better than multiplier unlocked Desktop Athlon XPs with the same "Barton" core. Some <i>Barton</i> core Athlon XP-Ms have been successfully overclocked to as high as 3.1 GHz.</p>
<p>Mobile Athlon XPs are also used in <a href="/wiki/HTPC.html" title="HTPC">home theater PC</a> systems due to their high performance and ability to underclock and undervolt for quiet operation needed in the living room<sup title="The text in the vicinity of this tag needs citation." class="noprint">[<a  title="Wikipedia:Citing sources"><i>citation&#160;needed</i></a>]</sup>.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Models">edit</a>]</div>
<p><a name="Models" id="Models"></a></p>
<h2>Models</h2>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Athlon">edit</a>]</div>
<p><a name="Athlon" id="Athlon"></a></p>
<h3>Athlon</h3>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Athlon Classic">edit</a>]</div>
<p><a name="Athlon_Classic_2" id="Athlon_Classic_2"></a></p>
<h4>Athlon Classic</h4>
<ul>
<li>-&gt; <b>K7</b> "Argon" (250 nm)</li>
<li>-&gt; <b>K75</b> "Pluto/Orion" (180 nm)</li>
<li>L1-Cache: 64 + 64 KiB (Data + Instructions)</li>
<li>L2-Cache: 512 KiB, external chips on CPU module with 50, 40 or 33% of CPU-speed</li>
<li><a href="/wiki/MMX.html" title="MMX">MMX</a>, <a href="/wiki/3DNow%21.html" title="3DNow!">3DNow!</a></li>
<li><a href="/wiki/Slot_A.html" title="Slot A">Slot A</a> (EV6)</li>
<li><a href="/wiki/Front_side_bus.html" title="Front side bus">Front side bus</a>: 200 MT/s (100 MHz double-pumped)</li>
<li>VCore: 1.6 V (K7), 1.6 - 1.8 V (K75)</li>
<li>First release: June 23, 1999 (K7), November 29, 1999 (K75)</li>
<li>Clockrate: 500 - 700 MHz (K7), 550 - 1000 MHz (K75)</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Thunderbird (180 nm)">edit</a>]</div>
<p><a name="Thunderbird_.28180_nm.29" id="Thunderbird_.28180_nm.29"></a></p>
<h4>Thunderbird (180 nm)</h4>
<ul>
<li>L1-Cache: 64 + 64 KiB (Data + Instructions)</li>
<li>L2-Cache: 256 KiB, fullspeed</li>
<li><a href="/wiki/MMX.html" title="MMX">MMX</a>, <a href="/wiki/3DNow%21.html" title="3DNow!">3DNow!</a></li>
<li><a href="/wiki/Slot_A.html" title="Slot A">Slot A</a> &amp; <a href="/wiki/Socket_A.html" title="Socket A">Socket A</a> (EV6)</li>
<li><a href="/wiki/Front_side_bus.html" title="Front side bus">Front side bus</a>: 200 MT/s (Slot-A, B-models), 266 MT/s (C-models) (100, 133 MHz double-pumped)</li>
<li>VCore: 1.7 V - 1.75 V</li>
<li>First release: June 5, 2000</li>
<li>Clockrate:
<ul>
<li><a href="/wiki/Slot_A.html" title="Slot A">Slot A</a>: 650 - 1000 MHz</li>
<li><a href="/wiki/Socket_A.html" title="Socket A">Socket A</a>, 200 MT/s FSB (B-models): 650 - 1400 MHz</li>
<li><a href="/wiki/Socket_A.html" title="Socket A">Socket A</a>, 266 MT/s FSB (C-models): 1000 - 1400 MHz</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Athlon XP">edit</a>]</div>
<p><a name="Athlon_XP" id="Athlon_XP"></a></p>
<h3>Athlon XP</h3>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Palomino (180 nm)">edit</a>]</div>
<p><a name="Palomino_.28180_nm.29" id="Palomino_.28180_nm.29"></a></p>
<h4>Palomino (180 nm)</h4>
<ul>
<li>L1-Cache: 64 + 64 KiB (Data + Instructions)</li>
<li>L2-Cache: 256 KiB, fullspeed</li>
<li><a href="/wiki/MMX.html" title="MMX">MMX</a>, <a href="/wiki/3DNow%21.html" title="3DNow!">3DNow!</a>, <a href="/wiki/Streaming_SIMD_Extensions.html" title="Streaming SIMD Extensions">SSE</a></li>
<li><a href="/wiki/Socket_A.html" title="Socket A">Socket A</a> (EV6)</li>
<li><a href="/wiki/Front_side_bus.html" title="Front side bus">Front side bus</a>: 266 MT/s (133 MHz double-pumped)</li>
<li>VCore: 1.75 V</li>
<li>First release: October 9, 2001</li>
<li>Clockrate: 1333 - 1733 MHz (1500+ to 2100+)</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Thoroughbred A/B (130 nm)">edit</a>]</div>
<p><a name="Thoroughbred_A.2FB_.28130_nm.29" id="Thoroughbred_A.2FB_.28130_nm.29"></a></p>
<h4>Thoroughbred A/B (130 nm)</h4>
<ul>
<li>L1-Cache: 64 + 64 KiB (Data + Instructions)</li>
<li>L2-Cache: 256 KiB, fullspeed</li>
<li><a href="/wiki/MMX.html" title="MMX">MMX</a>, <a href="/wiki/3DNow%21.html" title="3DNow!">3DNow!</a>, <a href="/wiki/Streaming_SIMD_Extensions.html" title="Streaming SIMD Extensions">SSE</a></li>
<li><a href="/wiki/Socket_A.html" title="Socket A">Socket A</a> (EV6)</li>
<li><a href="/wiki/Front_side_bus.html" title="Front side bus">Front side bus</a>: 266/333 MT/s (133/166 MHz double-pumped)</li>
<li>VCore: 1.5 V - 1.65 V</li>
<li>First release: June 10, 2002 (A), August 21, 2002 (B)</li>
<li>Clockrate:
<ul>
<li>T-Bred "A": 1400 - 1800 MHz (1600+ to 2200+)</li>
<li>T-Bred "B": 1400 - 2250 MHz (1600+ to 2800+)</li>
<li>266 MT/s FSB: 1400 - 2133 MHz (1600+ to 2600+)</li>
<li>333 MT/s FSB: 2083 - 2250 MHz (2600+ to 2800+)</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Thorton (130 nm)">edit</a>]</div>
<p><a name="Thorton_.28130_nm.29" id="Thorton_.28130_nm.29"></a></p>
<h4>Thorton (130 nm)</h4>
<ul>
<li>L1-Cache: 64 + 64 KiB (Data + Instructions)</li>
<li>L2-Cache: 256 KiB, fullspeed</li>
<li><a href="/wiki/MMX.html" title="MMX">MMX</a>, <a href="/wiki/3DNow%21.html" title="3DNow!">3DNow!</a>, <a href="/wiki/Streaming_SIMD_Extensions.html" title="Streaming SIMD Extensions">SSE</a></li>
<li><a href="/wiki/Socket_A.html" title="Socket A">Socket A</a> (EV6)</li>
<li><a href="/wiki/Front_side_bus.html" title="Front side bus">Front side bus</a>: 266/333/400 MT/s (133/166/200 MHz double-pumped)</li>
<li>VCore: 1.6 V - 1.65 V</li>
<li>First release: September 2003</li>
<li>Clockrate: 1667 - 2200 MHz (2000+ to 3100+)</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Barton (130 nm)">edit</a>]</div>
<p><a name="Barton_.28130_nm.29" id="Barton_.28130_nm.29"></a></p>
<h4>Barton (130 nm)</h4>
<ul>
<li>L1-Cache: 64 + 64 KiB (Data + Instructions)</li>
<li>L2-Cache: 512 KiB, fullspeed</li>
<li><a href="/wiki/MMX.html" title="MMX">MMX</a>, <a href="/wiki/3DNow%21.html" title="3DNow!">3DNow!</a>, <a href="/wiki/Streaming_SIMD_Extensions.html" title="Streaming SIMD Extensions">SSE</a></li>
<li><a href="/wiki/Socket_A.html" title="Socket A">Socket A</a> (EV6)</li>
<li><a href="/wiki/Front_side_bus.html" title="Front side bus">Front side bus</a>: 333/400 MT/s (166/200 MHz double-pumped)</li>
<li>VCore: 1.65 V</li>
<li>First release: February 10, 2003</li>
<li>Clockrate: 1833 - 2333 MHz (2500+ to 3300+)
<ul>
<li>333 MT/s FSB: 1833 - 2333 MHz (2500+ to 3300+)</li>
<li>400 MT/s FSB: 2100, 2200 MHz (3000+, 3200+)</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 7th generation x86 competitors">edit</a>]</div>
<p><a name="7th_generation_x86_competitors"></a></p>
<h2>7th generation x86 competitors</h2>
<ul>
<li>Intel <a href="/wiki/Pentium_4.html" title="Pentium 4">Pentium 4</a> (and derivates)</li>
<li><a href="/wiki/VIA_C7.html" title="VIA C7">VIA C7</a></li>
<li>Transmeta <a href="/wiki/Efficeon.html" title="Efficeon">Efficeon</a></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: See also">edit</a>]</div>
<p><a name="See_also" id="See_also"></a></p>
<h2>See also</h2>
<ul>
<li><a href="/wiki/List_of_AMD_Athlon_microprocessors.html" title="List of AMD Athlon microprocessors">List of AMD Athlon microprocessors</a></li>
<li><a href="/wiki/List_of_AMD_Athlon_XP_microprocessors.html" title="List of AMD Athlon XP microprocessors">List of AMD Athlon XP microprocessors</a></li>
<li><a href="/wiki/List_of_AMD_Athlon_64_microprocessors.html" title="List of AMD Athlon 64 microprocessors">List of AMD Athlon 64 microprocessors</a></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: External links">edit</a>]</div>
<p><a name="External_links" id="External_links"></a></p>
<h2>External links</h2>
<ul>
<li><a  class="external text" title="http://www.cpu-collection.de/?tn=0&amp;l0=co&amp;l1=AMD&amp;l2=Athlon">cpu-collection.de</a> AMD Athlon processor images and descriptions</li>
<li><a  class="external text" title="http://www.amdboard.com/amdid.html">amdboard.com</a> AMD Athlon/Duron/Sempron CPU identification and OPN breakdown</li>
<li><a  class="external text" title="http://www.amd.com/gb-uk/assets/content_type/DownloadableAssets/K7_Electrical_Specification_Rev_ENG.pdf">AMD's Technical Specifications</a> for 7th generation CPUs (.pdf)</li>
<li><a  class="external text" title="http://www.ocinside.de/html/workshop/amd_a64_product_id.html">Easy identification with Interactive AMD product ID</a></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: References">edit</a>]</div>
<p><a name="References" id="References"></a></p>
<h2>References</h2>
<ol class="references">
<li id="_note-PaulHsieh">^ <a  title=""><sup><i><b>a</b></i></sup></a>&#160;<a  title=""><sup><i><b>b</b></i></sup></a>&#160;<a  title=""><sup><i><b>c</b></i></sup></a>&#160;<a  title=""><sup><i><b>d</b></i></sup></a> Hsieh, Paul. <a  class="external text" title="http://www.azillionmonkeys.com/qed/cpujihad.shtml">7th Generation CPU Comparisons</a>.</li>
<li id="_note-0"><b><a  title="">^</a></b> De Gelas, Johan. <a  class="external text" title="http://www.aceshardware.com/Spades/read.php?article_id=50">The Secrets of High Performance CPUs, Part 1</a>, Ace's Hardware, September 29, 1999.</li>
<li id="_note-1"><b><a  title="">^</a></b> Pabst, Thomas. <a  class="external text" title="http://www.tomshardware.com/1999/08/23/performance/page7.html">Performance-Showdown between Athlon and Pentium III</a>, Tom's Hardware, August 23, 1999.</li>
<li id="_note-2"><b><a  title="">^</a></b> Womack, Tom. <a  class="external text" title="http://www.tom.womack.net/x86FAQ/faq_features.html">Extensions to the x86 architecture</a>.</li>
<li id="_note-3"><b><a  title="">^</a></b> De Gelas, Johan. <a  class="external text" title="http://www.aceshardware.com/read.jsp?id=71">Clash of Silicon, The Athlon 650</a>, Ace's Hardware, September 29, 1999.</li>
<li id="_note-4"><b><a  title="">^</a></b> Lal Shimpi, Anand. <a  class="external text" title="http://www.anandtech.com/showdoc.aspx?i=1189&amp;p=2">AMD Athlon 1GHz, 950MHz, 900MHz</a>, Anandtech, March 6, 2000, p.2.</li>
<li id="_note-5"><b><a  title="">^</a></b> Noonan, Jim and Rolfe, James. <a  class="external text" title="http://www.overclockers.com.au/techstuff/r_gfd1/">Athlon Gold-Finger Devices</a>, Overclockers.com.au, accessed August 24, 2006.</li>
<li id="_note-6"><b><a  title="">^</a></b> Lal Shimpi, Anand. <a  class="external text" title="http://www.anandtech.com/showdoc.aspx?i=1469&amp;p=4">AMD Athlon 4 - The Palomino is Here</a>, Anandtech, May 14, 2001, p:4-5.</li>
<li id="_note-7"><b><a  title="">^</a></b> Wasson, Scott. <a  class="external text" title="http://www.techreport.com/reviews/2001q4/athlonxp/index.x?pg=1">AMD's Athlon XP 1800+ processor: 1533 &gt; 1800</a>, The Tech Report, October 9, 2001.</li>
<li id="_note-8"><b><a  title="">^</a></b> Wasson, Scott. <a  class="external text" title="http://www.techreport.com/reviews/2001q4/athlonxp-1900/index.x?pg=1">AMD's Athlon XP 1900+ processor: Pouring it on</a>, The Tech Report, November 5, 2001.</li>
<li id="_note-9"><b><a  title="">^</a></b> De Gelas, Johan.<a  class="external text" title="http://www.aceshardware.com/read.jsp?id=45000225">Upgrading to eXtreme Performance</a>, Ace's Hardware, October 16, 2001.</li>
<li id="_note-10"><b><a  title="">^</a></b> Lal Shimpi, Anand. <a  class="external text" title="http://www.anandtech.com/showdoc.aspx?i=1483">AMD 760MP &amp; Athlon MP - Dual Processor Heaven</a>, Anandtech, June 5, 2001.</li>
<li id="_note-11"><b><a  title="">^</a></b> Shilov, Anton. <a  class="external text" title="http://www.xbitlabs.com/news/cpu/display/20030930171549.html">How to Enable Additional 256KB of L2 Cache on AMD Athlon XP Processors Model 10. Thorton Modified!</a>, X-bit labs, September 30, 2003.</li>
</ol>
<p><span class="boilerplate" id="foldoc"><i>This article was originally based on material from the <a href="/wiki/Free_On-line_Dictionary_of_Computing.html" title="Free On-line Dictionary of Computing">Free On-line Dictionary of Computing</a>, which is <a  title="Wikipedia:Foldoc license">licensed</a> under the <a href="/wiki/GNU_Free_Documentation_License.html" title="GNU Free Documentation License">GFDL</a>.</i></span></p>
<p><br /></p>
<table summary="Navigation box - List of AMD microprocessors" class="toccolours" style="clear: both; width: 94%; margin: 0.5em auto; text-align: center; padding: 0em 0em 0em 0em">
<tr>
<th style="padding-top: 0.2em; padding-bottom: 0.2em; background: #ccccff"><a href="/wiki/List_of_AMD_microprocessors.html" title="List of AMD microprocessors">List of AMD microprocessors</a>&#160;• <a href="/wiki/AMD.html" title="AMD">AMD</a>&#160;• <a href="/wiki/List_of_AMD_CPU_slots_and_sockets.html" title="List of AMD CPU slots and sockets">List of AMD CPU slots, sockets</a></th>
</tr>
<tr>
<td style="font-size: 90%; padding: 0.5em 1em"><b>Discontinued</b>: <a href="/wiki/AMD_Am2900.html" title="AMD Am2900">Am2900</a>&#160;• <a href="/wiki/AMD_Am29000.html" title="AMD Am29000">Am29000</a>&#160;• <a href="/wiki/AMD_Am9080.html" title="AMD Am9080">Am9080</a>&#160;• <a href="/wiki/Am286.html" title="Am286">Am286</a>&#160;• <a href="/wiki/Am386.html" title="Am386">Am386</a>&#160;• <a href="/wiki/Am486.html" title="Am486">Am486</a>&#160;• <a href="/wiki/AMD_5x86.html" title="AMD 5x86">Am5x86</a>&#160;• <a href="/wiki/AMD_K5.html" title="AMD K5">K5</a>&#160;• <a href="/wiki/AMD_K6.html" title="AMD K6">K6</a>&#160;• <a href="/wiki/AMD_K6-2.html" title="AMD K6-2">K6-2</a>&#160;• <a href="/wiki/AMD_K6-III.html" title="AMD K6-III">K6-III</a>&#160;• <a href="/wiki/Duron.html" title="Duron">Duron</a><br />
<b>Current Production</b>: <a href="/wiki/Sempron.html" title="Sempron">Sempron</a>&#160;• <strong class="selflink">Athlon</strong>&#160;• <a href="/wiki/Athlon_64.html" title="Athlon 64">Athlon 64</a>&#160;• <a href="/wiki/Athlon_64_X2.html" title="Athlon 64 X2">Athlon 64 X2</a>&#160;• <a href="/wiki/Turion_64.html" title="Turion 64">Turion 64</a>&#160;• <a href="/wiki/Turion_64_X2.html" title="Turion 64 X2">Turion 64 X2</a>&#160;• <a href="/wiki/Opteron.html" title="Opteron">Opteron</a><br />
<b>Upcoming</b>: <a href="/wiki/AMD_K8L.html" title="AMD K8L">K8L</a></td>
</tr>
</table>

<!-- 
Pre-expand include size: 7897 bytes
Post-expand include size: 2584 bytes
Template argument size: 734 bytes
Maximum: 2048000 bytes
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:3060-0!1!0!default!!en!2 and timestamp 20060910145416 -->
<div class="printfooter">
Retrieved from "<a </div>
			<div id="catlinks"><p class='catlinks'><a  title="Special:Categories">Categories</a>: <span dir='ltr'><a  title="Category:Articles with unsourced statements">Articles with unsourced statements</a></span> | <span dir='ltr'><a  title="Category:FOLDOC sourced articles">FOLDOC sourced articles</a></span> | <span dir='ltr'><a  title="Category:AMD products">AMD products</a></span> | <span dir='ltr'><a  title="Category:Microprocessors">Microprocessors</a></span> | <span dir='ltr'><a  title="Category:X86 microprocessors">X86 microprocessors</a></span></p></div>			<!-- end content -->
			<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<ul>
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/Athlon.html">Article</a></li>
				 <li id="ca-talk"><a >Discussion</a></li>
				 <li id="ca-edit"><a >Edit this page</a></li>
				 <li id="ca-history"><a >History</a></li>
		</ul>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a >Sign in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(/images/wiki-en.png);" href="/wiki/Main_Page.html" title="Main Page"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
		<div class='portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage"><a href="/wiki/Main_Page.html">Main Page</a></li>
				<li id="n-portal"><a >Community Portal</a></li>
				<li id="n-Featured-articles"><a >Featured articles</a></li>
				<li id="n-currentevents"><a >Current events</a></li>
				<li id="n-recentchanges"><a >Recent changes</a></li>
				<li id="n-randompage"><a >Random article</a></li>
				<li id="n-help"><a >Help</a></li>
				<li id="n-contact"><a >Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a >Donations</a></li>
			</ul>
		</div>
	</div>
		<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/wiki/Special:Search" id="searchform"><div>
				<input id="searchInput" name="search" type="text" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" value="Search" />
			</div></form>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a >What links here</a></li>
				<li id="t-recentchangeslinked"><a >Related changes</a></li>
<li id="t-upload"><a >Upload file</a></li>
<li id="t-specialpages"><a >Special pages</a></li>
				<li id="t-print"><a >Printable version</a></li>				<li id="t-permalink"><a >Permanent link</a></li><li id="t-cite"><a >Cite this article</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>In other languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-cs"><a >Česky</a></li>
				<li class="interwiki-de"><a >Deutsch</a></li>
				<li class="interwiki-es"><a >Español</a></li>
				<li class="interwiki-fr"><a >Français</a></li>
				<li class="interwiki-id"><a >Bahasa Indonesia</a></li>
				<li class="interwiki-it"><a >Italiano</a></li>
				<li class="interwiki-he"><a >עברית</a></li>
				<li class="interwiki-hu"><a >Magyar</a></li>
				<li class="interwiki-nl"><a >Nederlands</a></li>
				<li class="interwiki-ja"><a >日本語</a></li>
				<li class="interwiki-pl"><a >Polski</a></li>
				<li class="interwiki-pt"><a >Português</a></li>
				<li class="interwiki-ru"><a >Русский</a></li>
				<li class="interwiki-sk"><a >Slovenčina</a></li>
				<li class="interwiki-fi"><a >Suomi</a></li>
				<li class="interwiki-sv"><a >Svenska</a></li>
				<li class="interwiki-tr"><a >Türkçe</a></li>
				<li class="interwiki-zh"><a >中文</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a ><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="MediaWiki" /></a></div>
				<div id="f-copyrightico"><a ><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
				<li id="lastmod"> This page was last modified 12:53, 10 September 2006.</li>
				<li id="copyright">All text is available under the terms of the <a class='internal'  title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal'  title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the Wikimedia Foundation, Inc.<br /></li>
				<li id="privacy"><a  title="wikimedia:Privacy policy">Privacy policy</a></li>
				<li id="about"><a  title="Wikipedia:About">About Wikipedia</a></li>
				<li id="disclaimer"><a  title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
		
	
		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
</div>
<!-- Served by srv98 in 0.099 secs. --></body></html>
