{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732226280858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732226280860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 13:58:00 2024 " "Processing started: Thu Nov 21 13:58:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732226280860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732226280860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simon_says -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off simon_says -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732226280860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732226281365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732226281365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732226301607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732226301607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tone_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tone_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tone_Generator " "Found entity 1: Tone_Generator" {  } { { "Tone_Generator.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/Tone_Generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732226301608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732226301608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_sequence_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_sequence_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Random_Sequence_Generator " "Found entity 1: Random_Sequence_Generator" {  } { { "Random_Sequence_Generator.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/Random_Sequence_Generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732226301610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732226301610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_and_display_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_and_display_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_and_Display_Control " "Found entity 1: LED_and_Display_Control" {  } { { "LED_and_Display_Control.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/LED_and_Display_Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732226301611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732226301611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732226301614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732226301614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732226301650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:simon1 " "Elaborating entity \"fsm\" for hierarchy \"fsm:simon1\"" {  } { { "top_level.sv" "simon1" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/top_level.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732226301668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fsm.sv(60) " "Verilog HDL assignment warning at fsm.sv(60): truncated value with size 32 to match size of target (16)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732226301680 "|top_level|fsm:simon1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fsm.sv(61) " "Verilog HDL assignment warning at fsm.sv(61): truncated value with size 32 to match size of target (2)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732226301681 "|top_level|fsm:simon1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fsm.sv(65) " "Verilog HDL assignment warning at fsm.sv(65): truncated value with size 32 to match size of target (10)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732226301681 "|top_level|fsm:simon1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fsm.sv(105) " "Verilog HDL assignment warning at fsm.sv(105): truncated value with size 32 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732226301685 "|top_level|fsm:simon1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fsm.sv(115) " "Verilog HDL Case Statement information at fsm.sv(115): all case item expressions in this case statement are onehot" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 115 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1732226301686 "|top_level|fsm:simon1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fsm.sv(134) " "Verilog HDL assignment warning at fsm.sv(134): truncated value with size 32 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732226301687 "|top_level|fsm:simon1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fsm.sv(137) " "Verilog HDL assignment warning at fsm.sv(137): truncated value with size 32 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732226301687 "|top_level|fsm:simon1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.sv(157) " "Verilog HDL assignment warning at fsm.sv(157): truncated value with size 32 to match size of target (3)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732226301688 "|top_level|fsm:simon1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fsm.sv(165) " "Verilog HDL assignment warning at fsm.sv(165): truncated value with size 32 to match size of target (10)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732226301689 "|top_level|fsm:simon1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.sv(173) " "Verilog HDL assignment warning at fsm.sv(173): truncated value with size 32 to match size of target (3)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732226301689 "|top_level|fsm:simon1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GAME_TONES.data_a 0 fsm.sv(13) " "Net \"GAME_TONES.data_a\" at fsm.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732226301697 "|top_level|fsm:simon1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GAME_TONES.waddr_a 0 fsm.sv(13) " "Net \"GAME_TONES.waddr_a\" at fsm.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732226301698 "|top_level|fsm:simon1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SUCCESS_TONES.data_a 0 fsm.sv(14) " "Net \"SUCCESS_TONES.data_a\" at fsm.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732226301698 "|top_level|fsm:simon1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SUCCESS_TONES.waddr_a 0 fsm.sv(14) " "Net \"SUCCESS_TONES.waddr_a\" at fsm.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732226301698 "|top_level|fsm:simon1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GAMEOVER_TONES.data_a 0 fsm.sv(15) " "Net \"GAMEOVER_TONES.data_a\" at fsm.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732226301698 "|top_level|fsm:simon1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GAMEOVER_TONES.waddr_a 0 fsm.sv(15) " "Net \"GAMEOVER_TONES.waddr_a\" at fsm.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732226301698 "|top_level|fsm:simon1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GAME_TONES.we_a 0 fsm.sv(13) " "Net \"GAME_TONES.we_a\" at fsm.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732226301698 "|top_level|fsm:simon1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SUCCESS_TONES.we_a 0 fsm.sv(14) " "Net \"SUCCESS_TONES.we_a\" at fsm.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732226301698 "|top_level|fsm:simon1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GAMEOVER_TONES.we_a 0 fsm.sv(15) " "Net \"GAMEOVER_TONES.we_a\" at fsm.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732226301698 "|top_level|fsm:simon1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tone_Generator fsm:simon1\|Tone_Generator:play1 " "Elaborating entity \"Tone_Generator\" for hierarchy \"fsm:simon1\|Tone_Generator:play1\"" {  } { { "fsm.sv" "play1" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732226301749 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fsm:simon1\|seq " "RAM logic \"fsm:simon1\|seq\" is uninferred due to inappropriate RAM size" {  } { { "fsm.sv" "seq" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 30 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1732226302174 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fsm:simon1\|GAME_TONES " "RAM logic \"fsm:simon1\|GAME_TONES\" is uninferred due to inappropriate RAM size" {  } { { "fsm.sv" "GAME_TONES" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1732226302174 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fsm:simon1\|SUCCESS_TONES " "RAM logic \"fsm:simon1\|SUCCESS_TONES\" is uninferred due to inappropriate RAM size" {  } { { "fsm.sv" "SUCCESS_TONES" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1732226302174 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fsm:simon1\|GAMEOVER_TONES " "RAM logic \"fsm:simon1\|GAMEOVER_TONES\" is uninferred due to inappropriate RAM size" {  } { { "fsm.sv" "GAMEOVER_TONES" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1732226302174 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1732226302174 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 7 C:/Users/Minh/Documents/Advanced Digital Design/Final Project/db/top_level.ram1_fsm_1a5dd.hdl.mif " "Memory depth (8) in the design file differs from memory depth (7) in the Memory Initialization File \"C:/Users/Minh/Documents/Advanced Digital Design/Final Project/db/top_level.ram1_fsm_1a5dd.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1732226302180 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1732226302756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732226303252 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732226304111 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732226304313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732226304313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "483 " "Implemented 483 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732226304409 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732226304409 ""} { "Info" "ICUT_CUT_TM_LCELLS" "472 " "Implemented 472 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732226304409 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732226304409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13235 " "Peak virtual memory: 13235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732226304427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 13:58:24 2024 " "Processing ended: Thu Nov 21 13:58:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732226304427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732226304427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732226304427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732226304427 ""}
