# vsim -c async_fifo_tb -wlf vsim.wlf -solvefaildebug -assertdebug -voptargs="+acc" -l vsim.log -do "add wave -r /async_fifo_tb/*; run -all; quit" 
# Start time: 23:44:59 on Aug 25,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../tb/async_fifo_tb.v(24): (vopt-2685) [TFMPC] - Too few port connections for 'u_async_fifo'.  Expected 12, found 10.
# ** Warning: ../tb/async_fifo_tb.v(24): (vopt-2718) [TFMPC] - Missing connection for port 'arempty'.
# ** Warning: ../tb/async_fifo_tb.v(24): (vopt-2718) [TFMPC] - Missing connection for port 'awfull'.
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.async_fifo_tb(fast)
# Loading sv_std.std
# Loading work.async_fifo(fast)
# Loading work.sync_r2w(fast)
# Loading work.sync_w2r(fast)
# Loading work.wptr_full(fast)
# Loading work.fifomem(fast)
# Loading work.rptr_empty(fast)
# add wave -r /async_fifo_tb/*
#  run -all
# ** Note: $finish    : ../tb/async_fifo_tb.v(82)
#    Time: 1520 ps  Iteration: 0  Instance: /async_fifo_tb
# End time: 23:45:01 on Aug 25,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 3
