

================================================================
== Vivado HLS Report for 'copy_out'
================================================================
* Date:           Wed Nov  7 23:47:53 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lenet
* Solution:       lenet_accelerator
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   35|   35|   35|   35|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   30|   30|         3|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	5  / (exitcond)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 8.75ns
ST_1: fc6_o_o15_read (4)  [1/1] 0.00ns
:0  %fc6_o_o15_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %fc6_o_o15)

ST_1: fc6_o_o15_cast1 (5)  [1/1] 0.00ns
:1  %fc6_o_o15_cast1 = zext i30 %fc6_o_o15_read to i32

ST_1: out_addr (6)  [1/1] 0.00ns
:2  %out_addr = getelementptr float* %out_r, i32 %fc6_o_o15_cast1

ST_1: StgValue_12 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(float* %out_r, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [13 x i8]* @p_str12, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: out_addr_wr_req (8)  [1/1] 8.75ns  loc: lenet/lenet_hls.c:118
:4  %out_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %out_addr, i32 10)

ST_1: StgValue_14 (9)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:117
:5  br label %1


 <State 2>: 8.75ns
ST_2: i (11)  [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_12, %2 ]

ST_2: i_cast1 (12)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:117
:1  %i_cast1 = zext i4 %i to i32

ST_2: exitcond (13)  [1/1] 3.10ns  loc: lenet/lenet_hls.c:117
:2  %exitcond = icmp eq i4 %i, -6

ST_2: empty (14)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: i_12 (15)  [1/1] 2.35ns  loc: lenet/lenet_hls.c:117
:4  %i_12 = add i4 %i, 1

ST_2: StgValue_20 (16)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:117
:5  br i1 %exitcond, label %3, label %2

ST_2: fc6_o_addr (18)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:118
:0  %fc6_o_addr = getelementptr [10 x float]* @fc6_o, i32 0, i32 %i_cast1

ST_2: fc6_o_load (19)  [2/2] 2.32ns  loc: lenet/lenet_hls.c:118
:1  %fc6_o_load = load float* %fc6_o_addr, align 4

ST_2: out_addr_wr_resp (23)  [5/5] 8.75ns  loc: lenet/lenet_hls.c:118
:0  %out_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %out_addr)


 <State 3>: 2.32ns
ST_3: fc6_o_load (19)  [1/2] 2.32ns  loc: lenet/lenet_hls.c:118
:1  %fc6_o_load = load float* %fc6_o_addr, align 4


 <State 4>: 8.75ns
ST_4: StgValue_25 (20)  [1/1] 8.75ns  loc: lenet/lenet_hls.c:118
:2  call void @_ssdm_op_Write.m_axi.floatP(float* %out_addr, float %fc6_o_load, i4 -1)

ST_4: StgValue_26 (21)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:117
:3  br label %1


 <State 5>: 8.75ns
ST_5: out_addr_wr_resp (23)  [4/5] 8.75ns  loc: lenet/lenet_hls.c:118
:0  %out_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %out_addr)


 <State 6>: 8.75ns
ST_6: out_addr_wr_resp (23)  [3/5] 8.75ns  loc: lenet/lenet_hls.c:118
:0  %out_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %out_addr)


 <State 7>: 8.75ns
ST_7: out_addr_wr_resp (23)  [2/5] 8.75ns  loc: lenet/lenet_hls.c:118
:0  %out_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %out_addr)


 <State 8>: 8.75ns
ST_8: out_addr_wr_resp (23)  [1/5] 8.75ns  loc: lenet/lenet_hls.c:118
:0  %out_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %out_addr)

ST_8: StgValue_31 (24)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:120
:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ fc6_o_o15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc6_o]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fc6_o_o15_read   (read             ) [ 000000000]
fc6_o_o15_cast1  (zext             ) [ 000000000]
out_addr         (getelementptr    ) [ 001111111]
StgValue_12      (specinterface    ) [ 000000000]
out_addr_wr_req  (writereq         ) [ 000000000]
StgValue_14      (br               ) [ 011110000]
i                (phi              ) [ 001000000]
i_cast1          (zext             ) [ 000000000]
exitcond         (icmp             ) [ 001110000]
empty            (speclooptripcount) [ 000000000]
i_12             (add              ) [ 011110000]
StgValue_20      (br               ) [ 000000000]
fc6_o_addr       (getelementptr    ) [ 000100000]
fc6_o_load       (load             ) [ 000010000]
StgValue_25      (write            ) [ 000000000]
StgValue_26      (br               ) [ 011110000]
out_addr_wr_resp (writeresp        ) [ 000000000]
StgValue_31      (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fc6_o_o15">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc6_o_o15"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fc6_o">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc6_o"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="fc6_o_o15_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="30" slack="0"/>
<pin id="44" dir="0" index="1" bw="30" slack="0"/>
<pin id="45" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc6_o_o15_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="0" index="4" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) writeresp(1158) " fcode="write"/>
<opset="out_addr_wr_req/1 out_addr_wr_resp/2 StgValue_25/4 "/>
</bind>
</comp>

<comp id="59" class="1004" name="fc6_o_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="4" slack="0"/>
<pin id="63" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc6_o_addr/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc6_o_load/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="i_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="1"/>
<pin id="73" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="4" slack="0"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="fc6_o_o15_cast1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="30" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="fc6_o_o15_cast1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="out_addr_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="30" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_cast1_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="exitcond_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_12_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="out_addr_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="118" class="1005" name="i_12_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="123" class="1005" name="fc6_o_addr_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="1"/>
<pin id="125" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc6_o_addr "/>
</bind>
</comp>

<comp id="128" class="1005" name="fc6_o_load_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc6_o_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="55"><net_src comp="36" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="38" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="58"><net_src comp="40" pin="0"/><net_sink comp="48" pin=4"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="70"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="42" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="82" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="92"><net_src comp="86" pin="2"/><net_sink comp="48" pin=1"/></net>

<net id="96"><net_src comp="75" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="102"><net_src comp="75" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="75" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="86" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="48" pin=1"/></net>

<net id="121"><net_src comp="104" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="126"><net_src comp="59" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="131"><net_src comp="66" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="48" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {1 2 4 5 6 7 8 }
 - Input state : 
	Port: copy_out : fc6_o_o15 | {1 }
	Port: copy_out : fc6_o | {2 3 }
  - Chain level:
	State 1
		out_addr : 1
		out_addr_wr_req : 2
	State 2
		i_cast1 : 1
		exitcond : 1
		i_12 : 1
		StgValue_20 : 2
		fc6_o_addr : 2
		fc6_o_load : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |        i_12_fu_104        |    17   |    9    |
|----------|---------------------------|---------|---------|
|   icmp   |       exitcond_fu_98      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | fc6_o_o15_read_read_fu_42 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_48      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |   fc6_o_o15_cast1_fu_82   |    0    |    0    |
|          |       i_cast1_fu_93       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    17   |    11   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|fc6_o_addr_reg_123|    4   |
|fc6_o_load_reg_128|   32   |
|   i_12_reg_118   |    4   |
|     i_reg_71     |    4   |
| out_addr_reg_110 |   32   |
+------------------+--------+
|       Total      |   76   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_48 |  p0  |   3  |   1  |    3   |
|  grp_write_fu_48 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_48 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_66 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   139  ||  6.537  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   17   |   11   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   27   |
|  Register |    -   |   76   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   93   |   38   |
+-----------+--------+--------+--------+
