Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov  2 16:52:31 2023
| Host         : YusuxYT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    55 |
|    Minimum number of control sets                        |    55 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    55 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    43 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             109 |           42 |
| No           | No                    | Yes                    |             207 |           78 |
| No           | Yes                   | No                     |              58 |           17 |
| Yes          | No                    | No                     |            1327 |          870 |
| Yes          | No                    | Yes                    |            1092 |          609 |
| Yes          | Yes                   | No                     |              67 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------+------------------------------+------------------+----------------+--------------+
|     Clock Signal     |              Enable Signal             |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------------------+------------------------------+------------------+----------------+--------------+
|  CLK_GEN/clk_disp    | BTN_SCAN/p_0_in                        |                              |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                        |                              |                3 |              3 |         1.00 |
|  debug_clk           |                                        |                              |                3 |              4 |         1.33 |
|  CLK_GEN/clk_cpu     | DEBUG_CTRL/beat_counter                | rst_all                      |                4 |              5 |         1.25 |
|  CLK_GEN/clk_cpu     | DEBUG_CTRL/reg_counter                 | rst_all                      |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | uart_tx_ctrl/update_head               | rst_all                      |                3 |              8 |         2.67 |
|  CLK_GEN/clk_cpu     | DEBUG_CTRL/uart_valid_debug            | rst_all                      |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | UART_BUFF/send_reg_0[0]                |                              |                1 |              8 |         8.00 |
|  debug_clk           | core/reg_IF_ID/rst_all_reg             | core/reg_IF_ID/rst_all_reg_0 |                5 |              9 |         1.80 |
|  debug_clk           | core/reg_IF_ID/isFlushed_reg_0[0]      | rst_all                      |                5 |             10 |         2.00 |
|  led_clk_BUFG        |                                        | DISPLAY/seg_an_shift_0       |                4 |             12 |         3.00 |
|  CLK100MHZ_IBUF_BUFG |                                        | uart_tx_ctrl/bitTmr          |                4 |             14 |         3.50 |
|  CLK_GEN/clk_disp    |                                        |                              |                6 |             19 |         3.17 |
|  CLK_GEN/clk_cpu     |                                        |                              |               11 |             26 |         2.36 |
|  CLK100MHZ_IBUF_BUFG |                                        | CLK_GEN/led_clk_0            |                9 |             32 |         3.56 |
|  CLK100MHZ_IBUF_BUFG | uart_tx_ctrl/bitIndex                  | uart_tx_ctrl/uart_ready      |                9 |             32 |         3.56 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_4[0]      | rst_all                      |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_8[0]      | rst_all                      |               27 |             32 |         1.19 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0 | rst_all                      |               17 |             32 |         1.88 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_11[0]     | rst_all                      |               17 |             32 |         1.88 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_9[0]      | rst_all                      |               23 |             32 |         1.39 |
|  debug_clk           | core/reg_EXE_MEM/E[0]                  | rst_all                      |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_EXE_MEM/IR_MEM_reg[26]_4[0]   | rst_all                      |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_EXE_MEM/IR_MEM_reg[26]_0[0]   | rst_all                      |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_EXE_MEM/IR_MEM_reg[26]_6[0]   | rst_all                      |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_EXE_MEM/IR_MEM_reg[26]_2[0]   | rst_all                      |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_EXE_MEM/IR_MEM_reg[22]_1[0]   | rst_all                      |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_EXE_MEM/IR_MEM_reg[26]_3[0]   | rst_all                      |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_EXE_MEM/IR_MEM_reg[21]_1[0]   | rst_all                      |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_EXE_MEM/IR_MEM_reg[26]_7[0]   | rst_all                      |               31 |             32 |         1.03 |
|  debug_clk           | core/reg_EXE_MEM/IR_MEM_reg[26]_5[0]   | rst_all                      |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_EXE_MEM/IR_MEM_reg[21]_0[0]   | rst_all                      |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_EXE_MEM/IR_MEM_reg[22]_0[0]   | rst_all                      |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_EXE_MEM/IR_MEM_reg[22]_2[0]   | rst_all                      |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_EXE_MEM/IR_MEM_reg[26]_1[0]   | rst_all                      |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_EXE_MEM/csr_rw_MEM_reg_1[0]   | rst_all                      |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_EXE_MEM/csr_rw_MEM_reg_0[0]   | rst_all                      |               15 |             32 |         2.13 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_13[0]     | rst_all                      |               21 |             32 |         1.52 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_2[0]      | rst_all                      |               20 |             32 |         1.60 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_6[0]      | rst_all                      |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_12[0]     | rst_all                      |               17 |             32 |         1.88 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_14[0]     | rst_all                      |               15 |             32 |         2.13 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_7[0]      | rst_all                      |               16 |             32 |         2.00 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_5[0]      | rst_all                      |               20 |             32 |         1.60 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_3[0]      | rst_all                      |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_10[0]     | rst_all                      |               20 |             32 |         1.60 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_1[0]      | rst_all                      |               25 |             32 |         1.28 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_0[0]      | rst_all                      |               23 |             32 |         1.39 |
|  led_clk_BUFG        |                                        |                              |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/E[0]                    | rst_all                      |               30 |             58 |         1.93 |
|  debug_clk           | core/reg_EXE_MEM/rst_all_reg[0]        |                              |               26 |             65 |         2.50 |
|  debug_clk           | core/reg_IF_ID/rst_all_reg             |                              |               35 |             96 |         2.74 |
|  debug_clk           | core/reg_ID_EX/rst_all_reg             |                              |               62 |            133 |         2.15 |
|  debug_clk           |                                        | rst_all                      |               78 |            207 |         2.65 |
| ~debug_clk           | core/reg_EXE_MEM/WR_MEM_reg_2[0]       |                              |              745 |           1024 |         1.37 |
+----------------------+----------------------------------------+------------------------------+------------------+----------------+--------------+


