/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [19:0] _00_;
  reg [7:0] _01_;
  reg [23:0] _02_;
  reg [17:0] _03_;
  wire [20:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [26:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [15:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [16:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_28z;
  wire [20:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [14:0] celloutsig_0_30z;
  wire [17:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [11:0] celloutsig_0_38z;
  wire [7:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire [5:0] celloutsig_0_42z;
  wire [2:0] celloutsig_0_44z;
  wire [7:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [2:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_51z;
  wire [11:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [27:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [10:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_81z;
  wire [12:0] celloutsig_0_86z;
  wire [13:0] celloutsig_0_8z;
  wire [27:0] celloutsig_0_94z;
  wire [12:0] celloutsig_0_95z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_19z = in_data[31] | ~(celloutsig_0_16z);
  assign celloutsig_0_55z = celloutsig_0_17z ^ celloutsig_0_44z[1];
  assign celloutsig_0_9z = celloutsig_0_5z ^ celloutsig_0_3z;
  assign celloutsig_0_13z = celloutsig_0_0z[2] ^ celloutsig_0_3z;
  assign celloutsig_0_23z = in_data[85] ^ celloutsig_0_0z[11];
  assign celloutsig_0_39z = celloutsig_0_32z[9:2] + { celloutsig_0_14z[21:15], celloutsig_0_9z };
  assign celloutsig_0_42z = celloutsig_0_32z[5:0] + celloutsig_0_15z[5:0];
  assign celloutsig_0_76z = { in_data[92], celloutsig_0_55z, celloutsig_0_47z, celloutsig_0_37z, celloutsig_0_12z } + { celloutsig_0_28z, celloutsig_0_63z };
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 20'h00000;
    else _00_ <= { celloutsig_0_46z, celloutsig_0_24z, celloutsig_0_39z, celloutsig_0_2z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 8'h00;
    else _01_ <= { in_data[164:159], celloutsig_1_2z, celloutsig_1_2z };
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 24'h000000;
    else _02_ <= { celloutsig_0_0z[20:18], celloutsig_0_0z };
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 18'h00000;
    else _03_ <= { celloutsig_0_14z[11:1], celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[69:49] & in_data[32:12];
  assign celloutsig_0_41z = celloutsig_0_10z[5:1] & { celloutsig_0_15z[2:0], celloutsig_0_35z, celloutsig_0_7z };
  assign celloutsig_0_54z = celloutsig_0_30z[11:0] & { celloutsig_0_8z[4:1], celloutsig_0_45z };
  assign celloutsig_0_6z = celloutsig_0_0z[20:10] & { _02_[13:4], celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_0z[15:3], celloutsig_0_7z } & _02_[20:7];
  assign celloutsig_0_10z = { celloutsig_0_0z[10:7], celloutsig_0_3z, celloutsig_0_3z } & { in_data[13:9], celloutsig_0_5z };
  assign celloutsig_0_4z = { _02_[15:11], celloutsig_0_2z, celloutsig_0_3z } / { 1'h1, _02_[15:10] };
  assign celloutsig_0_47z = celloutsig_0_14z[5:3] / { 1'h1, celloutsig_0_25z, celloutsig_0_13z };
  assign celloutsig_1_3z = { in_data[130:118], celloutsig_1_0z } / { 1'h1, celloutsig_1_1z[6:5], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_14z = { in_data[42:22], celloutsig_0_10z } / { 1'h1, celloutsig_0_7z, celloutsig_0_9z, _02_ };
  assign celloutsig_0_15z = { celloutsig_0_6z[9:5], celloutsig_0_5z, celloutsig_0_5z } / { 1'h1, in_data[73:68] };
  assign celloutsig_0_33z = { in_data[24:15], celloutsig_0_19z } == { celloutsig_0_24z[5:2], celloutsig_0_20z, celloutsig_0_10z };
  assign celloutsig_0_35z = celloutsig_0_14z[24:20] == { celloutsig_0_24z[5:2], celloutsig_0_33z };
  assign celloutsig_0_5z = in_data[64:54] == { celloutsig_0_0z[16:7], celloutsig_0_2z };
  assign celloutsig_0_63z = celloutsig_0_14z[26:12] == { celloutsig_0_32z[12:1], celloutsig_0_59z, celloutsig_0_17z, celloutsig_0_49z };
  assign celloutsig_1_2z = in_data[163:157] > in_data[137:131];
  assign celloutsig_0_49z = { in_data[83:69], celloutsig_0_11z } <= { celloutsig_0_4z[0], celloutsig_0_37z, celloutsig_0_20z, celloutsig_0_46z, celloutsig_0_38z };
  assign celloutsig_0_22z = celloutsig_0_8z[4:0] <= { celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_12z };
  assign celloutsig_0_2z = in_data[51:43] <= _02_[9:1];
  assign celloutsig_0_3z = ! { celloutsig_0_0z[11:8], celloutsig_0_0z, _02_ };
  assign celloutsig_0_59z = ! { celloutsig_0_10z, celloutsig_0_55z, celloutsig_0_18z, celloutsig_0_23z };
  assign celloutsig_1_6z = ! { celloutsig_1_3z[9:2], celloutsig_1_2z };
  assign celloutsig_0_20z = ! { celloutsig_0_0z[8:4], celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_0_37z = { celloutsig_0_14z[10:8], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_32z, celloutsig_0_2z, celloutsig_0_9z } || { celloutsig_0_21z[13:0], celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_34z };
  assign celloutsig_1_8z = in_data[146:142] || { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_8z[10:1], celloutsig_0_6z, celloutsig_0_10z } || { in_data[82:57], celloutsig_0_9z };
  assign celloutsig_1_18z = celloutsig_1_13z[9:4] || _01_[5:0];
  assign celloutsig_0_36z = celloutsig_0_26z[10] & ~(celloutsig_0_14z[22]);
  assign celloutsig_0_38z = celloutsig_0_21z[12:1] % { 1'h1, celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_0_81z = { celloutsig_0_76z[6:2], celloutsig_0_40z } % { 1'h1, celloutsig_0_25z, celloutsig_0_44z[2:1], celloutsig_0_25z, celloutsig_0_17z };
  assign celloutsig_1_1z = { in_data[144:139], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[131:127], celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_7z = { in_data[142:132], celloutsig_1_5z } % { 1'h1, celloutsig_1_3z[10:1], celloutsig_1_0z };
  assign celloutsig_1_13z = { in_data[134:126], celloutsig_1_6z } % { 1'h1, celloutsig_1_3z[9:2], celloutsig_1_2z };
  assign celloutsig_0_45z = celloutsig_0_38z[9:2] * celloutsig_0_29z[19:12];
  assign celloutsig_0_94z = { celloutsig_0_86z[10:0], celloutsig_0_9z, celloutsig_0_81z, celloutsig_0_51z } * { _00_[19:1], celloutsig_0_76z };
  assign celloutsig_0_12z = { in_data[61:60], celloutsig_0_3z } * celloutsig_0_0z[2:0];
  assign celloutsig_0_30z = { celloutsig_0_8z, celloutsig_0_2z } * { _03_[14:12], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_34z = celloutsig_0_18z ? { celloutsig_0_26z[3:2], celloutsig_0_2z } : celloutsig_0_29z[9:7];
  assign celloutsig_0_44z[2:1] = celloutsig_0_26z[13] ? celloutsig_0_24z[1:0] : in_data[16:15];
  assign celloutsig_0_29z = celloutsig_0_21z[11] ? { celloutsig_0_8z[10:4], celloutsig_0_8z } : _02_[23:3];
  assign celloutsig_0_46z = { celloutsig_0_4z[5:0], celloutsig_0_41z } != { celloutsig_0_8z[13:6], celloutsig_0_12z };
  assign celloutsig_0_17z = { celloutsig_0_14z[22:13], celloutsig_0_3z } != { celloutsig_0_15z[6:1], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_51z = - { celloutsig_0_39z[6:3], celloutsig_0_10z };
  assign celloutsig_0_86z = - celloutsig_0_58z[27:15];
  assign celloutsig_0_28z = - { celloutsig_0_21z[14:8], celloutsig_0_18z };
  assign celloutsig_0_7z = | { in_data[63:50], celloutsig_0_3z };
  assign celloutsig_0_16z = | celloutsig_0_8z[8:3];
  assign celloutsig_1_16z = | { celloutsig_1_3z[6:1], celloutsig_1_0z };
  assign celloutsig_0_18z = | { celloutsig_0_15z[6], celloutsig_0_6z };
  assign celloutsig_1_19z = { celloutsig_1_9z[13:2], celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_16z, celloutsig_1_8z } >> { celloutsig_1_3z[5], celloutsig_1_9z };
  assign celloutsig_0_58z = { _02_[21:2], celloutsig_0_42z, celloutsig_0_18z, celloutsig_0_33z } <<< { in_data[33:17], celloutsig_0_12z, celloutsig_0_28z };
  assign celloutsig_0_24z = { celloutsig_0_0z[4:0], celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_12z } <<< celloutsig_0_14z[17:8];
  assign celloutsig_0_26z = { celloutsig_0_12z, celloutsig_0_8z } <<< { celloutsig_0_4z, celloutsig_0_24z };
  assign celloutsig_0_21z = celloutsig_0_0z[15:0] >>> { in_data[42:28], celloutsig_0_7z };
  assign celloutsig_0_95z = celloutsig_0_58z[12:0] ~^ { celloutsig_0_36z, celloutsig_0_54z };
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_2z } ~^ { celloutsig_1_1z[7:1], celloutsig_1_1z };
  assign celloutsig_0_32z = { celloutsig_0_30z[14:4], celloutsig_0_4z } ~^ { celloutsig_0_0z[2:0], celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_28z };
  assign celloutsig_1_0z = ~((in_data[150] & in_data[171]) | in_data[119]);
  assign celloutsig_0_40z = ~((celloutsig_0_13z & celloutsig_0_17z) | (celloutsig_0_8z[13] & celloutsig_0_4z[2]));
  assign celloutsig_1_5z = ~((_01_[3] & celloutsig_1_3z[6]) | (_01_[6] & celloutsig_1_3z[2]));
  assign celloutsig_0_25z = ~((celloutsig_0_4z[3] & celloutsig_0_8z[13]) | (celloutsig_0_8z[11] & celloutsig_0_24z[7]));
  assign celloutsig_0_44z[0] = celloutsig_0_25z;
  assign { out_data[128], out_data[111:96], out_data[59:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
