Chih-Liang Eric Cheng, RISA: accurate and efficient placement routability modeling, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.690-695, November 06-10, 1994, San Jose, California, USA
Andrew E. Caldwell , Andrew B. Kahng , Igor L. Markov, Can recursive bisection alone produce routable placements?, Proceedings of the 37th Annual Design Automation Conference, p.477-482, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337549]
Jason Cong , Patrick H. Madden, Performance driven multi-layer general area routing for PCB/MCM designs, Proceedings of the 35th annual Design Automation Conference, p.356-361, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277144]
Dunlop, A. E. and Kernighan, B. W. 1985. "A Procedure for Placement of Standard Cell VLSI Circuits." IEEE Trans. Comput. Aided Design, 4, 1, 92--98.
ERLAB(a). "IBM-PLACE benchmark." http://er.cs.ucla.edu/benchmarks/ibm-place/.
ERLAB(b). "Labyrinth." http://www.cs.ucla.edu/Ëœkastner/labyrinth/.
Andrew B. Kahng , Stefanus Mantik , Dirk Stroobandt, Requirements for models of achievable routing, Proceedings of the 2000 international symposium on Physical design, p.4-11, May 2000, San Diego, California, USA[doi>10.1145/332357.332364]
J. M. Kleinhans , G. Sigl , F. M. Johannes , K. J. Antreich, GORDIAN: VLSI placement by quadratic programming and slicing optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.10 n.3, p.356-365, November 2006[doi>10.1109/43.67789]
Jinan Lou , Shankar Krishnamoorthy , Henry S. Sheng, Estimating routing congestion using probabilistic analysis, Proceedings of the 2001 international symposium on Physical design, p.112-117, April 01-04, 2001, Sonoma, California, USA[doi>10.1145/369691.369749]
Mayrhofer, S. and Lauther, U. 1990. "Congestion-Driven Placement Using a New Multi-partitioning Heuristic." In International Conference on Computer-Aided Design, pages 332--335.
Phiroze N. Parakh , Richard B. Brown , Karem A. Sakallah, Congestion driven quadratic placement, Proceedings of the 35th annual Design Automation Conference, p.275-278, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277121]
Wern-Jieh Sun , C. Sechen, Efficient and effective placement for very large circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.3, p.349-359, November 2006[doi>10.1109/43.365125]
Tsay, R. S. and Chang, S. C. 1992. "Early Wirability Checking and 2-D Congestion-Driven Circuit Placement." In International Conference on ASIC. pages 50--53.
Maogang Wang , Xiaojian Yang , Kenneth Eguro , Majid Sarrafzadeh, Multi-center congestion estimation and minimization during placement, Proceedings of the 2000 international symposium on Physical design, p.147-152, May 2000, San Diego, California, USA[doi>10.1145/332357.332391]
Maogang Wang , Xiaojian Yang , M. Sarrafzadeh, Congestion minimization during placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.10, p.1140-1148, November 2006[doi>10.1109/43.875296]
Maogang Wang , Xiaojian Yang , Majid Sarrafzadeh, Dragon2000: standard-cell placement tool for large industry circuits, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Xiaojian Yang , Ryan Kastner , Majid Sarrafzadeh, Congestion estimation during top-down placement, Proceedings of the 2001 international symposium on Physical design, p.164-169, April 01-04, 2001, Sonoma, California, USA[doi>10.1145/369691.369761]
