// Seed: 2253790972
`timescale 1ps / 1ps
module module_0 ();
  `define pp_0 0
  reg id_3, id_4, id_5, id_6, id_7;
  assign id_6 = `pp_0;
  assign id_5 = 1;
  logic id_8;
  initial begin
    id_3 <= 1;
    id_1 <= !id_3;
  end
endmodule
