$date
	Sat Oct 22 20:01:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#186842
b101 &
b101 %
1$
b101 !
1"
#186843
0"
#186846
b10000 &
b10000 %
#186850
b1000 &
b1000 %
#186854
b100 &
b100 %
#186858
b10 &
b10 %
#186862
b1 &
1#
b1 %
#186866
b0 &
b0 %
0#
0$
#1183196
b1001 !
1"
#1183198
b1001 &
b1001 %
1$
#1183199
0"
#1183202
b11100 &
b11100 %
#1183206
b1110 &
b1110 %
#1183210
b111 &
b111 %
#1183214
b10110 &
b10110 %
#1183218
b1011 &
b1011 %
#1183222
b100010 &
b100010 %
#1183226
b10001 &
b10001 %
#1183230
b110100 &
b110100 %
#1183234
b11010 &
b11010 %
#1183238
b1101 &
b1101 %
#1183242
b101000 &
b101000 %
#1183246
b10100 &
b10100 %
#1183250
b1010 &
b1010 %
#1183254
b101 &
b101 %
#1183258
b10000 &
b10000 %
#1183262
b1000 &
b1000 %
#1183266
b100 &
b100 %
#1183270
b10 &
b10 %
#1183274
b1 &
b1 %
1#
#1183278
b0 &
0#
b0 %
0$
#2174314
b110 &
b110 %
1$
b110 !
1"
#2174315
0"
#2174318
b11 &
b11 %
#2174322
b1010 &
b1010 %
#2174326
b101 &
b101 %
#2174330
b10000 &
b10000 %
#2174334
b1000 &
b1000 %
#2174338
b100 &
b100 %
#2174342
b10 &
b10 %
#2174346
b1 &
b1 %
1#
#2174350
b0 &
0#
b0 %
0$
#4500012
