--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml data_memory.twx data_memory.ncd -o data_memory.twr
data_memory.pcf

Design file:              data_memory.ncd
Physical constraint file: data_memory.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_CLK
------------------+------------+------------+------------+------------+------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------------+------------+------------+------------+------------+------------------+--------+
i_WRITE_ADDRESS<0>|    3.703(R)|      SLOW  |   -1.407(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_WRITE_ADDRESS<1>|    4.103(R)|      SLOW  |   -1.546(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_WRITE_ADDRESS<2>|    2.953(R)|      SLOW  |   -0.945(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_WRITE_ADDRESS<3>|    3.890(R)|      SLOW  |   -1.441(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_WRITE_ADDRESS<4>|    2.763(R)|      SLOW  |   -0.859(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_WRITE_ADDRESS<5>|    3.906(R)|      SLOW  |   -1.439(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_WRITE_ADDRESS<6>|    2.675(R)|      SLOW  |   -0.752(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_WRITE_ADDRESS<7>|    2.633(R)|      SLOW  |   -0.719(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_WRITE_ADDRESS<8>|    2.347(R)|      SLOW  |   -0.592(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_WRITE_ADDRESS<9>|    2.663(R)|      SLOW  |   -0.747(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_WRITE_DATA<0>   |    3.436(R)|      SLOW  |   -1.222(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_WRITE_DATA<1>   |    3.389(R)|      SLOW  |   -1.216(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_WRITE_DATA<2>   |    3.648(R)|      SLOW  |   -1.294(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_WRITE_DATA<3>   |    3.300(R)|      SLOW  |   -1.122(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_WRITE_DATA<4>   |    3.551(R)|      SLOW  |   -1.340(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_WRITE_DATA<5>   |    3.505(R)|      SLOW  |   -1.327(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_WRITE_DATA<6>   |    3.532(R)|      SLOW  |   -1.321(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_WRITE_DATA<7>   |    3.596(R)|      SLOW  |   -1.339(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_WRITE_ENABLE    |    3.827(R)|      SLOW  |   -1.396(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<0>      |    3.713(R)|      SLOW  |   -1.358(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<1>      |    3.789(R)|      SLOW  |   -1.377(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<2>      |    4.103(R)|      SLOW  |   -1.646(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<3>      |    4.200(R)|      SLOW  |   -1.688(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<4>      |    4.184(R)|      SLOW  |   -1.648(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<5>      |    3.983(R)|      SLOW  |   -1.545(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<6>      |    4.779(R)|      SLOW  |   -2.100(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<7>      |    3.973(R)|      SLOW  |   -1.534(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<8>      |    4.144(R)|      SLOW  |   -1.588(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<9>      |    3.917(R)|      SLOW  |   -1.478(R)|      FAST  |i_CLK_BUFGP       |   0.000|
------------------+------------+------------+------------+------------+------------------+--------+

Clock i_CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
o_DATA<0>   |        12.675(R)|      SLOW  |         5.820(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<1>   |        12.539(R)|      SLOW  |         5.770(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<2>   |        12.552(R)|      SLOW  |         5.783(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<3>   |        12.564(R)|      SLOW  |         5.786(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<4>   |        12.529(R)|      SLOW  |         5.770(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<5>   |        12.673(R)|      SLOW  |         5.810(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<6>   |        12.716(R)|      SLOW  |         5.868(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<7>   |        12.954(R)|      SLOW  |         6.006(R)|      FAST  |i_CLK_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Sat Mar 30 12:19:46 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



