# Pipelined_8X300
A pipelined implementation of the 8X300 CPU

* Change log:  
  * Removed unnecessary logic from ALU.  
  * Fixed decoder flush logic in hazard unit.  