#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5571d5dbfab0 .scope module, "TopModule_tb" "TopModule_tb" 2 3;
 .timescale -9 -12;
v0x5571d5ddf810_0 .var "CLK", 0 0;
v0x5571d5ddf8b0_0 .var "RST", 0 0;
S_0x5571d5d6dbb0 .scope module, "uut" "TopModule" 2 10, 3 1 0, S_0x5571d5dbfab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
o0x7cd93fdcf498 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5571d5ddde80_0 .net "A", 31 0, o0x7cd93fdcf498;  0 drivers
v0x5571d5dddf60_0 .net "ALUControl", 2 0, v0x5571d5dd7880_0;  1 drivers
v0x5571d5dde050_0 .net "ALUOp", 1 0, v0x5571d5dda080_0;  1 drivers
v0x5571d5dde140_0 .net "ALUResult", 31 0, v0x5571d5db9070_0;  1 drivers
v0x5571d5dde250_0 .net "ALUSrc", 0 0, v0x5571d5dda160_0;  1 drivers
v0x5571d5dde390_0 .net "Branch", 0 0, v0x5571d5dda200_0;  1 drivers
v0x5571d5dde480_0 .net "CLK", 0 0, v0x5571d5ddf810_0;  1 drivers
v0x5571d5dde520_0 .net "ImmExt", 31 0, v0x5571d5dd9620_0;  1 drivers
v0x5571d5dde5e0_0 .net "ImmSrc", 1 0, v0x5571d5dda2d0_0;  1 drivers
v0x5571d5dde730_0 .net "MemWrite", 0 0, v0x5571d5dda3a0_0;  1 drivers
v0x5571d5dde7d0_0 .net "PC", 31 0, v0x5571d5ddaaa0_0;  1 drivers
v0x5571d5dde900_0 .net "PCNext", 31 0, v0x5571d5ddb000_0;  1 drivers
v0x5571d5dde9c0_0 .net "PCPlus4", 31 0, v0x5571d5ddb740_0;  1 drivers
v0x5571d5ddead0_0 .net "PCSrc", 0 0, v0x5571d5dd80e0_0;  1 drivers
v0x5571d5ddebc0_0 .net "PCTarget", 31 0, v0x5571d5ddbc70_0;  1 drivers
v0x5571d5ddecd0_0 .net "RD", 31 0, v0x5571d5dd9be0_0;  1 drivers
v0x5571d5dded90_0 .net "RD1", 31 0, v0x5571d5ddc600_0;  1 drivers
v0x5571d5ddef40_0 .net "RD2", 31 0, v0x5571d5ddc730_0;  1 drivers
v0x5571d5ddefe0_0 .net "RD3", 31 0, v0x5571d5dd8830_0;  1 drivers
v0x5571d5ddf0f0_0 .net "RST", 0 0, v0x5571d5ddf8b0_0;  1 drivers
v0x5571d5ddf190_0 .net "RegWrite", 0 0, v0x5571d5dda490_0;  1 drivers
v0x5571d5ddf230_0 .net "ResultSrc", 0 0, v0x5571d5dda530_0;  1 drivers
o0x7cd93fdcf078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5571d5ddf320_0 .net "SrcA", 31 0, o0x7cd93fdcf078;  0 drivers
v0x5571d5ddf3c0_0 .net "SrcB", 31 0, v0x5571d5dddd30_0;  1 drivers
v0x5571d5ddf4b0_0 .net "WD3", 31 0, v0x5571d5ddd570_0;  1 drivers
o0x7cd93fdcf588 .functor BUFZ 1, C4<z>; HiZ drive
v0x5571d5ddf5c0_0 .net "WE", 0 0, o0x7cd93fdcf588;  0 drivers
o0x7cd93fdd0548 .functor BUFZ 1, C4<z>; HiZ drive
v0x5571d5ddf660_0 .net "WE3", 0 0, o0x7cd93fdd0548;  0 drivers
v0x5571d5ddf700_0 .net "Zero", 0 0, v0x5571d5dd74a0_0;  1 drivers
L_0x5571d5ddfa00 .part v0x5571d5dd9be0_0, 12, 3;
L_0x5571d5ddfaa0 .part v0x5571d5dd9be0_0, 25, 7;
L_0x5571d5ddfb40 .part v0x5571d5dd9be0_0, 0, 7;
L_0x5571d5ddfc70 .part v0x5571d5dd9be0_0, 7, 25;
L_0x5571d5ddfd10 .part v0x5571d5dd9be0_0, 0, 7;
L_0x5571d5ddfdb0 .part v0x5571d5dd9be0_0, 15, 5;
L_0x5571d5ddfe90 .part v0x5571d5dd9be0_0, 20, 5;
L_0x5571d5de0040 .part v0x5571d5dd9be0_0, 7, 5;
S_0x5571d5dbbcd0 .scope module, "ALU1" "ALU" 3 47, 4 1 0, S_0x5571d5d6dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5571d5dbd800_0 .net "ALUControl", 2 0, v0x5571d5dd7880_0;  alias, 1 drivers
v0x5571d5db9070_0 .var "ALUResult", 31 0;
v0x5571d5db9c30_0 .net "SrcA", 31 0, o0x7cd93fdcf078;  alias, 0 drivers
v0x5571d5dd73c0_0 .net "SrcB", 31 0, v0x5571d5dddd30_0;  alias, 1 drivers
v0x5571d5dd74a0_0 .var "Zero", 0 0;
E_0x5571d5d41a70 .event anyedge, v0x5571d5dbd800_0, v0x5571d5db9c30_0, v0x5571d5dd73c0_0, v0x5571d5db9070_0;
S_0x5571d5dd7650 .scope module, "ALUDecoder1" "ALUDecoder" 3 56, 5 1 0, S_0x5571d5d6dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "funct3";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
v0x5571d5dd7880_0 .var "ALUControl", 2 0;
v0x5571d5dd7960_0 .net "ALUOp", 1 0, v0x5571d5dda080_0;  alias, 1 drivers
v0x5571d5dd7a20_0 .net "funct3", 2 0, L_0x5571d5ddfa00;  1 drivers
v0x5571d5dd7ae0_0 .net "funct7", 6 0, L_0x5571d5ddfaa0;  1 drivers
v0x5571d5dd7bc0_0 .net "op", 6 0, L_0x5571d5ddfb40;  1 drivers
E_0x5571d5d41f20 .event anyedge, v0x5571d5dd7960_0, v0x5571d5dd7a20_0, v0x5571d5dd7bc0_0, v0x5571d5dd7ae0_0;
S_0x5571d5dd7d90 .scope module, "BranchJump1" "BranchJump" 3 65, 6 1 0, S_0x5571d5d6dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Branch";
    .port_info 1 /INPUT 1 "Zero";
    .port_info 2 /OUTPUT 1 "PCSrc";
v0x5571d5dd8000_0 .net "Branch", 0 0, v0x5571d5dda200_0;  alias, 1 drivers
v0x5571d5dd80e0_0 .var "PCSrc", 0 0;
v0x5571d5dd81a0_0 .net "Zero", 0 0, v0x5571d5dd74a0_0;  alias, 1 drivers
E_0x5571d5d7ac40 .event anyedge, v0x5571d5dd8000_0, v0x5571d5dd74a0_0;
S_0x5571d5dd8280 .scope module, "DataMemory1" "DataMemory" 3 72, 7 1 0, S_0x5571d5d6dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /OUTPUT 32 "RD3";
v0x5571d5dd8670_0 .net "A", 31 0, o0x7cd93fdcf498;  alias, 0 drivers
v0x5571d5dd8770_0 .net "CLK", 0 0, v0x5571d5ddf810_0;  alias, 1 drivers
v0x5571d5dd8830_0 .var "RD3", 31 0;
v0x5571d5dd88f0_0 .net "RST", 0 0, v0x5571d5ddf8b0_0;  alias, 1 drivers
v0x5571d5dd89b0_0 .net "WD", 31 0, v0x5571d5ddc730_0;  alias, 1 drivers
v0x5571d5dd8ae0_0 .net "WE", 0 0, o0x7cd93fdcf588;  alias, 0 drivers
v0x5571d5dd8ba0_0 .var/i "i", 31 0;
v0x5571d5dd8c80 .array "x", 0 31, 31 0;
E_0x5571d5dbfe30 .event posedge, v0x5571d5dd8770_0;
v0x5571d5dd8c80_0 .array/port v0x5571d5dd8c80, 0;
v0x5571d5dd8c80_1 .array/port v0x5571d5dd8c80, 1;
v0x5571d5dd8c80_2 .array/port v0x5571d5dd8c80, 2;
E_0x5571d5dd8520/0 .event anyedge, v0x5571d5dd8670_0, v0x5571d5dd8c80_0, v0x5571d5dd8c80_1, v0x5571d5dd8c80_2;
v0x5571d5dd8c80_3 .array/port v0x5571d5dd8c80, 3;
v0x5571d5dd8c80_4 .array/port v0x5571d5dd8c80, 4;
v0x5571d5dd8c80_5 .array/port v0x5571d5dd8c80, 5;
v0x5571d5dd8c80_6 .array/port v0x5571d5dd8c80, 6;
E_0x5571d5dd8520/1 .event anyedge, v0x5571d5dd8c80_3, v0x5571d5dd8c80_4, v0x5571d5dd8c80_5, v0x5571d5dd8c80_6;
v0x5571d5dd8c80_7 .array/port v0x5571d5dd8c80, 7;
v0x5571d5dd8c80_8 .array/port v0x5571d5dd8c80, 8;
v0x5571d5dd8c80_9 .array/port v0x5571d5dd8c80, 9;
v0x5571d5dd8c80_10 .array/port v0x5571d5dd8c80, 10;
E_0x5571d5dd8520/2 .event anyedge, v0x5571d5dd8c80_7, v0x5571d5dd8c80_8, v0x5571d5dd8c80_9, v0x5571d5dd8c80_10;
v0x5571d5dd8c80_11 .array/port v0x5571d5dd8c80, 11;
v0x5571d5dd8c80_12 .array/port v0x5571d5dd8c80, 12;
v0x5571d5dd8c80_13 .array/port v0x5571d5dd8c80, 13;
v0x5571d5dd8c80_14 .array/port v0x5571d5dd8c80, 14;
E_0x5571d5dd8520/3 .event anyedge, v0x5571d5dd8c80_11, v0x5571d5dd8c80_12, v0x5571d5dd8c80_13, v0x5571d5dd8c80_14;
v0x5571d5dd8c80_15 .array/port v0x5571d5dd8c80, 15;
v0x5571d5dd8c80_16 .array/port v0x5571d5dd8c80, 16;
v0x5571d5dd8c80_17 .array/port v0x5571d5dd8c80, 17;
v0x5571d5dd8c80_18 .array/port v0x5571d5dd8c80, 18;
E_0x5571d5dd8520/4 .event anyedge, v0x5571d5dd8c80_15, v0x5571d5dd8c80_16, v0x5571d5dd8c80_17, v0x5571d5dd8c80_18;
v0x5571d5dd8c80_19 .array/port v0x5571d5dd8c80, 19;
v0x5571d5dd8c80_20 .array/port v0x5571d5dd8c80, 20;
v0x5571d5dd8c80_21 .array/port v0x5571d5dd8c80, 21;
v0x5571d5dd8c80_22 .array/port v0x5571d5dd8c80, 22;
E_0x5571d5dd8520/5 .event anyedge, v0x5571d5dd8c80_19, v0x5571d5dd8c80_20, v0x5571d5dd8c80_21, v0x5571d5dd8c80_22;
v0x5571d5dd8c80_23 .array/port v0x5571d5dd8c80, 23;
v0x5571d5dd8c80_24 .array/port v0x5571d5dd8c80, 24;
v0x5571d5dd8c80_25 .array/port v0x5571d5dd8c80, 25;
v0x5571d5dd8c80_26 .array/port v0x5571d5dd8c80, 26;
E_0x5571d5dd8520/6 .event anyedge, v0x5571d5dd8c80_23, v0x5571d5dd8c80_24, v0x5571d5dd8c80_25, v0x5571d5dd8c80_26;
v0x5571d5dd8c80_27 .array/port v0x5571d5dd8c80, 27;
v0x5571d5dd8c80_28 .array/port v0x5571d5dd8c80, 28;
v0x5571d5dd8c80_29 .array/port v0x5571d5dd8c80, 29;
v0x5571d5dd8c80_30 .array/port v0x5571d5dd8c80, 30;
E_0x5571d5dd8520/7 .event anyedge, v0x5571d5dd8c80_27, v0x5571d5dd8c80_28, v0x5571d5dd8c80_29, v0x5571d5dd8c80_30;
v0x5571d5dd8c80_31 .array/port v0x5571d5dd8c80, 31;
E_0x5571d5dd8520/8 .event anyedge, v0x5571d5dd8c80_31;
E_0x5571d5dd8520 .event/or E_0x5571d5dd8520/0, E_0x5571d5dd8520/1, E_0x5571d5dd8520/2, E_0x5571d5dd8520/3, E_0x5571d5dd8520/4, E_0x5571d5dd8520/5, E_0x5571d5dd8520/6, E_0x5571d5dd8520/7, E_0x5571d5dd8520/8;
S_0x5571d5dd9240 .scope module, "Extend1" "Extend" 3 82, 8 1 0, S_0x5571d5d6dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Imm";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0x5571d5dd9520_0 .net "Imm", 24 0, L_0x5571d5ddfc70;  1 drivers
v0x5571d5dd9620_0 .var "ImmExt", 31 0;
v0x5571d5dd9700_0 .net "ImmSrc", 1 0, v0x5571d5dda2d0_0;  alias, 1 drivers
E_0x5571d5d654b0 .event anyedge, v0x5571d5dd9700_0, v0x5571d5dd9520_0;
S_0x5571d5dd9840 .scope module, "InstructionMemory1" "InstructionMemory" 3 89, 9 1 0, S_0x5571d5d6dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
v0x5571d5dd9ae0_0 .net "A", 31 0, v0x5571d5ddaaa0_0;  alias, 1 drivers
v0x5571d5dd9be0_0 .var "RD", 31 0;
E_0x5571d5dd9a60 .event anyedge, v0x5571d5dd9ae0_0;
S_0x5571d5dd9d20 .scope module, "MainDecoder1" "MainDecoder" 3 98, 10 1 0, S_0x5571d5d6dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 2 "ImmSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Branch";
v0x5571d5dda080_0 .var "ALUOp", 1 0;
v0x5571d5dda160_0 .var "ALUSrc", 0 0;
v0x5571d5dda200_0 .var "Branch", 0 0;
v0x5571d5dda2d0_0 .var "ImmSrc", 1 0;
v0x5571d5dda3a0_0 .var "MemWrite", 0 0;
v0x5571d5dda490_0 .var "RegWrite", 0 0;
v0x5571d5dda530_0 .var "ResultSrc", 0 0;
v0x5571d5dda5f0_0 .net "op", 6 0, L_0x5571d5ddfd10;  1 drivers
E_0x5571d5dda020 .event anyedge, v0x5571d5dda5f0_0;
S_0x5571d5dda820 .scope module, "PC1" "PC" 3 131, 11 2 0, S_0x5571d5d6dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 32 "PCNext";
    .port_info 3 /OUTPUT 32 "PC";
v0x5571d5dda9b0_0 .net "CLK", 0 0, v0x5571d5ddf810_0;  alias, 1 drivers
v0x5571d5ddaaa0_0 .var "PC", 31 0;
v0x5571d5ddab70_0 .net "PCNext", 31 0, v0x5571d5ddb000_0;  alias, 1 drivers
v0x5571d5ddac40_0 .net "RST", 0 0, v0x5571d5ddf8b0_0;  alias, 1 drivers
S_0x5571d5ddada0 .scope module, "PCMux1" "PCMux" 3 110, 12 2 0, S_0x5571d5d6dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PCSrc";
    .port_info 1 /INPUT 32 "PCPlus4";
    .port_info 2 /INPUT 32 "PCTarget";
    .port_info 3 /OUTPUT 32 "PCNext";
v0x5571d5ddb000_0 .var "PCNext", 31 0;
v0x5571d5ddb110_0 .net "PCPlus4", 31 0, v0x5571d5ddb740_0;  alias, 1 drivers
v0x5571d5ddb1d0_0 .net "PCSrc", 0 0, v0x5571d5dd80e0_0;  alias, 1 drivers
v0x5571d5ddb2d0_0 .net "PCTarget", 31 0, v0x5571d5ddbc70_0;  alias, 1 drivers
E_0x5571d5ddaf80 .event anyedge, v0x5571d5dd80e0_0, v0x5571d5ddb110_0, v0x5571d5ddb2d0_0;
S_0x5571d5ddb420 .scope module, "PCPlus41" "PCPlus4" 3 118, 13 2 0, S_0x5571d5d6dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCPlus4";
v0x5571d5ddb610_0 .net "PC", 31 0, v0x5571d5ddaaa0_0;  alias, 1 drivers
v0x5571d5ddb740_0 .var "PCPlus4", 31 0;
S_0x5571d5ddb840 .scope module, "PCPlusImm1" "PCPlusImm" 3 124, 14 1 0, S_0x5571d5d6dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "ImmExt";
    .port_info 2 /OUTPUT 32 "PCTarget";
v0x5571d5ddbaf0_0 .net "ImmExt", 31 0, v0x5571d5dd9620_0;  alias, 1 drivers
v0x5571d5ddbbd0_0 .net "PC", 31 0, v0x5571d5ddaaa0_0;  alias, 1 drivers
v0x5571d5ddbc70_0 .var "PCTarget", 31 0;
E_0x5571d5ddba70 .event anyedge, v0x5571d5dd9ae0_0, v0x5571d5dd9620_0;
S_0x5571d5ddbdd0 .scope module, "RegisterFile1" "RegisterFile" 3 138, 15 1 0, S_0x5571d5d6dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "WE3";
    .port_info 3 /INPUT 5 "A1";
    .port_info 4 /INPUT 5 "A2";
    .port_info 5 /INPUT 5 "A3";
    .port_info 6 /INPUT 32 "WD3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
v0x5571d5ddc240_0 .net "A1", 4 0, L_0x5571d5ddfdb0;  1 drivers
v0x5571d5ddc340_0 .net "A2", 4 0, L_0x5571d5ddfe90;  1 drivers
v0x5571d5ddc420_0 .net "A3", 4 0, L_0x5571d5de0040;  1 drivers
v0x5571d5ddc510_0 .net "CLK", 0 0, v0x5571d5ddf810_0;  alias, 1 drivers
v0x5571d5ddc600_0 .var "RD1", 31 0;
v0x5571d5ddc730_0 .var "RD2", 31 0;
v0x5571d5ddc7f0_0 .net "RST", 0 0, v0x5571d5ddf8b0_0;  alias, 1 drivers
v0x5571d5ddc8e0_0 .net "WD3", 31 0, v0x5571d5ddd570_0;  alias, 1 drivers
v0x5571d5ddc9a0_0 .net "WE3", 0 0, o0x7cd93fdd0548;  alias, 0 drivers
v0x5571d5ddcaf0_0 .var/i "i", 31 0;
v0x5571d5ddcbd0 .array "x", 0 31, 31 0;
v0x5571d5ddcbd0_0 .array/port v0x5571d5ddcbd0, 0;
v0x5571d5ddcbd0_1 .array/port v0x5571d5ddcbd0, 1;
v0x5571d5ddcbd0_2 .array/port v0x5571d5ddcbd0, 2;
E_0x5571d5ddc0e0/0 .event anyedge, v0x5571d5ddc240_0, v0x5571d5ddcbd0_0, v0x5571d5ddcbd0_1, v0x5571d5ddcbd0_2;
v0x5571d5ddcbd0_3 .array/port v0x5571d5ddcbd0, 3;
v0x5571d5ddcbd0_4 .array/port v0x5571d5ddcbd0, 4;
v0x5571d5ddcbd0_5 .array/port v0x5571d5ddcbd0, 5;
v0x5571d5ddcbd0_6 .array/port v0x5571d5ddcbd0, 6;
E_0x5571d5ddc0e0/1 .event anyedge, v0x5571d5ddcbd0_3, v0x5571d5ddcbd0_4, v0x5571d5ddcbd0_5, v0x5571d5ddcbd0_6;
v0x5571d5ddcbd0_7 .array/port v0x5571d5ddcbd0, 7;
v0x5571d5ddcbd0_8 .array/port v0x5571d5ddcbd0, 8;
v0x5571d5ddcbd0_9 .array/port v0x5571d5ddcbd0, 9;
v0x5571d5ddcbd0_10 .array/port v0x5571d5ddcbd0, 10;
E_0x5571d5ddc0e0/2 .event anyedge, v0x5571d5ddcbd0_7, v0x5571d5ddcbd0_8, v0x5571d5ddcbd0_9, v0x5571d5ddcbd0_10;
v0x5571d5ddcbd0_11 .array/port v0x5571d5ddcbd0, 11;
v0x5571d5ddcbd0_12 .array/port v0x5571d5ddcbd0, 12;
v0x5571d5ddcbd0_13 .array/port v0x5571d5ddcbd0, 13;
v0x5571d5ddcbd0_14 .array/port v0x5571d5ddcbd0, 14;
E_0x5571d5ddc0e0/3 .event anyedge, v0x5571d5ddcbd0_11, v0x5571d5ddcbd0_12, v0x5571d5ddcbd0_13, v0x5571d5ddcbd0_14;
v0x5571d5ddcbd0_15 .array/port v0x5571d5ddcbd0, 15;
v0x5571d5ddcbd0_16 .array/port v0x5571d5ddcbd0, 16;
v0x5571d5ddcbd0_17 .array/port v0x5571d5ddcbd0, 17;
v0x5571d5ddcbd0_18 .array/port v0x5571d5ddcbd0, 18;
E_0x5571d5ddc0e0/4 .event anyedge, v0x5571d5ddcbd0_15, v0x5571d5ddcbd0_16, v0x5571d5ddcbd0_17, v0x5571d5ddcbd0_18;
v0x5571d5ddcbd0_19 .array/port v0x5571d5ddcbd0, 19;
v0x5571d5ddcbd0_20 .array/port v0x5571d5ddcbd0, 20;
v0x5571d5ddcbd0_21 .array/port v0x5571d5ddcbd0, 21;
v0x5571d5ddcbd0_22 .array/port v0x5571d5ddcbd0, 22;
E_0x5571d5ddc0e0/5 .event anyedge, v0x5571d5ddcbd0_19, v0x5571d5ddcbd0_20, v0x5571d5ddcbd0_21, v0x5571d5ddcbd0_22;
v0x5571d5ddcbd0_23 .array/port v0x5571d5ddcbd0, 23;
v0x5571d5ddcbd0_24 .array/port v0x5571d5ddcbd0, 24;
v0x5571d5ddcbd0_25 .array/port v0x5571d5ddcbd0, 25;
v0x5571d5ddcbd0_26 .array/port v0x5571d5ddcbd0, 26;
E_0x5571d5ddc0e0/6 .event anyedge, v0x5571d5ddcbd0_23, v0x5571d5ddcbd0_24, v0x5571d5ddcbd0_25, v0x5571d5ddcbd0_26;
v0x5571d5ddcbd0_27 .array/port v0x5571d5ddcbd0, 27;
v0x5571d5ddcbd0_28 .array/port v0x5571d5ddcbd0, 28;
v0x5571d5ddcbd0_29 .array/port v0x5571d5ddcbd0, 29;
v0x5571d5ddcbd0_30 .array/port v0x5571d5ddcbd0, 30;
E_0x5571d5ddc0e0/7 .event anyedge, v0x5571d5ddcbd0_27, v0x5571d5ddcbd0_28, v0x5571d5ddcbd0_29, v0x5571d5ddcbd0_30;
v0x5571d5ddcbd0_31 .array/port v0x5571d5ddcbd0, 31;
E_0x5571d5ddc0e0/8 .event anyedge, v0x5571d5ddcbd0_31, v0x5571d5ddc340_0;
E_0x5571d5ddc0e0 .event/or E_0x5571d5ddc0e0/0, E_0x5571d5ddc0e0/1, E_0x5571d5ddc0e0/2, E_0x5571d5ddc0e0/3, E_0x5571d5ddc0e0/4, E_0x5571d5ddc0e0/5, E_0x5571d5ddc0e0/6, E_0x5571d5ddc0e0/7, E_0x5571d5ddc0e0/8;
S_0x5571d5ddd1b0 .scope module, "ResultMux1" "ResultMux" 3 157, 16 1 0, S_0x5571d5d6dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUResult";
    .port_info 1 /INPUT 32 "ReadData";
    .port_info 2 /INPUT 1 "ResultSrc";
    .port_info 3 /OUTPUT 32 "Result";
v0x5571d5ddd3c0_0 .net "ALUResult", 31 0, v0x5571d5db9070_0;  alias, 1 drivers
v0x5571d5ddd4a0_0 .net "ReadData", 31 0, v0x5571d5dd8830_0;  alias, 1 drivers
v0x5571d5ddd570_0 .var "Result", 31 0;
v0x5571d5ddd670_0 .net "ResultSrc", 0 0, v0x5571d5dda530_0;  alias, 1 drivers
E_0x5571d5ddd340 .event anyedge, v0x5571d5dda530_0, v0x5571d5db9070_0, v0x5571d5dd8830_0;
S_0x5571d5ddd790 .scope module, "SrcBMux1" "SrcBMux" 3 150, 17 1 0, S_0x5571d5d6dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "RD2";
    .port_info 1 /INPUT 32 "ImmExt";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 32 "SrcB";
v0x5571d5ddda60_0 .net "ALUSrc", 0 0, v0x5571d5dda160_0;  alias, 1 drivers
v0x5571d5dddb50_0 .net "ImmExt", 31 0, v0x5571d5dd9620_0;  alias, 1 drivers
v0x5571d5dddc40_0 .net "RD2", 31 0, v0x5571d5ddc730_0;  alias, 1 drivers
v0x5571d5dddd30_0 .var "SrcB", 31 0;
E_0x5571d5ddd9e0 .event anyedge, v0x5571d5dda160_0, v0x5571d5dd89b0_0, v0x5571d5dd9620_0;
    .scope S_0x5571d5dbbcd0;
T_0 ;
    %wait E_0x5571d5d41a70;
    %load/vec4 v0x5571d5dbd800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571d5db9070_0, 0, 32;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x5571d5db9c30_0;
    %load/vec4 v0x5571d5dd73c0_0;
    %add;
    %store/vec4 v0x5571d5db9070_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x5571d5db9c30_0;
    %load/vec4 v0x5571d5dd73c0_0;
    %sub;
    %store/vec4 v0x5571d5db9070_0, 0, 32;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x5571d5db9c30_0;
    %load/vec4 v0x5571d5dd73c0_0;
    %and;
    %store/vec4 v0x5571d5db9070_0, 0, 32;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x5571d5db9c30_0;
    %load/vec4 v0x5571d5dd73c0_0;
    %or;
    %store/vec4 v0x5571d5db9070_0, 0, 32;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x5571d5db9c30_0;
    %load/vec4 v0x5571d5dd73c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %store/vec4 v0x5571d5db9070_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %load/vec4 v0x5571d5db9070_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %pad/s 1;
    %store/vec4 v0x5571d5dd74a0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5571d5dd7650;
T_1 ;
    %wait E_0x5571d5d41f20;
    %load/vec4 v0x5571d5dd7960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5571d5dd7880_0, 0, 3;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5571d5dd7880_0, 0, 3;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5571d5dd7880_0, 0, 3;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x5571d5dd7a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5571d5dd7880_0, 0, 3;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v0x5571d5dd7bc0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x5571d5dd7ae0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %jmp T_1.15;
T_1.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5571d5dd7880_0, 0, 3;
    %jmp T_1.15;
T_1.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5571d5dd7880_0, 0, 3;
    %jmp T_1.15;
T_1.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5571d5dd7880_0, 0, 3;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5571d5dd7880_0, 0, 3;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5571d5dd7880_0, 0, 3;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5571d5dd7880_0, 0, 3;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5571d5dd7880_0, 0, 3;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5571d5dd7d90;
T_2 ;
    %wait E_0x5571d5d7ac40;
    %load/vec4 v0x5571d5dd8000_0;
    %load/vec4 v0x5571d5dd81a0_0;
    %and;
    %store/vec4 v0x5571d5dd80e0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5571d5dd8280;
T_3 ;
    %wait E_0x5571d5dd8520;
    %ix/getv 4, v0x5571d5dd8670_0;
    %load/vec4a v0x5571d5dd8c80, 4;
    %store/vec4 v0x5571d5dd8830_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5571d5dd8280;
T_4 ;
    %wait E_0x5571d5dbfe30;
    %load/vec4 v0x5571d5dd88f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571d5dd8ba0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x5571d5dd8ba0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 10, 0, 32;
    %ix/getv/s 3, v0x5571d5dd8ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571d5dd8c80, 0, 4;
    %load/vec4 v0x5571d5dd8ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5571d5dd8ba0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5571d5dd8ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5571d5dd89b0_0;
    %ix/getv 3, v0x5571d5dd8670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571d5dd8c80, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5571d5dd9240;
T_5 ;
    %wait E_0x5571d5d654b0;
    %load/vec4 v0x5571d5dd9700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571d5dd9620_0, 0, 32;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x5571d5dd9520_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5571d5dd9520_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5571d5dd9620_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x5571d5dd9520_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5571d5dd9520_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571d5dd9520_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5571d5dd9620_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x5571d5dd9520_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0x5571d5dd9520_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571d5dd9520_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571d5dd9520_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0x5571d5dd9620_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5571d5dd9840;
T_6 ;
    %wait E_0x5571d5dd9a60;
    %load/vec4 v0x5571d5dd9ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 4291076867, 0, 32;
    %store/vec4 v0x5571d5dd9be0_0, 0, 32;
    %jmp T_6.1;
T_6.1 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5571d5dd9d20;
T_7 ;
    %wait E_0x5571d5dda020;
    %load/vec4 v0x5571d5dda5f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571d5dda490_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5571d5dda2d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571d5dda3a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5571d5dda080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571d5dda160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571d5dda530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571d5dda200_0, 0, 1;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571d5dda490_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5571d5dda2d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571d5dda3a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5571d5dda080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571d5dda160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571d5dda200_0, 0, 1;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571d5dda490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571d5dda3a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5571d5dda080_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571d5dda200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571d5dda160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571d5dda530_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571d5dda490_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5571d5dda2d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571d5dda160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571d5dda3a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5571d5dda080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571d5dda200_0, 0, 1;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5571d5ddada0;
T_8 ;
    %wait E_0x5571d5ddaf80;
    %load/vec4 v0x5571d5ddb1d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %load/vec4 v0x5571d5ddb110_0;
    %assign/vec4 v0x5571d5ddb000_0, 0;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x5571d5ddb110_0;
    %assign/vec4 v0x5571d5ddb000_0, 0;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x5571d5ddb2d0_0;
    %assign/vec4 v0x5571d5ddb000_0, 0;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5571d5ddb420;
T_9 ;
    %wait E_0x5571d5dd9a60;
    %load/vec4 v0x5571d5ddb610_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5571d5ddb740_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5571d5ddb840;
T_10 ;
    %wait E_0x5571d5ddba70;
    %load/vec4 v0x5571d5ddbbd0_0;
    %load/vec4 v0x5571d5ddbaf0_0;
    %add;
    %store/vec4 v0x5571d5ddbc70_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5571d5dda820;
T_11 ;
    %wait E_0x5571d5dbfe30;
    %load/vec4 v0x5571d5ddac40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5571d5ddaaa0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5571d5ddab70_0;
    %assign/vec4 v0x5571d5ddaaa0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5571d5ddbdd0;
T_12 ;
    %wait E_0x5571d5ddc0e0;
    %load/vec4 v0x5571d5ddc240_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x5571d5ddc240_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5571d5ddcbd0, 4;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x5571d5ddc600_0, 0, 32;
    %load/vec4 v0x5571d5ddc340_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_12.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.3, 8;
T_12.2 ; End of true expr.
    %load/vec4 v0x5571d5ddc340_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5571d5ddcbd0, 4;
    %jmp/0 T_12.3, 8;
 ; End of false expr.
    %blend;
T_12.3;
    %store/vec4 v0x5571d5ddc730_0, 0, 32;
    %pushi/vec4 8196, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571d5ddcbd0, 0, 4;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5571d5ddbdd0;
T_13 ;
    %wait E_0x5571d5dbfe30;
    %load/vec4 v0x5571d5ddc7f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571d5ddcaf0_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x5571d5ddcaf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5571d5ddcaf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571d5ddcbd0, 0, 4;
    %load/vec4 v0x5571d5ddcaf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5571d5ddcaf0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %pushi/vec4 8196, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571d5ddcbd0, 4, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5571d5ddc9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v0x5571d5ddc420_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x5571d5ddc8e0_0;
    %load/vec4 v0x5571d5ddc420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571d5ddcbd0, 0, 4;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5571d5ddd790;
T_14 ;
    %wait E_0x5571d5ddd9e0;
    %load/vec4 v0x5571d5ddda60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %load/vec4 v0x5571d5dddc40_0;
    %assign/vec4 v0x5571d5dddd30_0, 0;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0x5571d5dddc40_0;
    %assign/vec4 v0x5571d5dddd30_0, 0;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0x5571d5dddb50_0;
    %assign/vec4 v0x5571d5dddd30_0, 0;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5571d5ddd1b0;
T_15 ;
    %wait E_0x5571d5ddd340;
    %load/vec4 v0x5571d5ddd670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %load/vec4 v0x5571d5ddd3c0_0;
    %store/vec4 v0x5571d5ddd570_0, 0, 32;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v0x5571d5ddd3c0_0;
    %store/vec4 v0x5571d5ddd570_0, 0, 32;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v0x5571d5ddd4a0_0;
    %store/vec4 v0x5571d5ddd570_0, 0, 32;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5571d5dbfab0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571d5ddf810_0, 0, 1;
T_16.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5571d5ddf810_0;
    %inv;
    %store/vec4 v0x5571d5ddf810_0, 0, 1;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x5571d5dbfab0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571d5ddf8b0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571d5ddf8b0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571d5ddf8b0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x5571d5dbfab0;
T_18 ;
    %vpi_call 2 38 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5571d5d6dbb0 {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "testbench.v";
    "TopModule.v";
    "ALU.v";
    "ALUDecoder.v";
    "BranchJump.v";
    "DataMemory.v";
    "Extend.v";
    "InstructionMemory.v";
    "MainDecoder.v";
    "PC.v";
    "PCMux.v";
    "PCPlus4.v";
    "PCPlusImm.v";
    "RegisterFile.v";
    "ResultMux.v";
    "SrcBMux.v";
