module DFF_Negedge_Tb();

 // Inputs

 reg D;

 reg Clk;

 reg Reset;

 // Outputs

 wire Q;

 wire Qbar;


 DFF_Negedge uut (.Q(Q),.Qbar(Qbar),.D(D),.Clk(Clk),.Reset(Reset));

 initial begin

  D  = 1'b0;
  Clk  = 1'b0;
  Reset   = 1'b1;
  #100;
  Reset = 1'b0;
  #20;
  forever #40 D = ~ D;
 end
   always #10 Clk = ~Clk;  
endmodule
