/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [13:0] _03_;
  reg [11:0] _04_;
  wire [7:0] _05_;
  wire [15:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [28:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire [3:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_25z = celloutsig_0_23z[1] ? celloutsig_0_21z[22] : celloutsig_0_17z;
  assign celloutsig_0_8z = ~(celloutsig_0_2z[6] | celloutsig_0_0z[8]);
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_1z) & celloutsig_0_4z);
  assign celloutsig_1_18z = ~((celloutsig_1_8z[2] | in_data[141]) & celloutsig_1_4z);
  assign celloutsig_0_12z = ~((celloutsig_0_4z | celloutsig_0_6z[0]) & _00_);
  assign celloutsig_1_1z = celloutsig_1_0z[9] | in_data[182];
  assign celloutsig_0_29z = celloutsig_0_20z | celloutsig_0_7z[2];
  assign celloutsig_0_32z = ~(celloutsig_0_16z ^ celloutsig_0_28z);
  assign celloutsig_0_4z = ~(_01_ ^ celloutsig_0_2z[8]);
  assign celloutsig_1_2z = ~(in_data[115] ^ celloutsig_1_1z);
  assign celloutsig_0_14z = ~(celloutsig_0_2z[5] ^ celloutsig_0_5z);
  assign celloutsig_0_24z = ~(in_data[92] ^ celloutsig_0_18z);
  reg [13:0] _18_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _18_ <= 14'h0000;
    else _18_ <= { in_data[87:77], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _03_[13], _00_, _03_[11:5], _01_, _03_[3:0] } = _18_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 12'h000;
    else _04_ <= { in_data[168:158], celloutsig_1_1z };
  reg [7:0] _20_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _20_ <= 8'h00;
    else _20_ <= { celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_9z };
  assign { _05_[7:2], _02_, _05_[0] } = _20_;
  assign celloutsig_0_11z = { celloutsig_0_0z[3:2], celloutsig_0_6z } / { 1'h1, celloutsig_0_10z[3:2], celloutsig_0_7z };
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_13z } / { 1'h1, celloutsig_0_6z[2:0], celloutsig_0_7z };
  assign celloutsig_0_21z = { in_data[64:38], celloutsig_0_18z, celloutsig_0_14z } / { 1'h1, celloutsig_0_0z[11:0], celloutsig_0_12z, celloutsig_0_17z, _03_[13], _00_, _03_[11:5], _01_, _03_[3:0] };
  assign celloutsig_0_10z = _03_[9:5] / { 1'h1, _03_[7:5], celloutsig_0_4z };
  assign celloutsig_0_26z = celloutsig_0_11z == { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_13z = celloutsig_0_6z[2:0] === { _03_[3:2], celloutsig_0_12z };
  assign celloutsig_0_33z = { _05_[6:4], celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_24z } > { celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_18z };
  assign celloutsig_0_64z = { celloutsig_0_15z[4:2], celloutsig_0_38z } > celloutsig_0_10z[3:0];
  assign celloutsig_0_17z = { celloutsig_0_0z[14:4], celloutsig_0_12z, celloutsig_0_5z } > { celloutsig_0_15z[5:1], celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_22z = celloutsig_0_21z[21:14] > in_data[88:81];
  assign celloutsig_0_34z = { _03_[7:5], _01_, celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_17z } || { celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_4z };
  assign celloutsig_0_38z = { celloutsig_0_10z, celloutsig_0_34z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_14z } < { celloutsig_0_0z[6:1], celloutsig_0_33z, celloutsig_0_7z, celloutsig_0_16z };
  assign celloutsig_1_4z = { in_data[133:118], celloutsig_1_2z, celloutsig_1_2z } < { celloutsig_1_0z[9:7], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_6z = in_data[156:151] < celloutsig_1_0z[5:0];
  assign celloutsig_0_9z = celloutsig_0_5z & ~(_03_[6]);
  assign celloutsig_0_1z = celloutsig_0_0z[15] & ~(in_data[18]);
  assign celloutsig_0_28z = celloutsig_0_26z & ~(celloutsig_0_9z);
  assign celloutsig_0_6z = in_data[37:34] % { 1'h1, celloutsig_0_2z[6], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[86:71] % { 1'h1, in_data[44:30] };
  assign celloutsig_0_23z = celloutsig_0_15z[5:3] % { 1'h1, celloutsig_0_21z[25:24] };
  assign celloutsig_1_0z = in_data[171:161] * in_data[111:101];
  assign celloutsig_1_7z = celloutsig_1_4z ? _04_[9:2] : { in_data[162:160], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z, 1'h0, celloutsig_1_6z };
  assign celloutsig_0_20z = { _03_[5], _01_, _03_[3:0], celloutsig_0_7z, celloutsig_0_15z } != { celloutsig_0_0z[14:0], celloutsig_0_1z };
  assign celloutsig_0_16z = | celloutsig_0_10z[2:0];
  assign celloutsig_0_18z = | { celloutsig_0_8z, _03_[13], _00_, _03_[11:5], _01_, _03_[3:0], celloutsig_0_6z };
  assign celloutsig_1_3z = in_data[120:107] >> { celloutsig_1_0z[6], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_7z[5:3] >> _04_[4:2];
  assign celloutsig_1_19z = celloutsig_1_7z[7:2] >> celloutsig_1_3z[7:2];
  assign celloutsig_0_2z = celloutsig_0_0z[10:2] >> { celloutsig_0_0z[11:5], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_7z = celloutsig_0_0z[13:11] >> { celloutsig_0_6z[0], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_63z = { celloutsig_0_16z, celloutsig_0_32z, celloutsig_0_9z, celloutsig_0_26z } >>> celloutsig_0_10z[3:0];
  assign { _03_[12], _03_[4] } = { _00_, _01_ };
  assign _05_[1] = _02_;
  assign { out_data[128], out_data[101:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
