

================================================================
== Vivado HLS Report for 'dut_perform_conv_1'
================================================================
* Date:           Fri Nov  3 20:50:38 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        cnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.13|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  104499|  104499|  104499|  104499|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1         |    800|    800|         1|          -|          -|    800|    no    |
        |- L_Ln_Lm        |  92176|  92176|        22|          5|          1|  18432|    yes   |
        |- Loop 3         |  11520|  11520|       180|          -|          -|     64|    no    |
        | + Loop 3.1      |    177|    177|        59|          -|          -|      3|    no    |
        |  ++ Loop 3.1.1  |     57|     57|        19|          -|          -|      3|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 46
* Pipeline: 1
  Pipeline-0: II = 5, D = 22, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond1)
	2  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	25  / (exitcond_flatten2)
	20  / (!exitcond_flatten2)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	3  / true
25 --> 
	26  / (!exitcond8)
26 --> 
	27  / true
27 --> 
	25  / (exitcond7)
	28  / (!exitcond7)
28 --> 
	27  / (exitcond)
	29  / (!exitcond)
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	28  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_47 [1/1] 1.57ns
:0  br label %1


 <State 2>: 5.28ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i10 [ 0, %0 ], [ %i_1, %3 ]

ST_2: phi_mul [1/1] 0.00ns
:1  %phi_mul = phi i21 [ 0, %0 ], [ %next_mul, %3 ]

ST_2: phi_urem [1/1] 0.00ns
:2  %phi_urem = phi i10 [ 0, %0 ], [ %idx_urem, %3 ]

ST_2: exitcond1 [1/1] 2.07ns
:3  %exitcond1 = icmp eq i10 %i, -224

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)

ST_2: i_1 [1/1] 1.84ns
:5  %i_1 = add i10 %i, 1

ST_2: stg_54 [1/1] 1.57ns
:6  br i1 %exitcond1, label %.preheader79.preheader, label %2

ST_2: tmp_20 [1/1] 0.00ns
:0  %tmp_20 = trunc i10 %phi_urem to i3

ST_2: next_mul [1/1] 2.20ns
:1  %next_mul = add i21 1366, %phi_mul

ST_2: tmp_22 [1/1] 0.00ns
:2  %tmp_22 = call i9 @_ssdm_op_PartSelect.i9.i21.i32.i32(i21 %phi_mul, i32 12, i32 20)

ST_2: newIndex2 [1/1] 0.00ns
:3  %newIndex2 = zext i9 %tmp_22 to i64

ST_2: output_V_addr [1/1] 0.00ns
:4  %output_V_addr = getelementptr [267 x i14]* %output_V, i64 0, i64 %newIndex2

ST_2: output_V5_addr [1/1] 0.00ns
:5  %output_V5_addr = getelementptr [267 x i14]* %output_V5, i64 0, i64 %newIndex2

ST_2: output_V6_addr [1/1] 0.00ns
:6  %output_V6_addr = getelementptr [266 x i14]* %output_V6, i64 0, i64 %newIndex2

ST_2: stg_62 [1/1] 1.62ns
:7  switch i3 %tmp_20, label %branch38 [
    i3 0, label %branch36
    i3 1, label %branch37
  ]

ST_2: stg_63 [1/1] 2.71ns
branch37:0  store i14 0, i14* %output_V5_addr, align 2

ST_2: stg_64 [1/1] 0.00ns
branch37:1  br label %3

ST_2: stg_65 [1/1] 2.71ns
branch36:0  store i14 0, i14* %output_V_addr, align 2

ST_2: stg_66 [1/1] 0.00ns
branch36:1  br label %3

ST_2: stg_67 [1/1] 2.71ns
branch38:0  store i14 0, i14* %output_V6_addr, align 2

ST_2: stg_68 [1/1] 0.00ns
branch38:1  br label %3

ST_2: next_urem [1/1] 1.84ns
:0  %next_urem = add i10 %phi_urem, 1

ST_2: tmp_40 [1/1] 2.07ns
:1  %tmp_40 = icmp ult i10 %next_urem, 3

ST_2: idx_urem [1/1] 1.37ns
:2  %idx_urem = select i1 %tmp_40, i10 %next_urem, i10 0

ST_2: stg_72 [1/1] 0.00ns
:3  br label %1


 <State 3>: 8.05ns
ST_3: indvar_flatten1 [1/1] 0.00ns
.preheader79.preheader:0  %indvar_flatten1 = phi i15 [ %indvar_flatten_next2, %ifBlock ], [ 0, %1 ]

ST_3: x [1/1] 0.00ns
.preheader79.preheader:1  %x = phi i2 [ %x_cast1_mid2, %ifBlock ], [ 0, %1 ]

ST_3: indvar_flatten2 [1/1] 0.00ns
.preheader79.preheader:2  %indvar_flatten2 = phi i14 [ %indvar_flatten_next1, %ifBlock ], [ 0, %1 ]

ST_3: y [1/1] 0.00ns
.preheader79.preheader:3  %y = phi i2 [ %y_cast_mid2, %ifBlock ], [ 0, %1 ]

ST_3: indvar_flatten [1/1] 0.00ns
.preheader79.preheader:4  %indvar_flatten = phi i13 [ %indvar_flatten_next, %ifBlock ], [ 0, %1 ]

ST_3: n [1/1] 0.00ns
.preheader79.preheader:5  %n = phi i7 [ %n_mid2, %ifBlock ], [ 0, %1 ]

ST_3: m [1/1] 0.00ns
.preheader79.preheader:6  %m = phi i6 [ %m_1, %ifBlock ], [ 0, %1 ]

ST_3: x_cast2 [1/1] 0.00ns
.preheader79.preheader:7  %x_cast2 = zext i2 %x to i5

ST_3: y_cast1 [1/1] 0.00ns
.preheader79.preheader:9  %y_cast1 = zext i2 %y to i5

ST_3: p_shl1 [1/1] 0.00ns
.preheader79.preheader:10  %p_shl1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %y, i2 0)

ST_3: p_shl1_cast [1/1] 0.00ns
.preheader79.preheader:11  %p_shl1_cast = zext i4 %p_shl1 to i5

ST_3: tmp_6 [1/1] 1.31ns
.preheader79.preheader:12  %tmp_6 = sub i5 %p_shl1_cast, %y_cast1

ST_3: tmp2 [1/1] 1.31ns
.preheader79.preheader:13  %tmp2 = add i5 %x_cast2, %tmp_6

ST_3: tmp10_cast_cast [1/1] 0.00ns
.preheader79.preheader:14  %tmp10_cast_cast = sext i5 %tmp2 to i12

ST_3: n_cast [1/1] 0.00ns
.preheader79.preheader:15  %n_cast = zext i7 %n to i10

ST_3: tmp [1/1] 0.00ns
.preheader79.preheader:16  %tmp = trunc i7 %n to i6

ST_3: p_shl2 [1/1] 0.00ns
.preheader79.preheader:18  %p_shl2 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp, i3 0)

ST_3: p_shl2_cast [1/1] 0.00ns
.preheader79.preheader:19  %p_shl2_cast = zext i9 %p_shl2 to i10

ST_3: tmp9 [1/1] 1.84ns
.preheader79.preheader:20  %tmp9 = add i10 %n_cast, %p_shl2_cast

ST_3: tmp9_cast_cast [1/1] 0.00ns
.preheader79.preheader:21  %tmp9_cast_cast = zext i10 %tmp9 to i12

ST_3: o_index [1/1] 1.84ns
.preheader79.preheader:22  %o_index = add i12 %tmp9_cast_cast, %tmp10_cast_cast

ST_3: arrayNo2 [16/16] 3.59ns
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

ST_3: exitcond_flatten2 [1/1] 2.25ns
.preheader79.preheader:30  %exitcond_flatten2 = icmp eq i15 %indvar_flatten1, -14336

ST_3: indvar_flatten_next2 [1/1] 1.96ns
.preheader79.preheader:31  %indvar_flatten_next2 = add i15 1, %indvar_flatten1

ST_3: exitcond_flatten [1/1] 2.21ns
.preheader79.loopexit:2  %exitcond_flatten = icmp eq i14 %indvar_flatten2, 6144

ST_3: y_mid [1/1] 1.37ns
.preheader79.loopexit:3  %y_mid = select i1 %exitcond_flatten, i2 0, i2 %y

ST_3: not_exitcond_flatten [1/1] 1.37ns
.preheader79.loopexit:25  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

ST_3: exitcond2 [1/1] 1.94ns
.preheader79.loopexit:26  %exitcond2 = icmp eq i6 %m, -32

ST_3: exitcond9_mid [1/1] 0.00ns (grouped into LUT with out node exitcond9_mid1)
.preheader79.loopexit:27  %exitcond9_mid = and i1 %exitcond2, %not_exitcond_flatten

ST_3: exitcond_flatten1 [1/1] 2.18ns
.preheader79.loopexit:28  %exitcond_flatten1 = icmp eq i13 %indvar_flatten, 2048

ST_3: exitcond_flatten_mid [1/1] 1.37ns
.preheader79.loopexit:29  %exitcond_flatten_mid = and i1 %exitcond_flatten1, %not_exitcond_flatten

ST_3: tmp_23 [1/1] 1.37ns
.preheader79.loopexit:32  %tmp_23 = or i1 %exitcond_flatten_mid, %exitcond_flatten

ST_3: exitcond_flatten_not [1/1] 0.00ns (grouped into LUT with out node exitcond9_mid1)
.preheader79.loopexit:56  %exitcond_flatten_not = xor i1 %exitcond_flatten1, true

ST_3: not_exitcond_flatten_mid [1/1] 0.00ns (grouped into LUT with out node exitcond9_mid1)
.preheader79.loopexit:57  %not_exitcond_flatten_mid = or i1 %exitcond_flatten, %exitcond_flatten_not

ST_3: exitcond9_mid1 [1/1] 1.37ns (out node of the LUT)
.preheader79.loopexit:58  %exitcond9_mid1 = and i1 %exitcond9_mid, %not_exitcond_flatten_mid

ST_3: indvar_flatten_op [1/1] 1.96ns
ifBlock:2  %indvar_flatten_op = add i13 %indvar_flatten, 1

ST_3: indvar_flatten_next [1/1] 1.37ns
ifBlock:3  %indvar_flatten_next = select i1 %tmp_23, i13 1, i13 %indvar_flatten_op

ST_3: indvar_flatten47_op [1/1] 1.96ns
ifBlock:4  %indvar_flatten47_op = add i14 %indvar_flatten2, 1

ST_3: indvar_flatten_next1 [1/1] 1.37ns
ifBlock:5  %indvar_flatten_next1 = select i1 %exitcond_flatten, i14 1, i14 %indvar_flatten47_op


 <State 4>: 7.45ns
ST_4: x_1 [1/1] 0.80ns
.preheader79.preheader:8  %x_1 = add i2 1, %x

ST_4: tmp_2 [1/1] 0.00ns
.preheader79.preheader:17  %tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp, i5 0)

ST_4: arrayNo2 [15/16] 3.59ns
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

ST_4: stg_115 [1/1] 1.57ns
.preheader79.preheader:32  br i1 %exitcond_flatten2, label %.preheader76, label %.preheader79.loopexit

ST_4: x_cast1_mid2 [1/1] 1.37ns
.preheader79.loopexit:4  %x_cast1_mid2 = select i1 %exitcond_flatten, i2 %x_1, i2 %x

ST_4: x_cast2_mid2_cast [1/1] 0.00ns
.preheader79.loopexit:6  %x_cast2_mid2_cast = zext i2 %x_cast1_mid2 to i5

ST_4: x_1_mid1 [1/1] 1.37ns
.preheader79.loopexit:7  %x_1_mid1 = xor i2 %x, -2

ST_4: tmp10_cast_cast_mid_cast [1/1] 0.00ns (grouped into LUT with out node o_index_mid1)
.preheader79.loopexit:13  %tmp10_cast_cast_mid_cast = zext i2 %x_1 to i5

ST_4: tmp10_cast_cast_mid3 [1/1] 0.00ns (grouped into LUT with out node o_index_mid1)
.preheader79.loopexit:14  %tmp10_cast_cast_mid3 = select i1 %exitcond_flatten, i5 %tmp10_cast_cast_mid_cast, i5 %tmp2

ST_4: y_1 [1/1] 0.80ns
.preheader79.loopexit:30  %y_1 = add i2 1, %y_mid

ST_4: n_mid [1/1] 1.37ns
.preheader79.loopexit:33  %n_mid = select i1 %tmp_23, i7 0, i7 %n

ST_4: y_cast_mid2 [1/1] 1.37ns
.preheader79.loopexit:34  %y_cast_mid2 = select i1 %exitcond_flatten_mid, i2 %y_1, i2 %y_mid

ST_4: y_cast_mid2_cast [1/1] 0.00ns
.preheader79.loopexit:35  %y_cast_mid2_cast = zext i2 %y_cast_mid2 to i6

ST_4: y_cast1_mid1 [1/1] 0.00ns
.preheader79.loopexit:36  %y_cast1_mid1 = zext i2 %y_1 to i5

ST_4: p_shl1_mid1 [1/1] 0.00ns
.preheader79.loopexit:37  %p_shl1_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %y_1, i2 0)

ST_4: p_shl1_cast_mid1 [1/1] 0.00ns
.preheader79.loopexit:38  %p_shl1_cast_mid1 = zext i4 %p_shl1_mid1 to i5

ST_4: tmp_6_mid1 [1/1] 1.31ns
.preheader79.loopexit:39  %tmp_6_mid1 = sub i5 %p_shl1_cast_mid1, %y_cast1_mid1

ST_4: tmp2_mid1 [1/1] 1.31ns
.preheader79.loopexit:40  %tmp2_mid1 = add i5 %x_cast2_mid2_cast, %tmp_6_mid1

ST_4: tmp10_cast_cast_mid2 [1/1] 0.00ns (grouped into LUT with out node o_index_mid1)
.preheader79.loopexit:42  %tmp10_cast_cast_mid2 = select i1 %exitcond_flatten_mid, i5 %tmp2_mid1, i5 %tmp10_cast_cast_mid3

ST_4: tmp10_cast_cast_mid2_cast [1/1] 0.00ns (grouped into LUT with out node o_index_mid1)
.preheader79.loopexit:43  %tmp10_cast_cast_mid2_cast = sext i5 %tmp10_cast_cast_mid2 to i12

ST_4: tmp_2_mid [1/1] 0.00ns (grouped into LUT with out node tmp_1)
.preheader79.loopexit:44  %tmp_2_mid = select i1 %tmp_23, i11 0, i11 %tmp_2

ST_4: arrayNo2_mid [9/9] 2.41ns
.preheader79.loopexit:45  %arrayNo2_mid = urem i5 %tmp2_mid1, 3

ST_4: n_2 [1/1] 1.72ns
.preheader79.loopexit:59  %n_2 = add i7 1, %n_mid

ST_4: tmp_25 [1/1] 0.00ns (grouped into LUT with out node m_mid2)
.preheader79.loopexit:61  %tmp_25 = or i1 %exitcond9_mid1, %exitcond_flatten_mid

ST_4: tmp_26 [1/1] 0.00ns (grouped into LUT with out node m_mid2)
.preheader79.loopexit:62  %tmp_26 = or i1 %tmp_25, %exitcond_flatten

ST_4: m_mid2 [1/1] 1.37ns (out node of the LUT)
.preheader79.loopexit:63  %m_mid2 = select i1 %tmp_26, i6 0, i6 %m

ST_4: n_cast_mid1 [1/1] 0.00ns
.preheader79.loopexit:64  %n_cast_mid1 = zext i7 %n_2 to i10

ST_4: tmp_27 [1/1] 0.00ns
.preheader79.loopexit:65  %tmp_27 = trunc i7 %n_2 to i6

ST_4: tmp_2_mid1 [1/1] 0.00ns (grouped into LUT with out node tmp_1)
.preheader79.loopexit:66  %tmp_2_mid1 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_27, i5 0)

ST_4: tmp_2_mid2 [1/1] 0.00ns (grouped into LUT with out node tmp_1)
.preheader79.loopexit:67  %tmp_2_mid2 = select i1 %exitcond9_mid1, i11 %tmp_2_mid1, i11 %tmp_2_mid

ST_4: p_shl2_mid1 [1/1] 0.00ns
.preheader79.loopexit:68  %p_shl2_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_27, i3 0)

ST_4: p_shl2_cast_mid1 [1/1] 0.00ns
.preheader79.loopexit:69  %p_shl2_cast_mid1 = zext i9 %p_shl2_mid1 to i10

ST_4: tmp9_mid1 [1/1] 1.84ns
.preheader79.loopexit:70  %tmp9_mid1 = add i10 %n_cast_mid1, %p_shl2_cast_mid1

ST_4: tmp9_cast_cast_mid1 [1/1] 0.00ns (grouped into LUT with out node o_index_mid1)
.preheader79.loopexit:71  %tmp9_cast_cast_mid1 = zext i10 %tmp9_mid1 to i12

ST_4: o_index_mid1 [1/1] 1.84ns (out node of the LUT)
.preheader79.loopexit:72  %o_index_mid1 = add i12 %tmp9_cast_cast_mid1, %tmp10_cast_cast_mid2_cast

ST_4: n_mid2 [1/1] 1.37ns
.preheader79.loopexit:85  %n_mid2 = select i1 %exitcond9_mid1, i7 %n_2, i7 %n_mid

ST_4: m_cast1 [1/1] 0.00ns (grouped into LUT with out node tmp_1)
.preheader79.loopexit:86  %m_cast1 = zext i6 %m_mid2 to i11

ST_4: tmp_4 [1/1] 0.00ns
.preheader79.loopexit:88  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str5)

ST_4: tmp_29 [1/1] 0.00ns
.preheader79.loopexit:90  %tmp_29 = trunc i6 %m_mid2 to i5

ST_4: p_shl4 [1/1] 0.00ns
.preheader79.loopexit:91  %p_shl4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_29, i2 0)

ST_4: p_shl4_cast [1/1] 0.00ns
.preheader79.loopexit:92  %p_shl4_cast = zext i7 %p_shl4 to i8

ST_4: tmp_1 [1/1] 1.84ns (out node of the LUT)
.preheader79.loopexit:93  %tmp_1 = add i11 %tmp_2_mid2, %m_cast1

ST_4: tmp5 [1/1] 1.72ns
.preheader79.loopexit:98  %tmp5 = add i6 %y_cast_mid2_cast, %m_mid2

ST_4: tmp12_cast [1/1] 0.00ns
.preheader79.loopexit:99  %tmp12_cast = zext i6 %tmp5 to i8

ST_4: tmp1 [1/1] 1.72ns
.preheader79.loopexit:100  %tmp1 = add i8 %p_shl4_cast, %tmp12_cast

ST_4: tmp1_cast [1/1] 0.00ns
.preheader79.loopexit:101  %tmp1_cast = zext i8 %tmp1 to i10

ST_4: p_shl3 [1/1] 0.00ns
.preheader79.loopexit:102  %p_shl3 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp1, i2 0)

ST_4: tmp6 [1/1] 1.84ns
.preheader79.loopexit:103  %tmp6 = add i10 %tmp1_cast, %p_shl3

ST_4: empty_24 [1/1] 0.00ns
ifBlock:0  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str5, i32 %tmp_4)

ST_4: m_1 [1/1] 1.72ns
ifBlock:1  %m_1 = add i6 %m_mid2, 1

ST_4: stg_162 [1/1] 0.00ns
ifBlock:6  br label %.preheader79.preheader


 <State 5>: 7.13ns
ST_5: arrayNo2 [14/16] 3.59ns
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

ST_5: x_cast1_mid2_cast [1/1] 0.00ns
.preheader79.loopexit:5  %x_cast1_mid2_cast = zext i2 %x_cast1_mid2 to i10

ST_5: arrayNo2_mid [8/9] 2.41ns
.preheader79.loopexit:45  %arrayNo2_mid = urem i5 %tmp2_mid1, 3

ST_5: arrayNo2_mid1 [16/16] 3.59ns
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

ST_5: tmp1_0_1 [1/1] 1.84ns
.preheader79.loopexit:138  %tmp1_0_1 = add i10 5, %tmp6

ST_5: i_index_0_1 [1/1] 1.84ns
.preheader79.loopexit:139  %i_index_0_1 = add i10 %tmp1_0_1, %x_cast1_mid2_cast

ST_5: arrayNo5 [14/14] 3.45ns
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

ST_5: tmp1_0_2 [1/1] 1.84ns
.preheader79.loopexit:166  %tmp1_0_2 = add i10 10, %tmp6

ST_5: i_index_0_2 [1/1] 1.84ns
.preheader79.loopexit:167  %i_index_0_2 = add i10 %tmp1_0_2, %x_cast1_mid2_cast

ST_5: arrayNo6 [14/14] 3.45ns
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5


 <State 6>: 6.66ns
ST_6: arrayNo2 [13/16] 3.59ns
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

ST_6: tmp_24_1_cast_mid2 [1/1] 1.37ns
.preheader79.loopexit:8  %tmp_24_1_cast_mid2 = select i1 %exitcond_flatten, i2 %x_1_mid1, i2 %x_1

ST_6: tmp_24_1_cast_mid2_cast [1/1] 0.00ns
.preheader79.loopexit:9  %tmp_24_1_cast_mid2_cast = zext i2 %tmp_24_1_cast_mid2 to i10

ST_6: tmp_24_2_cast_mid2_v_v [1/1] 0.00ns
.preheader79.loopexit:10  %tmp_24_2_cast_mid2_v_v = zext i2 %x_cast1_mid2 to i3

ST_6: tmp_24_2_cast_mid2_v [1/1] 0.80ns
.preheader79.loopexit:11  %tmp_24_2_cast_mid2_v = add i3 2, %tmp_24_2_cast_mid2_v_v

ST_6: tmp_24_2_cast_mid2 [1/1] 0.00ns
.preheader79.loopexit:12  %tmp_24_2_cast_mid2 = zext i3 %tmp_24_2_cast_mid2_v to i10

ST_6: tmp_19 [1/1] 1.36ns
.preheader79.loopexit:15  %tmp_19 = icmp ne i2 %x_1, -1

ST_6: tmp_21 [1/1] 1.37ns
.preheader79.loopexit:16  %tmp_21 = select i1 %tmp_19, i2 %x_1, i2 %x_1_mid1

ST_6: arrayNo2_mid [7/9] 2.41ns
.preheader79.loopexit:45  %arrayNo2_mid = urem i5 %tmp2_mid1, 3

ST_6: arrayNo2_mid1 [15/16] 3.59ns
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

ST_6: i_index [1/1] 1.84ns
.preheader79.loopexit:104  %i_index = add i10 %tmp6, %x_cast1_mid2_cast

ST_6: arrayNo5 [13/14] 3.45ns
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

ST_6: arrayNo6 [13/14] 3.45ns
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

ST_6: i_index_1 [1/1] 1.84ns
.preheader79.loopexit:194  %i_index_1 = add i10 %tmp6, %tmp_24_1_cast_mid2_cast

ST_6: arrayNo7 [14/14] 3.45ns
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

ST_6: i_index_1_1 [1/1] 1.84ns
.preheader79.loopexit:221  %i_index_1_1 = add i10 %tmp1_0_1, %tmp_24_1_cast_mid2_cast

ST_6: arrayNo8 [14/14] 3.45ns
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

ST_6: i_index_1_2 [1/1] 1.84ns
.preheader79.loopexit:248  %i_index_1_2 = add i10 %tmp1_0_2, %tmp_24_1_cast_mid2_cast

ST_6: i_index_2 [1/1] 1.84ns
.preheader79.loopexit:275  %i_index_2 = add i10 %tmp6, %tmp_24_2_cast_mid2

ST_6: i_index_2_1 [1/1] 1.84ns
.preheader79.loopexit:302  %i_index_2_1 = add i10 %tmp1_0_1, %tmp_24_2_cast_mid2

ST_6: i_index_2_2 [1/1] 1.84ns
.preheader79.loopexit:329  %i_index_2_2 = add i10 %tmp1_0_2, %tmp_24_2_cast_mid2

ST_6: arrayNo [14/14] 3.45ns
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5


 <State 7>: 3.59ns
ST_7: arrayNo2 [12/16] 3.59ns
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

ST_7: arrayNo2_mid [6/9] 2.41ns
.preheader79.loopexit:45  %arrayNo2_mid = urem i5 %tmp2_mid1, 3

ST_7: arrayNo2_mid1 [14/16] 3.59ns
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

ST_7: arrayNo4 [14/14] 3.45ns
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

ST_7: arrayNo5 [12/14] 3.45ns
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

ST_7: arrayNo6 [12/14] 3.45ns
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

ST_7: arrayNo7 [13/14] 3.45ns
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

ST_7: arrayNo8 [13/14] 3.45ns
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

ST_7: arrayNo9 [14/14] 3.45ns
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

ST_7: arrayNo1 [14/14] 3.45ns
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

ST_7: arrayNo [13/14] 3.45ns
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5


 <State 8>: 3.59ns
ST_8: arrayNo2 [11/16] 3.59ns
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

ST_8: arrayNo2_mid [5/9] 2.41ns
.preheader79.loopexit:45  %arrayNo2_mid = urem i5 %tmp2_mid1, 3

ST_8: arrayNo2_mid1 [13/16] 3.59ns
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

ST_8: arrayNo4 [13/14] 3.45ns
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

ST_8: arrayNo5 [11/14] 3.45ns
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

ST_8: arrayNo6 [11/14] 3.45ns
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

ST_8: arrayNo7 [12/14] 3.45ns
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

ST_8: arrayNo8 [12/14] 3.45ns
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

ST_8: arrayNo9 [13/14] 3.45ns
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

ST_8: arrayNo1 [13/14] 3.45ns
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

ST_8: arrayNo10 [14/14] 3.45ns
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

ST_8: arrayNo [12/14] 3.45ns
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5


 <State 9>: 3.59ns
ST_9: arrayNo2 [10/16] 3.59ns
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

ST_9: arrayNo2_mid [4/9] 2.41ns
.preheader79.loopexit:45  %arrayNo2_mid = urem i5 %tmp2_mid1, 3

ST_9: arrayNo2_mid1 [12/16] 3.59ns
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

ST_9: arrayNo4 [12/14] 3.45ns
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

ST_9: arrayNo5 [10/14] 3.45ns
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

ST_9: arrayNo6 [10/14] 3.45ns
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

ST_9: arrayNo7 [11/14] 3.45ns
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

ST_9: arrayNo8 [11/14] 3.45ns
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

ST_9: arrayNo9 [12/14] 3.45ns
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

ST_9: arrayNo1 [12/14] 3.45ns
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

ST_9: arrayNo10 [13/14] 3.45ns
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

ST_9: arrayNo [11/14] 3.45ns
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5


 <State 10>: 3.59ns
ST_10: arrayNo2 [9/16] 3.59ns
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

ST_10: arrayNo2_mid [3/9] 2.41ns
.preheader79.loopexit:45  %arrayNo2_mid = urem i5 %tmp2_mid1, 3

ST_10: arrayNo2_mid1 [11/16] 3.59ns
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

ST_10: arrayNo4 [11/14] 3.45ns
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

ST_10: arrayNo5 [9/14] 3.45ns
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

ST_10: arrayNo6 [9/14] 3.45ns
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

ST_10: arrayNo7 [10/14] 3.45ns
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

ST_10: arrayNo8 [10/14] 3.45ns
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

ST_10: arrayNo9 [11/14] 3.45ns
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

ST_10: arrayNo1 [11/14] 3.45ns
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

ST_10: arrayNo10 [12/14] 3.45ns
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

ST_10: arrayNo [10/14] 3.45ns
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5


 <State 11>: 3.59ns
ST_11: arrayNo2 [8/16] 3.59ns
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

ST_11: arrayNo2_mid [2/9] 2.41ns
.preheader79.loopexit:45  %arrayNo2_mid = urem i5 %tmp2_mid1, 3

ST_11: arrayNo2_mid1 [10/16] 3.59ns
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

ST_11: arrayNo4 [10/14] 3.45ns
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

ST_11: arrayNo5 [8/14] 3.45ns
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

ST_11: arrayNo6 [8/14] 3.45ns
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

ST_11: arrayNo7 [9/14] 3.45ns
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

ST_11: arrayNo8 [9/14] 3.45ns
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

ST_11: arrayNo9 [10/14] 3.45ns
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

ST_11: arrayNo1 [10/14] 3.45ns
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

ST_11: arrayNo10 [11/14] 3.45ns
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

ST_11: arrayNo [9/14] 3.45ns
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5


 <State 12>: 3.59ns
ST_12: arrayNo2 [7/16] 3.59ns
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

ST_12: arrayNo2_mid [1/9] 2.41ns
.preheader79.loopexit:45  %arrayNo2_mid = urem i5 %tmp2_mid1, 3

ST_12: arrayNo2_mid1 [9/16] 3.59ns
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

ST_12: arrayNo4 [9/14] 3.45ns
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

ST_12: arrayNo5 [7/14] 3.45ns
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

ST_12: arrayNo6 [7/14] 3.45ns
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

ST_12: arrayNo7 [8/14] 3.45ns
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

ST_12: arrayNo8 [8/14] 3.45ns
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

ST_12: arrayNo9 [9/14] 3.45ns
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

ST_12: arrayNo1 [9/14] 3.45ns
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

ST_12: arrayNo10 [10/14] 3.45ns
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

ST_12: arrayNo [8/14] 3.45ns
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5


 <State 13>: 3.59ns
ST_13: arrayNo2 [6/16] 3.59ns
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

ST_13: arrayNo2_mid1 [8/16] 3.59ns
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

ST_13: arrayNo4 [8/14] 3.45ns
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

ST_13: arrayNo5 [6/14] 3.45ns
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

ST_13: arrayNo6 [6/14] 3.45ns
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

ST_13: arrayNo7 [7/14] 3.45ns
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

ST_13: arrayNo8 [7/14] 3.45ns
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

ST_13: arrayNo9 [8/14] 3.45ns
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

ST_13: arrayNo1 [8/14] 3.45ns
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

ST_13: arrayNo10 [9/14] 3.45ns
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

ST_13: arrayNo [7/14] 3.45ns
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5


 <State 14>: 3.59ns
ST_14: arrayNo2 [5/16] 3.59ns
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

ST_14: arrayNo2_mid1 [7/16] 3.59ns
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

ST_14: arrayNo4 [7/14] 3.45ns
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

ST_14: arrayNo5 [5/14] 3.45ns
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

ST_14: arrayNo6 [5/14] 3.45ns
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

ST_14: arrayNo7 [6/14] 3.45ns
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

ST_14: arrayNo8 [6/14] 3.45ns
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

ST_14: arrayNo9 [7/14] 3.45ns
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

ST_14: arrayNo1 [7/14] 3.45ns
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

ST_14: arrayNo10 [8/14] 3.45ns
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

ST_14: arrayNo [6/14] 3.45ns
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5


 <State 15>: 6.38ns
ST_15: arrayNo2 [4/16] 3.59ns
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

ST_15: arrayNo2_mid1 [6/16] 3.59ns
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

ST_15: tmp_10_cast1 [1/1] 0.00ns
.preheader79.loopexit:94  %tmp_10_cast1 = zext i11 %tmp_1 to i15

ST_15: p_shl [1/1] 0.00ns
.preheader79.loopexit:95  %p_shl = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1, i3 0)

ST_15: p_shl_cast [1/1] 0.00ns
.preheader79.loopexit:96  %p_shl_cast = zext i14 %p_shl to i15

ST_15: tmp_5 [1/1] 1.96ns
.preheader79.loopexit:97  %tmp_5 = add i15 %p_shl_cast, %tmp_10_cast1

ST_15: arrayNo4 [6/14] 3.45ns
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

ST_15: w_index_0_1 [1/1] 1.96ns
.preheader79.loopexit:140  %w_index_0_1 = add i15 3, %tmp_5

ST_15: tmp_28_0_1 [1/1] 0.00ns
.preheader79.loopexit:141  %tmp_28_0_1 = zext i15 %w_index_0_1 to i64

ST_15: arrayNo5 [4/14] 3.45ns
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

ST_15: zext5_cast [1/1] 0.00ns
.preheader79.loopexit:144  %zext5_cast = zext i10 %i_index_0_1 to i22

ST_15: mul5 [1/1] 6.38ns
.preheader79.loopexit:145  %mul5 = mul i22 1639, %zext5_cast

ST_15: tmp_31 [1/1] 0.00ns
.preheader79.loopexit:146  %tmp_31 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul5, i32 13, i32 21)

ST_15: w_conv2_addr_1 [1/1] 0.00ns
.preheader79.loopexit:161  %w_conv2_addr_1 = getelementptr [18432 x i12]* @w_conv2, i64 0, i64 %tmp_28_0_1

ST_15: w_conv2_load_1 [2/2] 2.39ns
.preheader79.loopexit:162  %w_conv2_load_1 = load i12* %w_conv2_addr_1, align 2

ST_15: w_index_0_2 [1/1] 1.96ns
.preheader79.loopexit:168  %w_index_0_2 = add i15 6, %tmp_5

ST_15: tmp_28_0_2 [1/1] 0.00ns
.preheader79.loopexit:169  %tmp_28_0_2 = zext i15 %w_index_0_2 to i64

ST_15: arrayNo6 [4/14] 3.45ns
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

ST_15: zext6_cast [1/1] 0.00ns
.preheader79.loopexit:172  %zext6_cast = zext i10 %i_index_0_2 to i22

ST_15: mul6 [1/1] 6.38ns
.preheader79.loopexit:173  %mul6 = mul i22 1639, %zext6_cast

ST_15: tmp_32 [1/1] 0.00ns
.preheader79.loopexit:174  %tmp_32 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul6, i32 13, i32 21)

ST_15: w_conv2_addr_2 [1/1] 0.00ns
.preheader79.loopexit:189  %w_conv2_addr_2 = getelementptr [18432 x i12]* @w_conv2, i64 0, i64 %tmp_28_0_2

ST_15: w_conv2_load_2 [2/2] 2.39ns
.preheader79.loopexit:190  %w_conv2_load_2 = load i12* %w_conv2_addr_2, align 2

ST_15: arrayNo7 [5/14] 3.45ns
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

ST_15: zext7_cast [1/1] 0.00ns
.preheader79.loopexit:199  %zext7_cast = zext i10 %i_index_1 to i22

ST_15: mul7 [1/1] 6.38ns
.preheader79.loopexit:200  %mul7 = mul i22 1639, %zext7_cast

ST_15: tmp_33 [1/1] 0.00ns
.preheader79.loopexit:201  %tmp_33 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul7, i32 13, i32 21)

ST_15: arrayNo8 [5/14] 3.45ns
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

ST_15: zext8_cast [1/1] 0.00ns
.preheader79.loopexit:226  %zext8_cast = zext i10 %i_index_1_1 to i22

ST_15: mul8 [1/1] 6.38ns
.preheader79.loopexit:227  %mul8 = mul i22 1639, %zext8_cast

ST_15: tmp_34 [1/1] 0.00ns
.preheader79.loopexit:228  %tmp_34 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul8, i32 13, i32 21)

ST_15: arrayNo9 [6/14] 3.45ns
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

ST_15: arrayNo1 [6/14] 3.45ns
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

ST_15: arrayNo10 [7/14] 3.45ns
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

ST_15: arrayNo [5/14] 3.45ns
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5

ST_15: zext12_cast [1/1] 0.00ns
.preheader79.loopexit:334  %zext12_cast = zext i10 %i_index_2_2 to i22

ST_15: mul11 [1/1] 6.38ns
.preheader79.loopexit:335  %mul11 = mul i22 1639, %zext12_cast

ST_15: tmp_38 [1/1] 0.00ns
.preheader79.loopexit:336  %tmp_38 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul11, i32 13, i32 21)


 <State 16>: 6.38ns
ST_16: arrayNo2 [3/16] 3.59ns
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

ST_16: arrayNo2_mid1 [5/16] 3.59ns
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

ST_16: arrayNo4 [5/14] 3.45ns
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

ST_16: zext4_cast [1/1] 0.00ns
.preheader79.loopexit:108  %zext4_cast = zext i10 %i_index to i22

ST_16: mul4 [1/1] 6.38ns
.preheader79.loopexit:109  %mul4 = mul i22 1639, %zext4_cast

ST_16: tmp_30 [1/1] 0.00ns
.preheader79.loopexit:110  %tmp_30 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul4, i32 13, i32 21)

ST_16: arrayNo5 [3/14] 3.45ns
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

ST_16: newIndex4 [1/1] 0.00ns
.preheader79.loopexit:147  %newIndex4 = sext i9 %tmp_31 to i10

ST_16: newIndex1 [1/1] 0.00ns
.preheader79.loopexit:148  %newIndex1 = zext i10 %newIndex4 to i64

ST_16: input_V_addr_1 [1/1] 0.00ns
.preheader79.loopexit:149  %input_V_addr_1 = getelementptr [160 x i14]* %input_V, i64 0, i64 %newIndex1

ST_16: input_V_load_1 [2/2] 2.71ns
.preheader79.loopexit:150  %input_V_load_1 = load i14* %input_V_addr_1, align 2

ST_16: input_V1_addr_1 [1/1] 0.00ns
.preheader79.loopexit:151  %input_V1_addr_1 = getelementptr [160 x i14]* %input_V1, i64 0, i64 %newIndex1

ST_16: input_V1_load_1 [2/2] 2.71ns
.preheader79.loopexit:152  %input_V1_load_1 = load i14* %input_V1_addr_1, align 2

ST_16: input_V2_addr_1 [1/1] 0.00ns
.preheader79.loopexit:153  %input_V2_addr_1 = getelementptr [160 x i14]* %input_V2, i64 0, i64 %newIndex1

ST_16: input_V2_load_1 [2/2] 2.71ns
.preheader79.loopexit:154  %input_V2_load_1 = load i14* %input_V2_addr_1, align 2

ST_16: input_V3_addr_1 [1/1] 0.00ns
.preheader79.loopexit:155  %input_V3_addr_1 = getelementptr [160 x i14]* %input_V3, i64 0, i64 %newIndex1

ST_16: input_V3_load_1 [2/2] 2.71ns
.preheader79.loopexit:156  %input_V3_load_1 = load i14* %input_V3_addr_1, align 2

ST_16: input_V4_addr_1 [1/1] 0.00ns
.preheader79.loopexit:157  %input_V4_addr_1 = getelementptr [160 x i14]* %input_V4, i64 0, i64 %newIndex1

ST_16: input_V4_load_1 [2/2] 2.71ns
.preheader79.loopexit:158  %input_V4_load_1 = load i14* %input_V4_addr_1, align 2

ST_16: w_conv2_load_1 [1/2] 2.39ns
.preheader79.loopexit:162  %w_conv2_load_1 = load i12* %w_conv2_addr_1, align 2

ST_16: arrayNo6 [3/14] 3.45ns
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

ST_16: newIndex10 [1/1] 0.00ns
.preheader79.loopexit:175  %newIndex10 = sext i9 %tmp_32 to i10

ST_16: newIndex11 [1/1] 0.00ns
.preheader79.loopexit:176  %newIndex11 = zext i10 %newIndex10 to i64

ST_16: input_V_addr_2 [1/1] 0.00ns
.preheader79.loopexit:177  %input_V_addr_2 = getelementptr [160 x i14]* %input_V, i64 0, i64 %newIndex11

ST_16: input_V_load_2 [2/2] 2.71ns
.preheader79.loopexit:178  %input_V_load_2 = load i14* %input_V_addr_2, align 2

ST_16: input_V1_addr_2 [1/1] 0.00ns
.preheader79.loopexit:179  %input_V1_addr_2 = getelementptr [160 x i14]* %input_V1, i64 0, i64 %newIndex11

ST_16: input_V1_load_2 [2/2] 2.71ns
.preheader79.loopexit:180  %input_V1_load_2 = load i14* %input_V1_addr_2, align 2

ST_16: input_V2_addr_2 [1/1] 0.00ns
.preheader79.loopexit:181  %input_V2_addr_2 = getelementptr [160 x i14]* %input_V2, i64 0, i64 %newIndex11

ST_16: input_V2_load_2 [2/2] 2.71ns
.preheader79.loopexit:182  %input_V2_load_2 = load i14* %input_V2_addr_2, align 2

ST_16: input_V3_addr_2 [1/1] 0.00ns
.preheader79.loopexit:183  %input_V3_addr_2 = getelementptr [160 x i14]* %input_V3, i64 0, i64 %newIndex11

ST_16: input_V3_load_2 [2/2] 2.71ns
.preheader79.loopexit:184  %input_V3_load_2 = load i14* %input_V3_addr_2, align 2

ST_16: input_V4_addr_2 [1/1] 0.00ns
.preheader79.loopexit:185  %input_V4_addr_2 = getelementptr [160 x i14]* %input_V4, i64 0, i64 %newIndex11

ST_16: input_V4_load_2 [2/2] 2.71ns
.preheader79.loopexit:186  %input_V4_load_2 = load i14* %input_V4_addr_2, align 2

ST_16: w_conv2_load_2 [1/2] 2.39ns
.preheader79.loopexit:190  %w_conv2_load_2 = load i12* %w_conv2_addr_2, align 2

ST_16: w_index_1 [1/1] 1.96ns
.preheader79.loopexit:195  %w_index_1 = add i15 1, %tmp_5

ST_16: tmp_28_1 [1/1] 0.00ns
.preheader79.loopexit:196  %tmp_28_1 = zext i15 %w_index_1 to i64

ST_16: arrayNo7 [4/14] 3.45ns
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

ST_16: w_conv2_addr_3 [1/1] 0.00ns
.preheader79.loopexit:216  %w_conv2_addr_3 = getelementptr [18432 x i12]* @w_conv2, i64 0, i64 %tmp_28_1

ST_16: w_conv2_load_3 [2/2] 2.39ns
.preheader79.loopexit:217  %w_conv2_load_3 = load i12* %w_conv2_addr_3, align 2

ST_16: w_index_1_1 [1/1] 1.96ns
.preheader79.loopexit:222  %w_index_1_1 = add i15 4, %tmp_5

ST_16: tmp_28_1_1 [1/1] 0.00ns
.preheader79.loopexit:223  %tmp_28_1_1 = zext i15 %w_index_1_1 to i64

ST_16: arrayNo8 [4/14] 3.45ns
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

ST_16: w_conv2_addr_4 [1/1] 0.00ns
.preheader79.loopexit:243  %w_conv2_addr_4 = getelementptr [18432 x i12]* @w_conv2, i64 0, i64 %tmp_28_1_1

ST_16: w_conv2_load_4 [2/2] 2.39ns
.preheader79.loopexit:244  %w_conv2_load_4 = load i12* %w_conv2_addr_4, align 2

ST_16: arrayNo9 [5/14] 3.45ns
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

ST_16: zext9_cast [1/1] 0.00ns
.preheader79.loopexit:253  %zext9_cast = zext i10 %i_index_1_2 to i22

ST_16: mul9 [1/1] 6.38ns
.preheader79.loopexit:254  %mul9 = mul i22 1639, %zext9_cast

ST_16: tmp_35 [1/1] 0.00ns
.preheader79.loopexit:255  %tmp_35 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul9, i32 13, i32 21)

ST_16: arrayNo1 [5/14] 3.45ns
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

ST_16: zext10_cast [1/1] 0.00ns
.preheader79.loopexit:280  %zext10_cast = zext i10 %i_index_2 to i22

ST_16: mul [1/1] 6.38ns
.preheader79.loopexit:281  %mul = mul i22 1639, %zext10_cast

ST_16: tmp_36 [1/1] 0.00ns
.preheader79.loopexit:282  %tmp_36 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul, i32 13, i32 21)

ST_16: arrayNo10 [6/14] 3.45ns
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

ST_16: zext11_cast [1/1] 0.00ns
.preheader79.loopexit:307  %zext11_cast = zext i10 %i_index_2_1 to i22

ST_16: mul10 [1/1] 6.38ns
.preheader79.loopexit:308  %mul10 = mul i22 1639, %zext11_cast

ST_16: tmp_37 [1/1] 0.00ns
.preheader79.loopexit:309  %tmp_37 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul10, i32 13, i32 21)

ST_16: arrayNo [4/14] 3.45ns
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5


 <State 17>: 4.35ns
ST_17: arrayNo2 [2/16] 3.59ns
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

ST_17: arrayNo2_mid1 [4/16] 3.59ns
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

ST_17: arrayNo4 [4/14] 3.45ns
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

ST_17: arrayNo5 [2/14] 3.45ns
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

ST_17: input_V_load_1 [1/2] 2.71ns
.preheader79.loopexit:150  %input_V_load_1 = load i14* %input_V_addr_1, align 2

ST_17: input_V1_load_1 [1/2] 2.71ns
.preheader79.loopexit:152  %input_V1_load_1 = load i14* %input_V1_addr_1, align 2

ST_17: input_V2_load_1 [1/2] 2.71ns
.preheader79.loopexit:154  %input_V2_load_1 = load i14* %input_V2_addr_1, align 2

ST_17: input_V3_load_1 [1/2] 2.71ns
.preheader79.loopexit:156  %input_V3_load_1 = load i14* %input_V3_addr_1, align 2

ST_17: input_V4_load_1 [1/2] 2.71ns
.preheader79.loopexit:158  %input_V4_load_1 = load i14* %input_V4_addr_1, align 2

ST_17: arrayNo6 [2/14] 3.45ns
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

ST_17: input_V_load_2 [1/2] 2.71ns
.preheader79.loopexit:178  %input_V_load_2 = load i14* %input_V_addr_2, align 2

ST_17: input_V1_load_2 [1/2] 2.71ns
.preheader79.loopexit:180  %input_V1_load_2 = load i14* %input_V1_addr_2, align 2

ST_17: input_V2_load_2 [1/2] 2.71ns
.preheader79.loopexit:182  %input_V2_load_2 = load i14* %input_V2_addr_2, align 2

ST_17: input_V3_load_2 [1/2] 2.71ns
.preheader79.loopexit:184  %input_V3_load_2 = load i14* %input_V3_addr_2, align 2

ST_17: input_V4_load_2 [1/2] 2.71ns
.preheader79.loopexit:186  %input_V4_load_2 = load i14* %input_V4_addr_2, align 2

ST_17: arrayNo7 [3/14] 3.45ns
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

ST_17: newIndex12 [1/1] 0.00ns
.preheader79.loopexit:202  %newIndex12 = sext i9 %tmp_33 to i10

ST_17: newIndex14 [1/1] 0.00ns
.preheader79.loopexit:203  %newIndex14 = zext i10 %newIndex12 to i64

ST_17: input_V_addr_3 [1/1] 0.00ns
.preheader79.loopexit:204  %input_V_addr_3 = getelementptr [160 x i14]* %input_V, i64 0, i64 %newIndex14

ST_17: input_V_load_3 [2/2] 2.71ns
.preheader79.loopexit:205  %input_V_load_3 = load i14* %input_V_addr_3, align 2

ST_17: input_V1_addr_3 [1/1] 0.00ns
.preheader79.loopexit:206  %input_V1_addr_3 = getelementptr [160 x i14]* %input_V1, i64 0, i64 %newIndex14

ST_17: input_V1_load_3 [2/2] 2.71ns
.preheader79.loopexit:207  %input_V1_load_3 = load i14* %input_V1_addr_3, align 2

ST_17: input_V2_addr_3 [1/1] 0.00ns
.preheader79.loopexit:208  %input_V2_addr_3 = getelementptr [160 x i14]* %input_V2, i64 0, i64 %newIndex14

ST_17: input_V2_load_3 [2/2] 2.71ns
.preheader79.loopexit:209  %input_V2_load_3 = load i14* %input_V2_addr_3, align 2

ST_17: input_V3_addr_3 [1/1] 0.00ns
.preheader79.loopexit:210  %input_V3_addr_3 = getelementptr [160 x i14]* %input_V3, i64 0, i64 %newIndex14

ST_17: input_V3_load_3 [2/2] 2.71ns
.preheader79.loopexit:211  %input_V3_load_3 = load i14* %input_V3_addr_3, align 2

ST_17: input_V4_addr_3 [1/1] 0.00ns
.preheader79.loopexit:212  %input_V4_addr_3 = getelementptr [160 x i14]* %input_V4, i64 0, i64 %newIndex14

ST_17: input_V4_load_3 [2/2] 2.71ns
.preheader79.loopexit:213  %input_V4_load_3 = load i14* %input_V4_addr_3, align 2

ST_17: w_conv2_load_3 [1/2] 2.39ns
.preheader79.loopexit:217  %w_conv2_load_3 = load i12* %w_conv2_addr_3, align 2

ST_17: arrayNo8 [3/14] 3.45ns
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

ST_17: newIndex15 [1/1] 0.00ns
.preheader79.loopexit:229  %newIndex15 = sext i9 %tmp_34 to i10

ST_17: newIndex16 [1/1] 0.00ns
.preheader79.loopexit:230  %newIndex16 = zext i10 %newIndex15 to i64

ST_17: input_V_addr_4 [1/1] 0.00ns
.preheader79.loopexit:231  %input_V_addr_4 = getelementptr [160 x i14]* %input_V, i64 0, i64 %newIndex16

ST_17: input_V_load_4 [2/2] 2.71ns
.preheader79.loopexit:232  %input_V_load_4 = load i14* %input_V_addr_4, align 2

ST_17: input_V1_addr_4 [1/1] 0.00ns
.preheader79.loopexit:233  %input_V1_addr_4 = getelementptr [160 x i14]* %input_V1, i64 0, i64 %newIndex16

ST_17: input_V1_load_4 [2/2] 2.71ns
.preheader79.loopexit:234  %input_V1_load_4 = load i14* %input_V1_addr_4, align 2

ST_17: input_V2_addr_4 [1/1] 0.00ns
.preheader79.loopexit:235  %input_V2_addr_4 = getelementptr [160 x i14]* %input_V2, i64 0, i64 %newIndex16

ST_17: input_V2_load_4 [2/2] 2.71ns
.preheader79.loopexit:236  %input_V2_load_4 = load i14* %input_V2_addr_4, align 2

ST_17: input_V3_addr_4 [1/1] 0.00ns
.preheader79.loopexit:237  %input_V3_addr_4 = getelementptr [160 x i14]* %input_V3, i64 0, i64 %newIndex16

ST_17: input_V3_load_4 [2/2] 2.71ns
.preheader79.loopexit:238  %input_V3_load_4 = load i14* %input_V3_addr_4, align 2

ST_17: input_V4_addr_4 [1/1] 0.00ns
.preheader79.loopexit:239  %input_V4_addr_4 = getelementptr [160 x i14]* %input_V4, i64 0, i64 %newIndex16

ST_17: input_V4_load_4 [2/2] 2.71ns
.preheader79.loopexit:240  %input_V4_load_4 = load i14* %input_V4_addr_4, align 2

ST_17: w_conv2_load_4 [1/2] 2.39ns
.preheader79.loopexit:244  %w_conv2_load_4 = load i12* %w_conv2_addr_4, align 2

ST_17: w_index_1_2 [1/1] 1.96ns
.preheader79.loopexit:249  %w_index_1_2 = add i15 7, %tmp_5

ST_17: tmp_28_1_2 [1/1] 0.00ns
.preheader79.loopexit:250  %tmp_28_1_2 = zext i15 %w_index_1_2 to i64

ST_17: arrayNo9 [4/14] 3.45ns
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

ST_17: w_conv2_addr_5 [1/1] 0.00ns
.preheader79.loopexit:270  %w_conv2_addr_5 = getelementptr [18432 x i12]* @w_conv2, i64 0, i64 %tmp_28_1_2

ST_17: w_conv2_load_5 [2/2] 2.39ns
.preheader79.loopexit:271  %w_conv2_load_5 = load i12* %w_conv2_addr_5, align 2

ST_17: arrayNo1 [4/14] 3.45ns
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

ST_17: arrayNo10 [5/14] 3.45ns
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

ST_17: w_index_2_2 [1/1] 1.96ns
.preheader79.loopexit:330  %w_index_2_2 = add i15 8, %tmp_5

ST_17: tmp_28_2_2 [1/1] 0.00ns
.preheader79.loopexit:331  %tmp_28_2_2 = zext i15 %w_index_2_2 to i64

ST_17: arrayNo [3/14] 3.45ns
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5

ST_17: w_conv2_addr_8 [1/1] 0.00ns
.preheader79.loopexit:351  %w_conv2_addr_8 = getelementptr [18432 x i12]* @w_conv2, i64 0, i64 %tmp_28_2_2

ST_17: w_conv2_load_8 [2/2] 2.39ns
.preheader79.loopexit:352  %w_conv2_load_8 = load i12* %w_conv2_addr_8, align 2


 <State 18>: 6.58ns
ST_18: arrayNo2 [1/16] 3.59ns
.preheader79.preheader:23  %arrayNo2 = urem i12 %o_index, 3

ST_18: tmp_10 [1/1] 0.00ns
.preheader79.preheader:24  %tmp_10 = trunc i12 %arrayNo2 to i3

ST_18: sel_tmp [1/1] 1.62ns
.preheader79.preheader:28  %sel_tmp = icmp eq i3 %tmp_10, 0

ST_18: sel_tmp2 [1/1] 1.62ns
.preheader79.preheader:29  %sel_tmp2 = icmp eq i3 %tmp_10, 1

ST_18: arrayNo2_cast_mid [1/1] 0.00ns (grouped into LUT with out node arrayNo2_cast_mid5)
.preheader79.loopexit:17  %arrayNo2_cast_mid = zext i2 %tmp_21 to i3

ST_18: arrayNo2_cast_mid3 [1/1] 0.00ns (grouped into LUT with out node arrayNo2_cast_mid5)
.preheader79.loopexit:18  %arrayNo2_cast_mid3 = select i1 %exitcond_flatten, i3 %arrayNo2_cast_mid, i3 %tmp_10

ST_18: sel_tmp_mid [1/1] 1.36ns
.preheader79.loopexit:21  %sel_tmp_mid = icmp eq i2 %tmp_21, 0

ST_18: sel_tmp_mid3 [1/1] 0.00ns (grouped into LUT with out node sel_tmp_mid5)
.preheader79.loopexit:22  %sel_tmp_mid3 = select i1 %exitcond_flatten, i1 %sel_tmp_mid, i1 %sel_tmp

ST_18: sel_tmp2_mid [1/1] 1.36ns
.preheader79.loopexit:23  %sel_tmp2_mid = icmp eq i2 %tmp_21, 1

ST_18: sel_tmp2_mid3 [1/1] 0.00ns (grouped into LUT with out node sel_tmp2_mid5)
.preheader79.loopexit:24  %sel_tmp2_mid3 = select i1 %exitcond_flatten, i1 %sel_tmp2_mid, i1 %sel_tmp2

ST_18: tmp_24 [1/1] 0.00ns
.preheader79.loopexit:46  %tmp_24 = trunc i5 %arrayNo2_mid to i3

ST_18: arrayNo2_cast_mid5 [1/1] 1.37ns (out node of the LUT)
.preheader79.loopexit:47  %arrayNo2_cast_mid5 = select i1 %exitcond_flatten_mid, i3 %tmp_24, i3 %arrayNo2_cast_mid3

ST_18: sel_tmp_mid4 [1/1] 1.62ns
.preheader79.loopexit:52  %sel_tmp_mid4 = icmp eq i3 %tmp_24, 0

ST_18: sel_tmp_mid5 [1/1] 1.37ns (out node of the LUT)
.preheader79.loopexit:53  %sel_tmp_mid5 = select i1 %exitcond_flatten_mid, i1 %sel_tmp_mid4, i1 %sel_tmp_mid3

ST_18: sel_tmp2_mid4 [1/1] 1.62ns
.preheader79.loopexit:54  %sel_tmp2_mid4 = icmp eq i3 %tmp_24, 1

ST_18: sel_tmp2_mid5 [1/1] 1.37ns (out node of the LUT)
.preheader79.loopexit:55  %sel_tmp2_mid5 = select i1 %exitcond_flatten_mid, i1 %sel_tmp2_mid4, i1 %sel_tmp2_mid3

ST_18: arrayNo2_mid1 [3/16] 3.59ns
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

ST_18: arrayNo4 [3/14] 3.45ns
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

ST_18: newIndex8 [1/1] 0.00ns
.preheader79.loopexit:111  %newIndex8 = sext i9 %tmp_30 to i10

ST_18: newIndex9 [1/1] 0.00ns
.preheader79.loopexit:112  %newIndex9 = zext i10 %newIndex8 to i64

ST_18: input_V_addr [1/1] 0.00ns
.preheader79.loopexit:113  %input_V_addr = getelementptr [160 x i14]* %input_V, i64 0, i64 %newIndex9

ST_18: input_V_load [2/2] 2.71ns
.preheader79.loopexit:114  %input_V_load = load i14* %input_V_addr, align 2

ST_18: input_V1_addr [1/1] 0.00ns
.preheader79.loopexit:115  %input_V1_addr = getelementptr [160 x i14]* %input_V1, i64 0, i64 %newIndex9

ST_18: input_V1_load [2/2] 2.71ns
.preheader79.loopexit:116  %input_V1_load = load i14* %input_V1_addr, align 2

ST_18: input_V2_addr [1/1] 0.00ns
.preheader79.loopexit:117  %input_V2_addr = getelementptr [160 x i14]* %input_V2, i64 0, i64 %newIndex9

ST_18: input_V2_load [2/2] 2.71ns
.preheader79.loopexit:118  %input_V2_load = load i14* %input_V2_addr, align 2

ST_18: input_V3_addr [1/1] 0.00ns
.preheader79.loopexit:119  %input_V3_addr = getelementptr [160 x i14]* %input_V3, i64 0, i64 %newIndex9

ST_18: input_V3_load [2/2] 2.71ns
.preheader79.loopexit:120  %input_V3_load = load i14* %input_V3_addr, align 2

ST_18: input_V4_addr [1/1] 0.00ns
.preheader79.loopexit:121  %input_V4_addr = getelementptr [160 x i14]* %input_V4, i64 0, i64 %newIndex9

ST_18: input_V4_load [2/2] 2.71ns
.preheader79.loopexit:122  %input_V4_load = load i14* %input_V4_addr, align 2

ST_18: arrayNo5 [1/14] 3.45ns
.preheader79.loopexit:142  %arrayNo5 = urem i10 %i_index_0_1, 5

ST_18: arrayNo5_cast [1/1] 0.00ns
.preheader79.loopexit:143  %arrayNo5_cast = zext i10 %arrayNo5 to i32

ST_18: tmp_11 [1/1] 1.94ns
.preheader79.loopexit:159  %tmp_11 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_V_load_1, i14 %input_V1_load_1, i14 %input_V2_load_1, i14 %input_V3_load_1, i14 %input_V4_load_1, i32 %arrayNo5_cast)

ST_18: arrayNo6 [1/14] 3.45ns
.preheader79.loopexit:170  %arrayNo6 = urem i10 %i_index_0_2, 5

ST_18: arrayNo6_cast [1/1] 0.00ns
.preheader79.loopexit:171  %arrayNo6_cast = zext i10 %arrayNo6 to i32

ST_18: tmp_12 [1/1] 1.94ns
.preheader79.loopexit:187  %tmp_12 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_V_load_2, i14 %input_V1_load_2, i14 %input_V2_load_2, i14 %input_V3_load_2, i14 %input_V4_load_2, i32 %arrayNo6_cast)

ST_18: arrayNo7 [2/14] 3.45ns
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

ST_18: input_V_load_3 [1/2] 2.71ns
.preheader79.loopexit:205  %input_V_load_3 = load i14* %input_V_addr_3, align 2

ST_18: input_V1_load_3 [1/2] 2.71ns
.preheader79.loopexit:207  %input_V1_load_3 = load i14* %input_V1_addr_3, align 2

ST_18: input_V2_load_3 [1/2] 2.71ns
.preheader79.loopexit:209  %input_V2_load_3 = load i14* %input_V2_addr_3, align 2

ST_18: input_V3_load_3 [1/2] 2.71ns
.preheader79.loopexit:211  %input_V3_load_3 = load i14* %input_V3_addr_3, align 2

ST_18: input_V4_load_3 [1/2] 2.71ns
.preheader79.loopexit:213  %input_V4_load_3 = load i14* %input_V4_addr_3, align 2

ST_18: arrayNo8 [2/14] 3.45ns
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

ST_18: input_V_load_4 [1/2] 2.71ns
.preheader79.loopexit:232  %input_V_load_4 = load i14* %input_V_addr_4, align 2

ST_18: input_V1_load_4 [1/2] 2.71ns
.preheader79.loopexit:234  %input_V1_load_4 = load i14* %input_V1_addr_4, align 2

ST_18: input_V2_load_4 [1/2] 2.71ns
.preheader79.loopexit:236  %input_V2_load_4 = load i14* %input_V2_addr_4, align 2

ST_18: input_V3_load_4 [1/2] 2.71ns
.preheader79.loopexit:238  %input_V3_load_4 = load i14* %input_V3_addr_4, align 2

ST_18: input_V4_load_4 [1/2] 2.71ns
.preheader79.loopexit:240  %input_V4_load_4 = load i14* %input_V4_addr_4, align 2

ST_18: arrayNo9 [3/14] 3.45ns
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

ST_18: w_conv2_load_5 [1/2] 2.39ns
.preheader79.loopexit:271  %w_conv2_load_5 = load i12* %w_conv2_addr_5, align 2

ST_18: w_index_2 [1/1] 1.96ns
.preheader79.loopexit:276  %w_index_2 = add i15 2, %tmp_5

ST_18: tmp_28_2 [1/1] 0.00ns
.preheader79.loopexit:277  %tmp_28_2 = zext i15 %w_index_2 to i64

ST_18: arrayNo1 [3/14] 3.45ns
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

ST_18: w_conv2_addr_6 [1/1] 0.00ns
.preheader79.loopexit:297  %w_conv2_addr_6 = getelementptr [18432 x i12]* @w_conv2, i64 0, i64 %tmp_28_2

ST_18: w_conv2_load_6 [2/2] 2.39ns
.preheader79.loopexit:298  %w_conv2_load_6 = load i12* %w_conv2_addr_6, align 2

ST_18: w_index_2_1 [1/1] 1.96ns
.preheader79.loopexit:303  %w_index_2_1 = add i15 5, %tmp_5

ST_18: tmp_28_2_1 [1/1] 0.00ns
.preheader79.loopexit:304  %tmp_28_2_1 = zext i15 %w_index_2_1 to i64

ST_18: arrayNo10 [4/14] 3.45ns
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

ST_18: w_conv2_addr_7 [1/1] 0.00ns
.preheader79.loopexit:324  %w_conv2_addr_7 = getelementptr [18432 x i12]* @w_conv2, i64 0, i64 %tmp_28_2_1

ST_18: w_conv2_load_7 [2/2] 2.39ns
.preheader79.loopexit:325  %w_conv2_load_7 = load i12* %w_conv2_addr_7, align 2

ST_18: arrayNo [2/14] 3.45ns
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5

ST_18: newIndex [1/1] 0.00ns
.preheader79.loopexit:337  %newIndex = sext i9 %tmp_38 to i10

ST_18: newIndex7 [1/1] 0.00ns
.preheader79.loopexit:338  %newIndex7 = zext i10 %newIndex to i64

ST_18: input_V_addr_8 [1/1] 0.00ns
.preheader79.loopexit:339  %input_V_addr_8 = getelementptr [160 x i14]* %input_V, i64 0, i64 %newIndex7

ST_18: input_V_load_8 [2/2] 2.71ns
.preheader79.loopexit:340  %input_V_load_8 = load i14* %input_V_addr_8, align 2

ST_18: input_V1_addr_8 [1/1] 0.00ns
.preheader79.loopexit:341  %input_V1_addr_8 = getelementptr [160 x i14]* %input_V1, i64 0, i64 %newIndex7

ST_18: input_V1_load_8 [2/2] 2.71ns
.preheader79.loopexit:342  %input_V1_load_8 = load i14* %input_V1_addr_8, align 2

ST_18: input_V2_addr_8 [1/1] 0.00ns
.preheader79.loopexit:343  %input_V2_addr_8 = getelementptr [160 x i14]* %input_V2, i64 0, i64 %newIndex7

ST_18: input_V2_load_8 [2/2] 2.71ns
.preheader79.loopexit:344  %input_V2_load_8 = load i14* %input_V2_addr_8, align 2

ST_18: input_V3_addr_8 [1/1] 0.00ns
.preheader79.loopexit:345  %input_V3_addr_8 = getelementptr [160 x i14]* %input_V3, i64 0, i64 %newIndex7

ST_18: input_V3_load_8 [2/2] 2.71ns
.preheader79.loopexit:346  %input_V3_load_8 = load i14* %input_V3_addr_8, align 2

ST_18: input_V4_addr_8 [1/1] 0.00ns
.preheader79.loopexit:347  %input_V4_addr_8 = getelementptr [160 x i14]* %input_V4, i64 0, i64 %newIndex7

ST_18: input_V4_load_8 [2/2] 2.71ns
.preheader79.loopexit:348  %input_V4_load_8 = load i14* %input_V4_addr_8, align 2

ST_18: w_conv2_load_8 [1/2] 2.39ns
.preheader79.loopexit:352  %w_conv2_load_8 = load i12* %w_conv2_addr_8, align 2


 <State 19>: 6.38ns
ST_19: zext1_cast [1/1] 0.00ns
.preheader79.preheader:25  %zext1_cast = zext i12 %o_index to i26

ST_19: mul1 [1/1] 6.38ns
.preheader79.preheader:26  %mul1 = mul i26 5462, %zext1_cast

ST_19: newIndex3 [1/1] 0.00ns
.preheader79.preheader:27  %newIndex3 = call i12 @_ssdm_op_PartSelect.i12.i26.i32.i32(i26 %mul1, i32 14, i32 25)

ST_19: tmp10_cast_cast_mid1 [1/1] 0.00ns
.preheader79.loopexit:41  %tmp10_cast_cast_mid1 = sext i5 %tmp2_mid1 to i12

ST_19: zext2_cast [1/1] 0.00ns
.preheader79.loopexit:48  %zext2_cast = zext i12 %tmp10_cast_cast_mid1 to i26

ST_19: mul2 [1/1] 6.38ns
.preheader79.loopexit:49  %mul2 = mul i26 5462, %zext2_cast

ST_19: arrayNo2_mid1 [2/16] 3.59ns
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

ST_19: tmp_7 [1/1] 0.00ns
.preheader79.loopexit:105  %tmp_7 = zext i15 %tmp_5 to i64

ST_19: arrayNo4 [2/14] 3.45ns
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

ST_19: input_V_load [1/2] 2.71ns
.preheader79.loopexit:114  %input_V_load = load i14* %input_V_addr, align 2

ST_19: input_V1_load [1/2] 2.71ns
.preheader79.loopexit:116  %input_V1_load = load i14* %input_V1_addr, align 2

ST_19: input_V2_load [1/2] 2.71ns
.preheader79.loopexit:118  %input_V2_load = load i14* %input_V2_addr, align 2

ST_19: input_V3_load [1/2] 2.71ns
.preheader79.loopexit:120  %input_V3_load = load i14* %input_V3_addr, align 2

ST_19: input_V4_load [1/2] 2.71ns
.preheader79.loopexit:122  %input_V4_load = load i14* %input_V4_addr, align 2

ST_19: w_conv2_addr [1/1] 0.00ns
.preheader79.loopexit:125  %w_conv2_addr = getelementptr [18432 x i12]* @w_conv2, i64 0, i64 %tmp_7

ST_19: w_conv2_load [2/2] 2.39ns
.preheader79.loopexit:126  %w_conv2_load = load i12* %w_conv2_addr, align 2

ST_19: OP1_V_0_1_cast [1/1] 0.00ns
.preheader79.loopexit:160  %OP1_V_0_1_cast = sext i14 %tmp_11 to i26

ST_19: OP2_V_0_1_cast [1/1] 0.00ns
.preheader79.loopexit:163  %OP2_V_0_1_cast = sext i12 %w_conv2_load_1 to i26

ST_19: p_Val2_3_0_1 [1/1] 6.38ns
.preheader79.loopexit:164  %p_Val2_3_0_1 = mul i26 %OP1_V_0_1_cast, %OP2_V_0_1_cast

ST_19: p_Val2_5_0_1 [1/1] 0.00ns
.preheader79.loopexit:165  %p_Val2_5_0_1 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_0_1, i32 12, i32 25)

ST_19: OP1_V_0_2_cast [1/1] 0.00ns
.preheader79.loopexit:188  %OP1_V_0_2_cast = sext i14 %tmp_12 to i26

ST_19: OP2_V_0_2_cast [1/1] 0.00ns
.preheader79.loopexit:191  %OP2_V_0_2_cast = sext i12 %w_conv2_load_2 to i26

ST_19: p_Val2_3_0_2 [1/1] 6.38ns
.preheader79.loopexit:192  %p_Val2_3_0_2 = mul i26 %OP1_V_0_2_cast, %OP2_V_0_2_cast

ST_19: p_Val2_5_0_2 [1/1] 0.00ns
.preheader79.loopexit:193  %p_Val2_5_0_2 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_0_2, i32 12, i32 25)

ST_19: arrayNo7 [1/14] 3.45ns
.preheader79.loopexit:197  %arrayNo7 = urem i10 %i_index_1, 5

ST_19: arrayNo7_cast [1/1] 0.00ns
.preheader79.loopexit:198  %arrayNo7_cast = zext i10 %arrayNo7 to i32

ST_19: tmp_13 [1/1] 1.94ns
.preheader79.loopexit:214  %tmp_13 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_V_load_3, i14 %input_V1_load_3, i14 %input_V2_load_3, i14 %input_V3_load_3, i14 %input_V4_load_3, i32 %arrayNo7_cast)

ST_19: arrayNo8 [1/14] 3.45ns
.preheader79.loopexit:224  %arrayNo8 = urem i10 %i_index_1_1, 5

ST_19: arrayNo8_cast [1/1] 0.00ns
.preheader79.loopexit:225  %arrayNo8_cast = zext i10 %arrayNo8 to i32

ST_19: tmp_14 [1/1] 1.94ns
.preheader79.loopexit:241  %tmp_14 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_V_load_4, i14 %input_V1_load_4, i14 %input_V2_load_4, i14 %input_V3_load_4, i14 %input_V4_load_4, i32 %arrayNo8_cast)

ST_19: arrayNo9 [2/14] 3.45ns
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

ST_19: newIndex17 [1/1] 0.00ns
.preheader79.loopexit:256  %newIndex17 = sext i9 %tmp_35 to i10

ST_19: newIndex18 [1/1] 0.00ns
.preheader79.loopexit:257  %newIndex18 = zext i10 %newIndex17 to i64

ST_19: input_V_addr_5 [1/1] 0.00ns
.preheader79.loopexit:258  %input_V_addr_5 = getelementptr [160 x i14]* %input_V, i64 0, i64 %newIndex18

ST_19: input_V_load_5 [2/2] 2.71ns
.preheader79.loopexit:259  %input_V_load_5 = load i14* %input_V_addr_5, align 2

ST_19: input_V1_addr_5 [1/1] 0.00ns
.preheader79.loopexit:260  %input_V1_addr_5 = getelementptr [160 x i14]* %input_V1, i64 0, i64 %newIndex18

ST_19: input_V1_load_5 [2/2] 2.71ns
.preheader79.loopexit:261  %input_V1_load_5 = load i14* %input_V1_addr_5, align 2

ST_19: input_V2_addr_5 [1/1] 0.00ns
.preheader79.loopexit:262  %input_V2_addr_5 = getelementptr [160 x i14]* %input_V2, i64 0, i64 %newIndex18

ST_19: input_V2_load_5 [2/2] 2.71ns
.preheader79.loopexit:263  %input_V2_load_5 = load i14* %input_V2_addr_5, align 2

ST_19: input_V3_addr_5 [1/1] 0.00ns
.preheader79.loopexit:264  %input_V3_addr_5 = getelementptr [160 x i14]* %input_V3, i64 0, i64 %newIndex18

ST_19: input_V3_load_5 [2/2] 2.71ns
.preheader79.loopexit:265  %input_V3_load_5 = load i14* %input_V3_addr_5, align 2

ST_19: input_V4_addr_5 [1/1] 0.00ns
.preheader79.loopexit:266  %input_V4_addr_5 = getelementptr [160 x i14]* %input_V4, i64 0, i64 %newIndex18

ST_19: input_V4_load_5 [2/2] 2.71ns
.preheader79.loopexit:267  %input_V4_load_5 = load i14* %input_V4_addr_5, align 2

ST_19: arrayNo1 [2/14] 3.45ns
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

ST_19: newIndex19 [1/1] 0.00ns
.preheader79.loopexit:283  %newIndex19 = sext i9 %tmp_36 to i10

ST_19: newIndex20 [1/1] 0.00ns
.preheader79.loopexit:284  %newIndex20 = zext i10 %newIndex19 to i64

ST_19: input_V_addr_6 [1/1] 0.00ns
.preheader79.loopexit:285  %input_V_addr_6 = getelementptr [160 x i14]* %input_V, i64 0, i64 %newIndex20

ST_19: input_V_load_6 [2/2] 2.71ns
.preheader79.loopexit:286  %input_V_load_6 = load i14* %input_V_addr_6, align 2

ST_19: input_V1_addr_6 [1/1] 0.00ns
.preheader79.loopexit:287  %input_V1_addr_6 = getelementptr [160 x i14]* %input_V1, i64 0, i64 %newIndex20

ST_19: input_V1_load_6 [2/2] 2.71ns
.preheader79.loopexit:288  %input_V1_load_6 = load i14* %input_V1_addr_6, align 2

ST_19: input_V2_addr_6 [1/1] 0.00ns
.preheader79.loopexit:289  %input_V2_addr_6 = getelementptr [160 x i14]* %input_V2, i64 0, i64 %newIndex20

ST_19: input_V2_load_6 [2/2] 2.71ns
.preheader79.loopexit:290  %input_V2_load_6 = load i14* %input_V2_addr_6, align 2

ST_19: input_V3_addr_6 [1/1] 0.00ns
.preheader79.loopexit:291  %input_V3_addr_6 = getelementptr [160 x i14]* %input_V3, i64 0, i64 %newIndex20

ST_19: input_V3_load_6 [2/2] 2.71ns
.preheader79.loopexit:292  %input_V3_load_6 = load i14* %input_V3_addr_6, align 2

ST_19: input_V4_addr_6 [1/1] 0.00ns
.preheader79.loopexit:293  %input_V4_addr_6 = getelementptr [160 x i14]* %input_V4, i64 0, i64 %newIndex20

ST_19: input_V4_load_6 [2/2] 2.71ns
.preheader79.loopexit:294  %input_V4_load_6 = load i14* %input_V4_addr_6, align 2

ST_19: w_conv2_load_6 [1/2] 2.39ns
.preheader79.loopexit:298  %w_conv2_load_6 = load i12* %w_conv2_addr_6, align 2

ST_19: arrayNo10 [3/14] 3.45ns
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

ST_19: w_conv2_load_7 [1/2] 2.39ns
.preheader79.loopexit:325  %w_conv2_load_7 = load i12* %w_conv2_addr_7, align 2

ST_19: arrayNo [1/14] 3.45ns
.preheader79.loopexit:332  %arrayNo = urem i10 %i_index_2_2, 5

ST_19: arrayNo_cast [1/1] 0.00ns
.preheader79.loopexit:333  %arrayNo_cast = zext i10 %arrayNo to i32

ST_19: input_V_load_8 [1/2] 2.71ns
.preheader79.loopexit:340  %input_V_load_8 = load i14* %input_V_addr_8, align 2

ST_19: input_V1_load_8 [1/2] 2.71ns
.preheader79.loopexit:342  %input_V1_load_8 = load i14* %input_V1_addr_8, align 2

ST_19: input_V2_load_8 [1/2] 2.71ns
.preheader79.loopexit:344  %input_V2_load_8 = load i14* %input_V2_addr_8, align 2

ST_19: input_V3_load_8 [1/2] 2.71ns
.preheader79.loopexit:346  %input_V3_load_8 = load i14* %input_V3_addr_8, align 2

ST_19: input_V4_load_8 [1/2] 2.71ns
.preheader79.loopexit:348  %input_V4_load_8 = load i14* %input_V4_addr_8, align 2

ST_19: tmp_18 [1/1] 1.94ns
.preheader79.loopexit:349  %tmp_18 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_V_load_8, i14 %input_V1_load_8, i14 %input_V2_load_8, i14 %input_V3_load_8, i14 %input_V4_load_8, i32 %arrayNo_cast)


 <State 20>: 6.58ns
ST_20: newIndex3_mid_cast [1/1] 0.00ns (grouped into LUT with out node newIndex4_mid240_v)
.preheader79.loopexit:19  %newIndex3_mid_cast = select i1 %tmp_19, i12 0, i12 1

ST_20: newIndex4_mid2102_v [1/1] 0.00ns (grouped into LUT with out node newIndex4_mid240_v)
.preheader79.loopexit:20  %newIndex4_mid2102_v = select i1 %exitcond_flatten, i12 %newIndex3_mid_cast, i12 %newIndex3

ST_20: newIndex3_mid2 [1/1] 0.00ns (grouped into LUT with out node newIndex4_mid240_v)
.preheader79.loopexit:50  %newIndex3_mid2 = call i12 @_ssdm_op_PartSelect.i12.i26.i32.i32(i26 %mul2, i32 14, i32 25)

ST_20: newIndex4_mid240_v [1/1] 1.37ns (out node of the LUT)
.preheader79.loopexit:51  %newIndex4_mid240_v = select i1 %exitcond_flatten_mid, i12 %newIndex3_mid2, i12 %newIndex4_mid2102_v

ST_20: arrayNo2_mid1 [1/16] 3.59ns
.preheader79.loopexit:73  %arrayNo2_mid1 = urem i12 %o_index_mid1, 3

ST_20: tmp_28 [1/1] 0.00ns
.preheader79.loopexit:74  %tmp_28 = trunc i12 %arrayNo2_mid1 to i3

ST_20: arrayNo2_cast_mid2 [1/1] 1.37ns (out node of the LUT)
.preheader79.loopexit:75  %arrayNo2_cast_mid2 = select i1 %exitcond9_mid1, i3 %tmp_28, i3 %arrayNo2_cast_mid5

ST_20: sel_tmp_mid1 [1/1] 1.62ns
.preheader79.loopexit:81  %sel_tmp_mid1 = icmp eq i3 %tmp_28, 0

ST_20: sel_tmp2_mid1 [1/1] 1.62ns
.preheader79.loopexit:83  %sel_tmp2_mid1 = icmp eq i3 %tmp_28, 1

ST_20: arrayNo4 [1/14] 3.45ns
.preheader79.loopexit:106  %arrayNo4 = urem i10 %i_index, 5

ST_20: arrayNo4_cast [1/1] 0.00ns
.preheader79.loopexit:107  %arrayNo4_cast = zext i10 %arrayNo4 to i32

ST_20: tmp_9 [1/1] 1.94ns
.preheader79.loopexit:123  %tmp_9 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_V_load, i14 %input_V1_load, i14 %input_V2_load, i14 %input_V3_load, i14 %input_V4_load, i32 %arrayNo4_cast)

ST_20: w_conv2_load [1/2] 2.39ns
.preheader79.loopexit:126  %w_conv2_load = load i12* %w_conv2_addr, align 2

ST_20: arrayNo9 [1/14] 3.45ns
.preheader79.loopexit:251  %arrayNo9 = urem i10 %i_index_1_2, 5

ST_20: arrayNo9_cast [1/1] 0.00ns
.preheader79.loopexit:252  %arrayNo9_cast = zext i10 %arrayNo9 to i32

ST_20: input_V_load_5 [1/2] 2.71ns
.preheader79.loopexit:259  %input_V_load_5 = load i14* %input_V_addr_5, align 2

ST_20: input_V1_load_5 [1/2] 2.71ns
.preheader79.loopexit:261  %input_V1_load_5 = load i14* %input_V1_addr_5, align 2

ST_20: input_V2_load_5 [1/2] 2.71ns
.preheader79.loopexit:263  %input_V2_load_5 = load i14* %input_V2_addr_5, align 2

ST_20: input_V3_load_5 [1/2] 2.71ns
.preheader79.loopexit:265  %input_V3_load_5 = load i14* %input_V3_addr_5, align 2

ST_20: input_V4_load_5 [1/2] 2.71ns
.preheader79.loopexit:267  %input_V4_load_5 = load i14* %input_V4_addr_5, align 2

ST_20: tmp_15 [1/1] 1.94ns
.preheader79.loopexit:268  %tmp_15 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_V_load_5, i14 %input_V1_load_5, i14 %input_V2_load_5, i14 %input_V3_load_5, i14 %input_V4_load_5, i32 %arrayNo9_cast)

ST_20: arrayNo1 [1/14] 3.45ns
.preheader79.loopexit:278  %arrayNo1 = urem i10 %i_index_2, 5

ST_20: arrayNo10_cast [1/1] 0.00ns
.preheader79.loopexit:279  %arrayNo10_cast = zext i10 %arrayNo1 to i32

ST_20: input_V_load_6 [1/2] 2.71ns
.preheader79.loopexit:286  %input_V_load_6 = load i14* %input_V_addr_6, align 2

ST_20: input_V1_load_6 [1/2] 2.71ns
.preheader79.loopexit:288  %input_V1_load_6 = load i14* %input_V1_addr_6, align 2

ST_20: input_V2_load_6 [1/2] 2.71ns
.preheader79.loopexit:290  %input_V2_load_6 = load i14* %input_V2_addr_6, align 2

ST_20: input_V3_load_6 [1/2] 2.71ns
.preheader79.loopexit:292  %input_V3_load_6 = load i14* %input_V3_addr_6, align 2

ST_20: input_V4_load_6 [1/2] 2.71ns
.preheader79.loopexit:294  %input_V4_load_6 = load i14* %input_V4_addr_6, align 2

ST_20: tmp_16 [1/1] 1.94ns
.preheader79.loopexit:295  %tmp_16 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_V_load_6, i14 %input_V1_load_6, i14 %input_V2_load_6, i14 %input_V3_load_6, i14 %input_V4_load_6, i32 %arrayNo10_cast)

ST_20: arrayNo10 [2/14] 3.45ns
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

ST_20: newIndex13 [1/1] 0.00ns
.preheader79.loopexit:310  %newIndex13 = sext i9 %tmp_37 to i10

ST_20: newIndex21 [1/1] 0.00ns
.preheader79.loopexit:311  %newIndex21 = zext i10 %newIndex13 to i64

ST_20: input_V_addr_7 [1/1] 0.00ns
.preheader79.loopexit:312  %input_V_addr_7 = getelementptr [160 x i14]* %input_V, i64 0, i64 %newIndex21

ST_20: input_V_load_7 [2/2] 2.71ns
.preheader79.loopexit:313  %input_V_load_7 = load i14* %input_V_addr_7, align 2

ST_20: input_V1_addr_7 [1/1] 0.00ns
.preheader79.loopexit:314  %input_V1_addr_7 = getelementptr [160 x i14]* %input_V1, i64 0, i64 %newIndex21

ST_20: input_V1_load_7 [2/2] 2.71ns
.preheader79.loopexit:315  %input_V1_load_7 = load i14* %input_V1_addr_7, align 2

ST_20: input_V2_addr_7 [1/1] 0.00ns
.preheader79.loopexit:316  %input_V2_addr_7 = getelementptr [160 x i14]* %input_V2, i64 0, i64 %newIndex21

ST_20: input_V2_load_7 [2/2] 2.71ns
.preheader79.loopexit:317  %input_V2_load_7 = load i14* %input_V2_addr_7, align 2

ST_20: input_V3_addr_7 [1/1] 0.00ns
.preheader79.loopexit:318  %input_V3_addr_7 = getelementptr [160 x i14]* %input_V3, i64 0, i64 %newIndex21

ST_20: input_V3_load_7 [2/2] 2.71ns
.preheader79.loopexit:319  %input_V3_load_7 = load i14* %input_V3_addr_7, align 2

ST_20: input_V4_addr_7 [1/1] 0.00ns
.preheader79.loopexit:320  %input_V4_addr_7 = getelementptr [160 x i14]* %input_V4, i64 0, i64 %newIndex21

ST_20: input_V4_load_7 [2/2] 2.71ns
.preheader79.loopexit:321  %input_V4_load_7 = load i14* %input_V4_addr_7, align 2

ST_20: stg_621 [1/1] 1.62ns
.preheader79.loopexit:365  switch i3 %arrayNo2_cast_mid2, label %branch32 [
    i3 0, label %branch30
    i3 1, label %branch31
  ]


 <State 21>: 6.38ns
ST_21: zext3_cast [1/1] 0.00ns
.preheader79.loopexit:76  %zext3_cast = zext i12 %o_index_mid1 to i26

ST_21: mul3 [1/1] 6.38ns
.preheader79.loopexit:77  %mul3 = mul i26 5462, %zext3_cast

ST_21: arrayNo10 [1/14] 3.45ns
.preheader79.loopexit:305  %arrayNo10 = urem i10 %i_index_2_1, 5

ST_21: arrayNo11_cast [1/1] 0.00ns
.preheader79.loopexit:306  %arrayNo11_cast = zext i10 %arrayNo10 to i32

ST_21: input_V_load_7 [1/2] 2.71ns
.preheader79.loopexit:313  %input_V_load_7 = load i14* %input_V_addr_7, align 2

ST_21: input_V1_load_7 [1/2] 2.71ns
.preheader79.loopexit:315  %input_V1_load_7 = load i14* %input_V1_addr_7, align 2

ST_21: input_V2_load_7 [1/2] 2.71ns
.preheader79.loopexit:317  %input_V2_load_7 = load i14* %input_V2_addr_7, align 2

ST_21: input_V3_load_7 [1/2] 2.71ns
.preheader79.loopexit:319  %input_V3_load_7 = load i14* %input_V3_addr_7, align 2

ST_21: input_V4_load_7 [1/2] 2.71ns
.preheader79.loopexit:321  %input_V4_load_7 = load i14* %input_V4_addr_7, align 2

ST_21: tmp_17 [1/1] 1.94ns
.preheader79.loopexit:322  %tmp_17 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_V_load_7, i14 %input_V1_load_7, i14 %input_V2_load_7, i14 %input_V3_load_7, i14 %input_V4_load_7, i32 %arrayNo11_cast)


 <State 22>: 6.38ns
ST_22: newIndex3_mid1 [1/1] 0.00ns (grouped into LUT with out node newIndex4_mid2_v)
.preheader79.loopexit:78  %newIndex3_mid1 = call i12 @_ssdm_op_PartSelect.i12.i26.i32.i32(i26 %mul3, i32 14, i32 25)

ST_22: newIndex4_mid2_v [1/1] 1.37ns (out node of the LUT)
.preheader79.loopexit:79  %newIndex4_mid2_v = select i1 %exitcond9_mid1, i12 %newIndex3_mid1, i12 %newIndex4_mid240_v

ST_22: newIndex4_mid2 [1/1] 0.00ns
.preheader79.loopexit:80  %newIndex4_mid2 = zext i12 %newIndex4_mid2_v to i64

ST_22: OP1_V_cast [1/1] 0.00ns
.preheader79.loopexit:124  %OP1_V_cast = sext i14 %tmp_9 to i26

ST_22: OP2_V_cast [1/1] 0.00ns
.preheader79.loopexit:127  %OP2_V_cast = sext i12 %w_conv2_load to i26

ST_22: p_Val2_3 [1/1] 6.38ns
.preheader79.loopexit:128  %p_Val2_3 = mul i26 %OP1_V_cast, %OP2_V_cast

ST_22: output_V6_addr_1 [1/1] 0.00ns
.preheader79.loopexit:130  %output_V6_addr_1 = getelementptr [266 x i14]* %output_V6, i64 0, i64 %newIndex4_mid2

ST_22: output_V6_load_1 [2/2] 2.71ns
.preheader79.loopexit:131  %output_V6_load_1 = load i14* %output_V6_addr_1, align 2

ST_22: output_V_addr_1 [1/1] 0.00ns
.preheader79.loopexit:132  %output_V_addr_1 = getelementptr [267 x i14]* %output_V, i64 0, i64 %newIndex4_mid2

ST_22: output_V_load_1 [2/2] 2.71ns
.preheader79.loopexit:133  %output_V_load_1 = load i14* %output_V_addr_1, align 2

ST_22: output_V5_addr_1 [1/1] 0.00ns
.preheader79.loopexit:134  %output_V5_addr_1 = getelementptr [267 x i14]* %output_V5, i64 0, i64 %newIndex4_mid2

ST_22: output_V5_load_1 [2/2] 2.71ns
.preheader79.loopexit:135  %output_V5_load_1 = load i14* %output_V5_addr_1, align 2

ST_22: OP1_V_1_cast [1/1] 0.00ns
.preheader79.loopexit:215  %OP1_V_1_cast = sext i14 %tmp_13 to i26

ST_22: OP2_V_1_cast [1/1] 0.00ns
.preheader79.loopexit:218  %OP2_V_1_cast = sext i12 %w_conv2_load_3 to i26

ST_22: p_Val2_3_1 [1/1] 6.38ns
.preheader79.loopexit:219  %p_Val2_3_1 = mul i26 %OP1_V_1_cast, %OP2_V_1_cast

ST_22: p_Val2_5_1 [1/1] 0.00ns
.preheader79.loopexit:220  %p_Val2_5_1 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_1, i32 12, i32 25)

ST_22: OP1_V_1_1_cast [1/1] 0.00ns
.preheader79.loopexit:242  %OP1_V_1_1_cast = sext i14 %tmp_14 to i26

ST_22: OP2_V_1_1_cast [1/1] 0.00ns
.preheader79.loopexit:245  %OP2_V_1_1_cast = sext i12 %w_conv2_load_4 to i26

ST_22: p_Val2_3_1_1 [1/1] 6.38ns
.preheader79.loopexit:246  %p_Val2_3_1_1 = mul i26 %OP1_V_1_1_cast, %OP2_V_1_1_cast

ST_22: p_Val2_5_1_1 [1/1] 0.00ns
.preheader79.loopexit:247  %p_Val2_5_1_1 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_1_1, i32 12, i32 25)

ST_22: OP1_V_1_2_cast [1/1] 0.00ns
.preheader79.loopexit:269  %OP1_V_1_2_cast = sext i14 %tmp_15 to i26

ST_22: OP2_V_1_2_cast [1/1] 0.00ns
.preheader79.loopexit:272  %OP2_V_1_2_cast = sext i12 %w_conv2_load_5 to i26

ST_22: p_Val2_3_1_2 [1/1] 6.38ns
.preheader79.loopexit:273  %p_Val2_3_1_2 = mul i26 %OP1_V_1_2_cast, %OP2_V_1_2_cast

ST_22: p_Val2_5_1_2 [1/1] 0.00ns
.preheader79.loopexit:274  %p_Val2_5_1_2 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_1_2, i32 12, i32 25)

ST_22: OP1_V_2_2_cast [1/1] 0.00ns
.preheader79.loopexit:350  %OP1_V_2_2_cast = sext i14 %tmp_18 to i26

ST_22: OP2_V_2_2_cast [1/1] 0.00ns
.preheader79.loopexit:353  %OP2_V_2_2_cast = sext i12 %w_conv2_load_8 to i26

ST_22: p_Val2_3_2_2 [1/1] 6.38ns
.preheader79.loopexit:354  %p_Val2_3_2_2 = mul i26 %OP1_V_2_2_cast, %OP2_V_2_2_cast

ST_22: p_Val2_5_2_2 [1/1] 0.00ns
.preheader79.loopexit:355  %p_Val2_5_2_2 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_2_2, i32 12, i32 25)


 <State 23>: 6.38ns
ST_23: sel_tmp_mid2 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
.preheader79.loopexit:82  %sel_tmp_mid2 = select i1 %exitcond9_mid1, i1 %sel_tmp_mid1, i1 %sel_tmp_mid5

ST_23: sel_tmp2_mid2 [1/1] 0.00ns (grouped into LUT with out node tmp23)
.preheader79.loopexit:84  %sel_tmp2_mid2 = select i1 %exitcond9_mid1, i1 %sel_tmp2_mid1, i1 %sel_tmp2_mid5

ST_23: p_Val2_5 [1/1] 0.00ns (grouped into LUT with out node tmp23)
.preheader79.loopexit:129  %p_Val2_5 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3, i32 12, i32 25)

ST_23: output_V6_load_1 [1/2] 2.71ns
.preheader79.loopexit:131  %output_V6_load_1 = load i14* %output_V6_addr_1, align 2

ST_23: output_V_load_1 [1/2] 2.71ns
.preheader79.loopexit:133  %output_V_load_1 = load i14* %output_V_addr_1, align 2

ST_23: output_V5_load_1 [1/2] 2.71ns
.preheader79.loopexit:135  %output_V5_load_1 = load i14* %output_V5_addr_1, align 2

ST_23: sel_tmp1 [1/1] 1.37ns (out node of the LUT)
.preheader79.loopexit:136  %sel_tmp1 = select i1 %sel_tmp_mid2, i14 %output_V_load_1, i14 %output_V6_load_1

ST_23: p_Val2_4_0_0_phi [1/1] 0.00ns (grouped into LUT with out node tmp23)
.preheader79.loopexit:137  %p_Val2_4_0_0_phi = select i1 %sel_tmp2_mid2, i14 %output_V5_load_1, i14 %sel_tmp1

ST_23: OP1_V_2_cast [1/1] 0.00ns
.preheader79.loopexit:296  %OP1_V_2_cast = sext i14 %tmp_16 to i26

ST_23: OP2_V_2_cast [1/1] 0.00ns
.preheader79.loopexit:299  %OP2_V_2_cast = sext i12 %w_conv2_load_6 to i26

ST_23: p_Val2_3_2 [1/1] 6.38ns
.preheader79.loopexit:300  %p_Val2_3_2 = mul i26 %OP1_V_2_cast, %OP2_V_2_cast

ST_23: p_Val2_5_2 [1/1] 0.00ns
.preheader79.loopexit:301  %p_Val2_5_2 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_2, i32 12, i32 25)

ST_23: OP1_V_2_1_cast [1/1] 0.00ns
.preheader79.loopexit:323  %OP1_V_2_1_cast = sext i14 %tmp_17 to i26

ST_23: OP2_V_2_1_cast [1/1] 0.00ns
.preheader79.loopexit:326  %OP2_V_2_1_cast = sext i12 %w_conv2_load_7 to i26

ST_23: p_Val2_3_2_1 [1/1] 6.38ns
.preheader79.loopexit:327  %p_Val2_3_2_1 = mul i26 %OP1_V_2_1_cast, %OP2_V_2_1_cast

ST_23: p_Val2_5_2_1 [1/1] 0.00ns
.preheader79.loopexit:328  %p_Val2_5_2_1 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_2_1, i32 12, i32 25)

ST_23: tmp21 [1/1] 1.96ns
.preheader79.loopexit:357  %tmp21 = add i14 %p_Val2_5_1, %p_Val2_5_1_1

ST_23: tmp23 [1/1] 1.96ns (out node of the LUT)
.preheader79.loopexit:360  %tmp23 = add i14 %p_Val2_4_0_0_phi, %p_Val2_5

ST_23: tmp25 [1/1] 1.73ns
.preheader79.loopexit:361  %tmp25 = add i14 %p_Val2_5_2_2, %p_Val2_5_0_1

ST_23: tmp26 [1/1] 1.73ns
.preheader79.loopexit:362  %tmp26 = add i14 %p_Val2_5_0_2, %tmp25


 <State 24>: 8.13ns
ST_24: stg_680 [1/1] 0.00ns
.preheader79.loopexit:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @L_Ln_Lm_str)

ST_24: empty_23 [1/1] 0.00ns
.preheader79.loopexit:1  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18432, i64 18432, i64 18432)

ST_24: stg_682 [1/1] 0.00ns
.preheader79.loopexit:31  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @L_Ln_Lm_str)

ST_24: stg_683 [1/1] 0.00ns
.preheader79.loopexit:60  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @Ln_Lm_str)

ST_24: stg_684 [1/1] 0.00ns
.preheader79.loopexit:87  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str5) nounwind

ST_24: stg_685 [1/1] 0.00ns
.preheader79.loopexit:89  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

ST_24: tmp19 [1/1] 1.96ns
.preheader79.loopexit:356  %tmp19 = add i14 %p_Val2_5_2_1, %p_Val2_5_2

ST_24: tmp22 [1/1] 1.73ns
.preheader79.loopexit:358  %tmp22 = add i14 %p_Val2_5_1_2, %tmp21

ST_24: tmp20 [1/1] 1.73ns
.preheader79.loopexit:359  %tmp20 = add i14 %tmp19, %tmp22

ST_24: tmp24 [1/1] 1.73ns
.preheader79.loopexit:363  %tmp24 = add i14 %tmp23, %tmp26

ST_24: p_Val2_6_2_2 [1/1] 1.73ns
.preheader79.loopexit:364  %p_Val2_6_2_2 = add i14 %tmp20, %tmp24

ST_24: stg_691 [1/1] 2.71ns
branch31:0  store i14 %p_Val2_6_2_2, i14* %output_V5_addr_1, align 2

ST_24: stg_692 [1/1] 0.00ns
branch31:1  br label %ifBlock

ST_24: stg_693 [1/1] 2.71ns
branch30:0  store i14 %p_Val2_6_2_2, i14* %output_V_addr_1, align 2

ST_24: stg_694 [1/1] 0.00ns
branch30:1  br label %ifBlock

ST_24: stg_695 [1/1] 2.71ns
branch32:0  store i14 %p_Val2_6_2_2, i14* %output_V6_addr_1, align 2

ST_24: stg_696 [1/1] 0.00ns
branch32:1  br label %ifBlock


 <State 25>: 2.39ns
ST_25: n1 [1/1] 0.00ns
.preheader76:0  %n1 = phi i7 [ 0, %.preheader79.preheader ], [ %n_1, %.preheader75 ]

ST_25: empty_25 [1/1] 0.00ns
.preheader76:1  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_25: exitcond8 [1/1] 1.97ns
.preheader76:2  %exitcond8 = icmp eq i7 %n1, -64

ST_25: n_1 [1/1] 1.72ns
.preheader76:3  %n_1 = add i7 %n1, 1

ST_25: stg_701 [1/1] 0.00ns
.preheader76:4  br i1 %exitcond8, label %5, label %.preheader75.preheader

ST_25: tmp_8 [1/1] 0.00ns
.preheader75.preheader:3  %tmp_8 = zext i7 %n1 to i64

ST_25: b_conv2_addr [1/1] 0.00ns
.preheader75.preheader:4  %b_conv2_addr = getelementptr [64 x i9]* @b_conv2, i64 0, i64 %tmp_8

ST_25: p_Val2_1 [2/2] 2.39ns
.preheader75.preheader:5  %p_Val2_1 = load i9* %b_conv2_addr, align 2

ST_25: stg_705 [1/1] 0.00ns
:0  ret void


 <State 26>: 2.39ns
ST_26: tmp_39 [1/1] 0.00ns
.preheader75.preheader:0  %tmp_39 = trunc i7 %n1 to i6

ST_26: p_shl5 [1/1] 0.00ns
.preheader75.preheader:1  %p_shl5 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_39, i3 0)

ST_26: p_shl5_cast [1/1] 0.00ns
.preheader75.preheader:2  %p_shl5_cast = zext i9 %p_shl5 to i11

ST_26: p_Val2_1 [1/2] 2.39ns
.preheader75.preheader:5  %p_Val2_1 = load i9* %b_conv2_addr, align 2

ST_26: p_Val2_1_cast [1/1] 0.00ns
.preheader75.preheader:6  %p_Val2_1_cast = zext i9 %p_Val2_1 to i14

ST_26: stg_711 [1/1] 1.57ns
.preheader75.preheader:7  br label %.preheader75


 <State 27>: 1.72ns
ST_27: x2 [1/1] 0.00ns
.preheader75:0  %x2 = phi i2 [ 0, %.preheader75.preheader ], [ %x_2, %.preheader ]

ST_27: x2_cast [1/1] 0.00ns
.preheader75:1  %x2_cast = zext i2 %x2 to i7

ST_27: empty_26 [1/1] 0.00ns
.preheader75:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_27: exitcond7 [1/1] 1.36ns
.preheader75:3  %exitcond7 = icmp eq i2 %x2, -1

ST_27: x_2 [1/1] 0.80ns
.preheader75:4  %x_2 = add i2 %x2, 1

ST_27: stg_717 [1/1] 0.00ns
.preheader75:5  br i1 %exitcond7, label %.preheader76, label %.preheader.preheader

ST_27: tmp3 [1/1] 1.72ns
.preheader.preheader:0  %tmp3 = add i7 %n1, %x2_cast

ST_27: tmp29_cast_cast [1/1] 0.00ns
.preheader.preheader:1  %tmp29_cast_cast = zext i7 %tmp3 to i13

ST_27: stg_720 [1/1] 1.57ns
.preheader.preheader:2  br label %.preheader


 <State 28>: 4.48ns
ST_28: y3 [1/1] 0.00ns
.preheader:0  %y3 = phi i2 [ %y_2, %4 ], [ 0, %.preheader.preheader ]

ST_28: y3_cast [1/1] 0.00ns
.preheader:1  %y3_cast = zext i2 %y3 to i5

ST_28: exitcond [1/1] 1.36ns
.preheader:2  %exitcond = icmp eq i2 %y3, -1

ST_28: empty_27 [1/1] 0.00ns
.preheader:3  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_28: y_2 [1/1] 0.80ns
.preheader:4  %y_2 = add i2 %y3, 1

ST_28: stg_726 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %.preheader75, label %_ifconv4

ST_28: p_shl6 [1/1] 0.00ns
_ifconv4:0  %p_shl6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %y3, i2 0)

ST_28: p_shl6_cast [1/1] 0.00ns
_ifconv4:1  %p_shl6_cast = zext i4 %p_shl6 to i5

ST_28: tmp_3 [1/1] 0.80ns
_ifconv4:2  %tmp_3 = sub i5 %p_shl6_cast, %y3_cast

ST_28: tmp_3_cast [1/1] 0.00ns
_ifconv4:3  %tmp_3_cast = sext i5 %tmp_3 to i11

ST_28: tmp4 [1/1] 1.84ns
_ifconv4:4  %tmp4 = add i11 %tmp_3_cast, %p_shl5_cast

ST_28: tmp30_cast_cast [1/1] 0.00ns
_ifconv4:5  %tmp30_cast_cast = sext i11 %tmp4 to i13

ST_28: index [1/1] 1.84ns
_ifconv4:6  %index = add i13 %tmp29_cast_cast, %tmp30_cast_cast


 <State 29>: 4.45ns
ST_29: arrayNo3 [17/17] 4.45ns
_ifconv4:7  %arrayNo3 = urem i13 %index, 3


 <State 30>: 4.45ns
ST_30: arrayNo3 [16/17] 4.45ns
_ifconv4:7  %arrayNo3 = urem i13 %index, 3


 <State 31>: 4.45ns
ST_31: arrayNo3 [15/17] 4.45ns
_ifconv4:7  %arrayNo3 = urem i13 %index, 3


 <State 32>: 4.45ns
ST_32: arrayNo3 [14/17] 4.45ns
_ifconv4:7  %arrayNo3 = urem i13 %index, 3


 <State 33>: 4.45ns
ST_33: arrayNo3 [13/17] 4.45ns
_ifconv4:7  %arrayNo3 = urem i13 %index, 3


 <State 34>: 4.45ns
ST_34: arrayNo3 [12/17] 4.45ns
_ifconv4:7  %arrayNo3 = urem i13 %index, 3


 <State 35>: 4.45ns
ST_35: arrayNo3 [11/17] 4.45ns
_ifconv4:7  %arrayNo3 = urem i13 %index, 3


 <State 36>: 4.45ns
ST_36: arrayNo3 [10/17] 4.45ns
_ifconv4:7  %arrayNo3 = urem i13 %index, 3


 <State 37>: 4.45ns
ST_37: arrayNo3 [9/17] 4.45ns
_ifconv4:7  %arrayNo3 = urem i13 %index, 3


 <State 38>: 4.45ns
ST_38: arrayNo3 [8/17] 4.45ns
_ifconv4:7  %arrayNo3 = urem i13 %index, 3


 <State 39>: 4.45ns
ST_39: arrayNo3 [7/17] 4.45ns
_ifconv4:7  %arrayNo3 = urem i13 %index, 3


 <State 40>: 4.45ns
ST_40: arrayNo3 [6/17] 4.45ns
_ifconv4:7  %arrayNo3 = urem i13 %index, 3


 <State 41>: 4.45ns
ST_41: arrayNo3 [5/17] 4.45ns
_ifconv4:7  %arrayNo3 = urem i13 %index, 3


 <State 42>: 4.45ns
ST_42: arrayNo3 [4/17] 4.45ns
_ifconv4:7  %arrayNo3 = urem i13 %index, 3


 <State 43>: 6.38ns
ST_43: arrayNo3 [3/17] 4.45ns
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

ST_43: zext13_cast [1/1] 0.00ns
_ifconv4:9  %zext13_cast = zext i13 %index to i28

ST_43: mul12 [1/1] 6.38ns
_ifconv4:10  %mul12 = mul i28 10923, %zext13_cast

ST_43: newIndex5 [1/1] 0.00ns
_ifconv4:11  %newIndex5 = call i13 @_ssdm_op_PartSelect.i13.i28.i32.i32(i28 %mul12, i32 15, i32 27)


 <State 44>: 4.45ns
ST_44: arrayNo3 [2/17] 4.45ns
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

ST_44: newIndex6 [1/1] 0.00ns
_ifconv4:12  %newIndex6 = zext i13 %newIndex5 to i64

ST_44: output_V_addr_2 [1/1] 0.00ns
_ifconv4:13  %output_V_addr_2 = getelementptr [267 x i14]* %output_V, i64 0, i64 %newIndex6

ST_44: output_V5_addr_2 [1/1] 0.00ns
_ifconv4:14  %output_V5_addr_2 = getelementptr [267 x i14]* %output_V5, i64 0, i64 %newIndex6

ST_44: output_V6_addr_2 [1/1] 0.00ns
_ifconv4:15  %output_V6_addr_2 = getelementptr [266 x i14]* %output_V6, i64 0, i64 %newIndex6

ST_44: output_V6_load [2/2] 2.71ns
_ifconv4:16  %output_V6_load = load i14* %output_V6_addr_2, align 2

ST_44: output_V_load [2/2] 2.71ns
_ifconv4:17  %output_V_load = load i14* %output_V_addr_2, align 2

ST_44: output_V5_load [2/2] 2.71ns
_ifconv4:18  %output_V5_load = load i14* %output_V5_addr_2, align 2


 <State 45>: 8.03ns
ST_45: arrayNo3 [1/17] 4.45ns
_ifconv4:7  %arrayNo3 = urem i13 %index, 3

ST_45: tmp_41 [1/1] 0.00ns
_ifconv4:8  %tmp_41 = trunc i13 %arrayNo3 to i3

ST_45: output_V6_load [1/2] 2.71ns
_ifconv4:16  %output_V6_load = load i14* %output_V6_addr_2, align 2

ST_45: output_V_load [1/2] 2.71ns
_ifconv4:17  %output_V_load = load i14* %output_V_addr_2, align 2

ST_45: output_V5_load [1/2] 2.71ns
_ifconv4:18  %output_V5_load = load i14* %output_V5_addr_2, align 2

ST_45: sel_tmp5 [1/1] 1.62ns
_ifconv4:19  %sel_tmp5 = icmp eq i3 %tmp_41, 0

ST_45: sel_tmp6 [1/1] 0.00ns (grouped into LUT with out node p_Val2_2)
_ifconv4:20  %sel_tmp6 = select i1 %sel_tmp5, i14 %output_V_load, i14 %output_V6_load

ST_45: sel_tmp7 [1/1] 1.62ns
_ifconv4:21  %sel_tmp7 = icmp eq i3 %tmp_41, 1

ST_45: p_Val2_s [1/1] 0.00ns (grouped into LUT with out node p_Val2_2)
_ifconv4:22  %p_Val2_s = select i1 %sel_tmp7, i14 %output_V5_load, i14 %sel_tmp6

ST_45: p_Val2_2 [1/1] 1.96ns (out node of the LUT)
_ifconv4:23  %p_Val2_2 = add i14 %p_Val2_s, %p_Val2_1_cast

ST_45: tmp_42 [1/1] 0.00ns
_ifconv4:24  %tmp_42 = trunc i14 %p_Val2_2 to i13


 <State 46>: 6.29ns
ST_46: tmp_s [1/1] 2.21ns
_ifconv4:25  %tmp_s = icmp sgt i14 %p_Val2_2, 0

ST_46: p_s [1/1] 1.37ns
_ifconv4:26  %p_s = select i1 %tmp_s, i13 %tmp_42, i13 0

ST_46: p_cast [1/1] 0.00ns
_ifconv4:27  %p_cast = zext i13 %p_s to i14

ST_46: stg_774 [1/1] 1.62ns
_ifconv4:28  switch i3 %tmp_41, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]

ST_46: stg_775 [1/1] 2.71ns
branch1:0  store i14 %p_cast, i14* %output_V5_addr_2, align 2

ST_46: stg_776 [1/1] 0.00ns
branch1:1  br label %4

ST_46: stg_777 [1/1] 2.71ns
branch0:0  store i14 %p_cast, i14* %output_V_addr_2, align 2

ST_46: stg_778 [1/1] 0.00ns
branch0:1  br label %4

ST_46: stg_779 [1/1] 2.71ns
branch2:0  store i14 %p_cast, i14* %output_V6_addr_2, align 2

ST_46: stg_780 [1/1] 0.00ns
branch2:1  br label %4

ST_46: stg_781 [1/1] 0.00ns
:0  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
