#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Oct 21 20:11:31 2024
# Process ID: 6704
# Current directory: Z:/Documents/School/CMPE-140/Labs/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9452 Z:\Documents\School\CMPE-140\Labs\CPU\CPU.xpr
# Log file: Z:/Documents/School/CMPE-140/Labs/CPU/vivado.log
# Journal file: Z:/Documents/School/CMPE-140/Labs/CPU\vivado.jou
# Running On: MADELINESCH77DA, OS: Windows, CPU Frequency: 3200 MHz, CPU Physical cores: 4, Host memory: 6436 MB
#-----------------------------------------------------------
start_gui
open_project Z:/Documents/School/CMPE-140/Labs/CPU/CPU.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 1495.445 ; gain = 320.586
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\mem_access.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\alu.sv:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\mem_access.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\alu.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/mem_access.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_access
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/write_back.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sim_1/new/pipeline_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'alu_op' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data_one' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:109]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'data_two' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:110]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'write_en' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rd' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:178]
WARNING: [VRFC 10-3823] variable 'imem_addr' might have multiple concurrent drivers [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:48]
WARNING: [VRFC 10-3823] variable 'dmem_addr' might have multiple concurrent drivers [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:144]
WARNING: [VRFC 10-3823] variable 'dmem_wen' might have multiple concurrent drivers [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:145]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'mem_wb_reg_write' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:169]
WARNING: [VRFC 10-3823] variable 'mem_wb_reg_write' might have multiple concurrent drivers [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:169]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1536.848 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/mem_access.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_access
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/write_back.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sim_1/new/pipeline_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.230 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'alu_op' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data_one' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:109]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'data_two' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:110]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'write_en' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:178]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rd' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:179]
WARNING: [VRFC 10-3823] variable 'imem_addr' might have multiple concurrent drivers [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:48]
WARNING: [VRFC 10-3823] variable 'dmem_addr' might have multiple concurrent drivers [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:144]
WARNING: [VRFC 10-3823] variable 'dmem_wen' might have multiple concurrent drivers [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:145]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mem_access
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1555.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.684 ; gain = 18.453
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1573.684 ; gain = 18.453
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
ERROR: [VRFC 10-2989] 'mem_wd_rd' is not declared [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:184]
ERROR: [VRFC 10-8530] module 'cpu' is ignored due to previous errors [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:23]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1583.891 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1583.891 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
ERROR: [VRFC 10-2989] 'mem_wd_rd' is not declared [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:184]
ERROR: [VRFC 10-8530] module 'cpu' is ignored due to previous errors [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1583.891 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
ERROR: [Common 17-180] Spawn failed: No error
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/mem_access.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_access
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/write_back.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sim_1/new/pipeline_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1583.891 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/mem_access.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_access
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/write_back.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sim_1/new/pipeline_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1583.891 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'alu_op' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data_one' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:114]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'data_two' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:115]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'write_en' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:192]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rd' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:193]
WARNING: [VRFC 10-3823] variable 'imem_addr' might have multiple concurrent drivers [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:49]
WARNING: [VRFC 10-3823] variable 'dmem_addr' might have multiple concurrent drivers [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:152]
WARNING: [VRFC 10-3823] variable 'dmem_wen' might have multiple concurrent drivers [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:153]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mem_access
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1583.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1584.320 ; gain = 0.430
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1584.320 ; gain = 0.430
run all
run: Time (s): cpu = 00:01:40 ; elapsed = 00:01:21 . Memory (MB): peak = 1600.691 ; gain = 14.449
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/mem_access.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_access
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/write_back.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sim_1/new/pipeline_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1600.691 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'alu_op' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data_one' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:114]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'data_two' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:115]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'write_en' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:192]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rd' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:193]
WARNING: [VRFC 10-3823] variable 'imem_addr' might have multiple concurrent drivers [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:49]
WARNING: [VRFC 10-3823] variable 'dmem_addr' might have multiple concurrent drivers [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:152]
WARNING: [VRFC 10-3823] variable 'dmem_wen' might have multiple concurrent drivers [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:153]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mem_access
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1600.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1600.691 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1600.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/mem_access.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_access
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/write_back.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sim_1/new/pipeline_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'alu_op' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data_one' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:114]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'data_two' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:115]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'write_en' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:192]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rd' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:193]
WARNING: [VRFC 10-3823] variable 'imem_addr' might have multiple concurrent drivers [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:49]
WARNING: [VRFC 10-3823] variable 'dmem_addr' might have multiple concurrent drivers [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:152]
WARNING: [VRFC 10-3823] variable 'dmem_wen' might have multiple concurrent drivers [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:153]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mem_access
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2284.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2284.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\fetch.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\fetch.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\fetch.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\fetch.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\fetch.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\fetch.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\fetch.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\fetch.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\fetch.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\fetch.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\fetch.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\fetch.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\fetch.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\fetch.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sim_1\new\pipeline_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\fetch.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:\Documents\School\CMPE-140\Labs\CPU\CPU.srcs\sources_1\new\cpu.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/mem_access.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_access
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/write_back.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sim_1/new/pipeline_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'alu_op' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data_one' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'data_two' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:114]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'write_en' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:191]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rd' [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:192]
WARNING: [VRFC 10-3823] variable 'imem_addr' might have multiple concurrent drivers [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:48]
WARNING: [VRFC 10-3823] variable 'dmem_addr' might have multiple concurrent drivers [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:151]
WARNING: [VRFC 10-3823] variable 'dmem_wen' might have multiple concurrent drivers [Z:/Documents/School/CMPE-140/Labs/CPU/CPU.srcs/sources_1/new/cpu.sv:152]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mem_access
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2284.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/Documents/School/CMPE-140/Labs/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2284.270 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2284.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
