// Seed: 2513120511
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(negedge 1'b0);
  wand id_14 = 1'b0 ? id_1 : 1;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output tri1 id_2,
    input supply1 id_3
);
  assign id_2 = 1;
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
  wire id_6;
endmodule
