library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity subtractor is
	generic (N: Integer);
	port(clk, reset, load: in bit; minuted: in std_logic_vector(N-1 downto 0); minus: in std_logic_vector(N-1 downto 0); output: out std_logic_vector(N-1 downto 0));
end subtractor;

architecture func of subtractor is
BEGIN
	PROCESS(clk, reset)
		if load = '1' then
			output <= minuted;
		else
			output <= minuted - minus;
	BEGIN
	END
END func;
