$date
	Thu Dec  7 13:32:58 2023
$end
$version
	QuestaSim Version 2021.1
$end
$timescale
	1ns
$end

$scope module tb_processor $end

$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # interupt $end
$var reg 1 $ rf_en $end
$var reg 1 % sel_pc $end
$var reg 1 & sel_opr_a $end
$var reg 1 ' sel_opr_b $end
$var reg 1 ( sel_m $end
$var reg 2 ) sel_wb [1:0] $end
$var reg 3 * imm_type [2:0] $end
$var reg 32 + pc_out [31:0] $end
$var reg 32 , inst [31:0] $end
$var reg 5 - rs2 [4:0] $end
$var reg 5 . rs1 [4:0] $end
$var reg 5 / rd [4:0] $end
$var reg 7 0 opcode [6:0] $end
$var reg 3 1 func3 [2:0] $end
$var reg 7 2 func7 [6:0] $end
$var reg 32 3 addr [31:0] $end
$var reg 32 4 wdata [31:0] $end
$var reg 32 5 rdata [31:0] $end
$var reg 32 6 rdata1 [31:0] $end
$var reg 32 7 rdata2 [31:0] $end
$var reg 4 8 aluop [3:0] $end
$var reg 32 9 imm [31:0] $end
$var reg 32 : opr_res [31:0] $end
$var reg 32 ; mux_out_pc [31:0] $end
$var reg 32 < mux_out_opr_a [31:0] $end
$var reg 32 = mux_out_opr_b [31:0] $end
$var reg 3 > br_type [2:0] $end
$var reg 1 ? br_taken $end
$var reg 1 @ rd_en $end
$var reg 1 A wr_en $end
$var reg 3 B mem_type [2:0] $end
$var reg 1 C tm_interupt $end
$var reg 1 D csr_rd $end
$var reg 1 E csr_wr $end
$var reg 32 F csr_rdata [31:0] $end
$var reg 32 G epc [31:0] $end
$var reg 1 H is_mret $end
$var reg 1 I epc_taken $end
$var reg 1 J excep $end

$scope module PC_i $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 K pc_in [31] $end
$var wire 1 L pc_in [30] $end
$var wire 1 M pc_in [29] $end
$var wire 1 N pc_in [28] $end
$var wire 1 O pc_in [27] $end
$var wire 1 P pc_in [26] $end
$var wire 1 Q pc_in [25] $end
$var wire 1 R pc_in [24] $end
$var wire 1 S pc_in [23] $end
$var wire 1 T pc_in [22] $end
$var wire 1 U pc_in [21] $end
$var wire 1 V pc_in [20] $end
$var wire 1 W pc_in [19] $end
$var wire 1 X pc_in [18] $end
$var wire 1 Y pc_in [17] $end
$var wire 1 Z pc_in [16] $end
$var wire 1 [ pc_in [15] $end
$var wire 1 \ pc_in [14] $end
$var wire 1 ] pc_in [13] $end
$var wire 1 ^ pc_in [12] $end
$var wire 1 _ pc_in [11] $end
$var wire 1 ` pc_in [10] $end
$var wire 1 a pc_in [9] $end
$var wire 1 b pc_in [8] $end
$var wire 1 c pc_in [7] $end
$var wire 1 d pc_in [6] $end
$var wire 1 e pc_in [5] $end
$var wire 1 f pc_in [4] $end
$var wire 1 g pc_in [3] $end
$var wire 1 h pc_in [2] $end
$var wire 1 i pc_in [1] $end
$var wire 1 j pc_in [0] $end
$var reg 32 k pc_out [31:0] $end
$upscope $end

$scope module inst_mem_i $end
$var wire 1 l addr [31] $end
$var wire 1 m addr [30] $end
$var wire 1 n addr [29] $end
$var wire 1 o addr [28] $end
$var wire 1 p addr [27] $end
$var wire 1 q addr [26] $end
$var wire 1 r addr [25] $end
$var wire 1 s addr [24] $end
$var wire 1 t addr [23] $end
$var wire 1 u addr [22] $end
$var wire 1 v addr [21] $end
$var wire 1 w addr [20] $end
$var wire 1 x addr [19] $end
$var wire 1 y addr [18] $end
$var wire 1 z addr [17] $end
$var wire 1 { addr [16] $end
$var wire 1 | addr [15] $end
$var wire 1 } addr [14] $end
$var wire 1 ~ addr [13] $end
$var wire 1 !! addr [12] $end
$var wire 1 "! addr [11] $end
$var wire 1 #! addr [10] $end
$var wire 1 $! addr [9] $end
$var wire 1 %! addr [8] $end
$var wire 1 &! addr [7] $end
$var wire 1 '! addr [6] $end
$var wire 1 (! addr [5] $end
$var wire 1 )! addr [4] $end
$var wire 1 *! addr [3] $end
$var wire 1 +! addr [2] $end
$var wire 1 ,! addr [1] $end
$var wire 1 -! addr [0] $end
$var reg 32 .! data [31:0] $end
$upscope $end

$scope module inst_decode_i $end
$var wire 1 /! inst [31] $end
$var wire 1 0! inst [30] $end
$var wire 1 1! inst [29] $end
$var wire 1 2! inst [28] $end
$var wire 1 3! inst [27] $end
$var wire 1 4! inst [26] $end
$var wire 1 5! inst [25] $end
$var wire 1 6! inst [24] $end
$var wire 1 7! inst [23] $end
$var wire 1 8! inst [22] $end
$var wire 1 9! inst [21] $end
$var wire 1 :! inst [20] $end
$var wire 1 ;! inst [19] $end
$var wire 1 <! inst [18] $end
$var wire 1 =! inst [17] $end
$var wire 1 >! inst [16] $end
$var wire 1 ?! inst [15] $end
$var wire 1 @! inst [14] $end
$var wire 1 A! inst [13] $end
$var wire 1 B! inst [12] $end
$var wire 1 C! inst [11] $end
$var wire 1 D! inst [10] $end
$var wire 1 E! inst [9] $end
$var wire 1 F! inst [8] $end
$var wire 1 G! inst [7] $end
$var wire 1 H! inst [6] $end
$var wire 1 I! inst [5] $end
$var wire 1 J! inst [4] $end
$var wire 1 K! inst [3] $end
$var wire 1 L! inst [2] $end
$var wire 1 M! inst [1] $end
$var wire 1 N! inst [0] $end
$var reg 5 O! rd [4:0] $end
$var reg 5 P! rs1 [4:0] $end
$var reg 5 Q! rs2 [4:0] $end
$var reg 7 R! opcode [6:0] $end
$var reg 3 S! func3 [2:0] $end
$var reg 7 T! func7 [6:0] $end
$upscope $end

$scope module reg_file_i $end
$var wire 1 ! clk $end
$var wire 1 U! rf_en $end
$var wire 1 V! rs2 [4] $end
$var wire 1 W! rs2 [3] $end
$var wire 1 X! rs2 [2] $end
$var wire 1 Y! rs2 [1] $end
$var wire 1 Z! rs2 [0] $end
$var wire 1 [! rs1 [4] $end
$var wire 1 \! rs1 [3] $end
$var wire 1 ]! rs1 [2] $end
$var wire 1 ^! rs1 [1] $end
$var wire 1 _! rs1 [0] $end
$var wire 1 `! rd [4] $end
$var wire 1 a! rd [3] $end
$var wire 1 b! rd [2] $end
$var wire 1 c! rd [1] $end
$var wire 1 d! rd [0] $end
$var wire 1 e! wdata [31] $end
$var wire 1 f! wdata [30] $end
$var wire 1 g! wdata [29] $end
$var wire 1 h! wdata [28] $end
$var wire 1 i! wdata [27] $end
$var wire 1 j! wdata [26] $end
$var wire 1 k! wdata [25] $end
$var wire 1 l! wdata [24] $end
$var wire 1 m! wdata [23] $end
$var wire 1 n! wdata [22] $end
$var wire 1 o! wdata [21] $end
$var wire 1 p! wdata [20] $end
$var wire 1 q! wdata [19] $end
$var wire 1 r! wdata [18] $end
$var wire 1 s! wdata [17] $end
$var wire 1 t! wdata [16] $end
$var wire 1 u! wdata [15] $end
$var wire 1 v! wdata [14] $end
$var wire 1 w! wdata [13] $end
$var wire 1 x! wdata [12] $end
$var wire 1 y! wdata [11] $end
$var wire 1 z! wdata [10] $end
$var wire 1 {! wdata [9] $end
$var wire 1 |! wdata [8] $end
$var wire 1 }! wdata [7] $end
$var wire 1 ~! wdata [6] $end
$var wire 1 !" wdata [5] $end
$var wire 1 "" wdata [4] $end
$var wire 1 #" wdata [3] $end
$var wire 1 $" wdata [2] $end
$var wire 1 %" wdata [1] $end
$var wire 1 &" wdata [0] $end
$var reg 32 '" rdata1 [31:0] $end
$var reg 32 (" rdata2 [31:0] $end
$upscope $end

$scope module controller_i $end
$var wire 1 )" br_taken $end
$var wire 1 *" opcode [6] $end
$var wire 1 +" opcode [5] $end
$var wire 1 ," opcode [4] $end
$var wire 1 -" opcode [3] $end
$var wire 1 ." opcode [2] $end
$var wire 1 /" opcode [1] $end
$var wire 1 0" opcode [0] $end
$var wire 1 1" func7 [6] $end
$var wire 1 2" func7 [5] $end
$var wire 1 3" func7 [4] $end
$var wire 1 4" func7 [3] $end
$var wire 1 5" func7 [2] $end
$var wire 1 6" func7 [1] $end
$var wire 1 7" func7 [0] $end
$var wire 1 8" func3 [2] $end
$var wire 1 9" func3 [1] $end
$var wire 1 :" func3 [0] $end
$var reg 1 ;" rf_en $end
$var reg 1 <" rd_en $end
$var reg 1 =" wr_en $end
$var reg 1 >" sel_opr_a $end
$var reg 1 ?" sel_opr_b $end
$var reg 1 @" sel_pc $end
$var reg 4 A" aluop [3:0] $end
$var reg 3 B" br_type [2:0] $end
$var reg 3 C" mem_type [2:0] $end
$var reg 2 D" sel_wb [1:0] $end
$var reg 3 E" imm_type [2:0] $end
$var reg 1 F" csr_rd $end
$var reg 1 G" csr_wr $end
$var reg 1 H" is_mret $end
$upscope $end

$scope module alu_i $end
$var wire 1 I" aluop [3] $end
$var wire 1 J" aluop [2] $end
$var wire 1 K" aluop [1] $end
$var wire 1 L" aluop [0] $end
$var wire 1 M" opr_a [31] $end
$var wire 1 N" opr_a [30] $end
$var wire 1 O" opr_a [29] $end
$var wire 1 P" opr_a [28] $end
$var wire 1 Q" opr_a [27] $end
$var wire 1 R" opr_a [26] $end
$var wire 1 S" opr_a [25] $end
$var wire 1 T" opr_a [24] $end
$var wire 1 U" opr_a [23] $end
$var wire 1 V" opr_a [22] $end
$var wire 1 W" opr_a [21] $end
$var wire 1 X" opr_a [20] $end
$var wire 1 Y" opr_a [19] $end
$var wire 1 Z" opr_a [18] $end
$var wire 1 [" opr_a [17] $end
$var wire 1 \" opr_a [16] $end
$var wire 1 ]" opr_a [15] $end
$var wire 1 ^" opr_a [14] $end
$var wire 1 _" opr_a [13] $end
$var wire 1 `" opr_a [12] $end
$var wire 1 a" opr_a [11] $end
$var wire 1 b" opr_a [10] $end
$var wire 1 c" opr_a [9] $end
$var wire 1 d" opr_a [8] $end
$var wire 1 e" opr_a [7] $end
$var wire 1 f" opr_a [6] $end
$var wire 1 g" opr_a [5] $end
$var wire 1 h" opr_a [4] $end
$var wire 1 i" opr_a [3] $end
$var wire 1 j" opr_a [2] $end
$var wire 1 k" opr_a [1] $end
$var wire 1 l" opr_a [0] $end
$var wire 1 m" opr_b [31] $end
$var wire 1 n" opr_b [30] $end
$var wire 1 o" opr_b [29] $end
$var wire 1 p" opr_b [28] $end
$var wire 1 q" opr_b [27] $end
$var wire 1 r" opr_b [26] $end
$var wire 1 s" opr_b [25] $end
$var wire 1 t" opr_b [24] $end
$var wire 1 u" opr_b [23] $end
$var wire 1 v" opr_b [22] $end
$var wire 1 w" opr_b [21] $end
$var wire 1 x" opr_b [20] $end
$var wire 1 y" opr_b [19] $end
$var wire 1 z" opr_b [18] $end
$var wire 1 {" opr_b [17] $end
$var wire 1 |" opr_b [16] $end
$var wire 1 }" opr_b [15] $end
$var wire 1 ~" opr_b [14] $end
$var wire 1 !# opr_b [13] $end
$var wire 1 "# opr_b [12] $end
$var wire 1 ## opr_b [11] $end
$var wire 1 $# opr_b [10] $end
$var wire 1 %# opr_b [9] $end
$var wire 1 &# opr_b [8] $end
$var wire 1 '# opr_b [7] $end
$var wire 1 (# opr_b [6] $end
$var wire 1 )# opr_b [5] $end
$var wire 1 *# opr_b [4] $end
$var wire 1 +# opr_b [3] $end
$var wire 1 ,# opr_b [2] $end
$var wire 1 -# opr_b [1] $end
$var wire 1 .# opr_b [0] $end
$var reg 32 /# opr_res [31:0] $end
$var reg 1 0# sra $end
$upscope $end

$scope module imm_gen_i $end
$var wire 1 1# inst [31] $end
$var wire 1 2# inst [30] $end
$var wire 1 3# inst [29] $end
$var wire 1 4# inst [28] $end
$var wire 1 5# inst [27] $end
$var wire 1 6# inst [26] $end
$var wire 1 7# inst [25] $end
$var wire 1 8# inst [24] $end
$var wire 1 9# inst [23] $end
$var wire 1 :# inst [22] $end
$var wire 1 ;# inst [21] $end
$var wire 1 <# inst [20] $end
$var wire 1 =# inst [19] $end
$var wire 1 ># inst [18] $end
$var wire 1 ?# inst [17] $end
$var wire 1 @# inst [16] $end
$var wire 1 A# inst [15] $end
$var wire 1 B# inst [14] $end
$var wire 1 C# inst [13] $end
$var wire 1 D# inst [12] $end
$var wire 1 E# inst [11] $end
$var wire 1 F# inst [10] $end
$var wire 1 G# inst [9] $end
$var wire 1 H# inst [8] $end
$var wire 1 I# inst [7] $end
$var wire 1 J# inst [6] $end
$var wire 1 K# inst [5] $end
$var wire 1 L# inst [4] $end
$var wire 1 M# inst [3] $end
$var wire 1 N# inst [2] $end
$var wire 1 O# inst [1] $end
$var wire 1 P# inst [0] $end
$var wire 1 Q# imm_type [2] $end
$var wire 1 R# imm_type [1] $end
$var wire 1 S# imm_type [0] $end
$var reg 32 T# imm [31:0] $end
$var reg 32 U# i_imm [31:0] $end
$var reg 32 V# j_imm [31:0] $end
$var reg 32 W# u_imm [31:0] $end
$var reg 32 X# b_imm [31:0] $end
$var reg 32 Y# s_imm [31:0] $end
$upscope $end

$scope module Branch_comp_i $end
$var wire 1 Z# br_type [2] $end
$var wire 1 [# br_type [1] $end
$var wire 1 \# br_type [0] $end
$var wire 1 ]# opr_a [31] $end
$var wire 1 ^# opr_a [30] $end
$var wire 1 _# opr_a [29] $end
$var wire 1 `# opr_a [28] $end
$var wire 1 a# opr_a [27] $end
$var wire 1 b# opr_a [26] $end
$var wire 1 c# opr_a [25] $end
$var wire 1 d# opr_a [24] $end
$var wire 1 e# opr_a [23] $end
$var wire 1 f# opr_a [22] $end
$var wire 1 g# opr_a [21] $end
$var wire 1 h# opr_a [20] $end
$var wire 1 i# opr_a [19] $end
$var wire 1 j# opr_a [18] $end
$var wire 1 k# opr_a [17] $end
$var wire 1 l# opr_a [16] $end
$var wire 1 m# opr_a [15] $end
$var wire 1 n# opr_a [14] $end
$var wire 1 o# opr_a [13] $end
$var wire 1 p# opr_a [12] $end
$var wire 1 q# opr_a [11] $end
$var wire 1 r# opr_a [10] $end
$var wire 1 s# opr_a [9] $end
$var wire 1 t# opr_a [8] $end
$var wire 1 u# opr_a [7] $end
$var wire 1 v# opr_a [6] $end
$var wire 1 w# opr_a [5] $end
$var wire 1 x# opr_a [4] $end
$var wire 1 y# opr_a [3] $end
$var wire 1 z# opr_a [2] $end
$var wire 1 {# opr_a [1] $end
$var wire 1 |# opr_a [0] $end
$var wire 1 }# opr_b [31] $end
$var wire 1 ~# opr_b [30] $end
$var wire 1 !$ opr_b [29] $end
$var wire 1 "$ opr_b [28] $end
$var wire 1 #$ opr_b [27] $end
$var wire 1 $$ opr_b [26] $end
$var wire 1 %$ opr_b [25] $end
$var wire 1 &$ opr_b [24] $end
$var wire 1 '$ opr_b [23] $end
$var wire 1 ($ opr_b [22] $end
$var wire 1 )$ opr_b [21] $end
$var wire 1 *$ opr_b [20] $end
$var wire 1 +$ opr_b [19] $end
$var wire 1 ,$ opr_b [18] $end
$var wire 1 -$ opr_b [17] $end
$var wire 1 .$ opr_b [16] $end
$var wire 1 /$ opr_b [15] $end
$var wire 1 0$ opr_b [14] $end
$var wire 1 1$ opr_b [13] $end
$var wire 1 2$ opr_b [12] $end
$var wire 1 3$ opr_b [11] $end
$var wire 1 4$ opr_b [10] $end
$var wire 1 5$ opr_b [9] $end
$var wire 1 6$ opr_b [8] $end
$var wire 1 7$ opr_b [7] $end
$var wire 1 8$ opr_b [6] $end
$var wire 1 9$ opr_b [5] $end
$var wire 1 :$ opr_b [4] $end
$var wire 1 ;$ opr_b [3] $end
$var wire 1 <$ opr_b [2] $end
$var wire 1 =$ opr_b [1] $end
$var wire 1 >$ opr_b [0] $end
$var reg 1 ?$ br_taken $end
$upscope $end

$scope module data_mem_i $end
$var wire 1 ! clk $end
$var wire 1 @$ rd_en $end
$var wire 1 A$ wr_en $end
$var wire 1 B$ mem_type [2] $end
$var wire 1 C$ mem_type [1] $end
$var wire 1 D$ mem_type [0] $end
$var wire 1 E$ addr [31] $end
$var wire 1 F$ addr [30] $end
$var wire 1 G$ addr [29] $end
$var wire 1 H$ addr [28] $end
$var wire 1 I$ addr [27] $end
$var wire 1 J$ addr [26] $end
$var wire 1 K$ addr [25] $end
$var wire 1 L$ addr [24] $end
$var wire 1 M$ addr [23] $end
$var wire 1 N$ addr [22] $end
$var wire 1 O$ addr [21] $end
$var wire 1 P$ addr [20] $end
$var wire 1 Q$ addr [19] $end
$var wire 1 R$ addr [18] $end
$var wire 1 S$ addr [17] $end
$var wire 1 T$ addr [16] $end
$var wire 1 U$ addr [15] $end
$var wire 1 V$ addr [14] $end
$var wire 1 W$ addr [13] $end
$var wire 1 X$ addr [12] $end
$var wire 1 Y$ addr [11] $end
$var wire 1 Z$ addr [10] $end
$var wire 1 [$ addr [9] $end
$var wire 1 \$ addr [8] $end
$var wire 1 ]$ addr [7] $end
$var wire 1 ^$ addr [6] $end
$var wire 1 _$ addr [5] $end
$var wire 1 `$ addr [4] $end
$var wire 1 a$ addr [3] $end
$var wire 1 b$ addr [2] $end
$var wire 1 c$ addr [1] $end
$var wire 1 d$ addr [0] $end
$var wire 1 e$ wdata [31] $end
$var wire 1 f$ wdata [30] $end
$var wire 1 g$ wdata [29] $end
$var wire 1 h$ wdata [28] $end
$var wire 1 i$ wdata [27] $end
$var wire 1 j$ wdata [26] $end
$var wire 1 k$ wdata [25] $end
$var wire 1 l$ wdata [24] $end
$var wire 1 m$ wdata [23] $end
$var wire 1 n$ wdata [22] $end
$var wire 1 o$ wdata [21] $end
$var wire 1 p$ wdata [20] $end
$var wire 1 q$ wdata [19] $end
$var wire 1 r$ wdata [18] $end
$var wire 1 s$ wdata [17] $end
$var wire 1 t$ wdata [16] $end
$var wire 1 u$ wdata [15] $end
$var wire 1 v$ wdata [14] $end
$var wire 1 w$ wdata [13] $end
$var wire 1 x$ wdata [12] $end
$var wire 1 y$ wdata [11] $end
$var wire 1 z$ wdata [10] $end
$var wire 1 {$ wdata [9] $end
$var wire 1 |$ wdata [8] $end
$var wire 1 }$ wdata [7] $end
$var wire 1 ~$ wdata [6] $end
$var wire 1 !% wdata [5] $end
$var wire 1 "% wdata [4] $end
$var wire 1 #% wdata [3] $end
$var wire 1 $% wdata [2] $end
$var wire 1 %% wdata [1] $end
$var wire 1 &% wdata [0] $end
$var reg 32 '% rdata [31:0] $end
$upscope $end

$scope module csr_reg_i $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 (% addr [31] $end
$var wire 1 )% addr [30] $end
$var wire 1 *% addr [29] $end
$var wire 1 +% addr [28] $end
$var wire 1 ,% addr [27] $end
$var wire 1 -% addr [26] $end
$var wire 1 .% addr [25] $end
$var wire 1 /% addr [24] $end
$var wire 1 0% addr [23] $end
$var wire 1 1% addr [22] $end
$var wire 1 2% addr [21] $end
$var wire 1 3% addr [20] $end
$var wire 1 4% addr [19] $end
$var wire 1 5% addr [18] $end
$var wire 1 6% addr [17] $end
$var wire 1 7% addr [16] $end
$var wire 1 8% addr [15] $end
$var wire 1 9% addr [14] $end
$var wire 1 :% addr [13] $end
$var wire 1 ;% addr [12] $end
$var wire 1 <% addr [11] $end
$var wire 1 =% addr [10] $end
$var wire 1 >% addr [9] $end
$var wire 1 ?% addr [8] $end
$var wire 1 @% addr [7] $end
$var wire 1 A% addr [6] $end
$var wire 1 B% addr [5] $end
$var wire 1 C% addr [4] $end
$var wire 1 D% addr [3] $end
$var wire 1 E% addr [2] $end
$var wire 1 F% addr [1] $end
$var wire 1 G% addr [0] $end
$var wire 1 H% wdata [31] $end
$var wire 1 I% wdata [30] $end
$var wire 1 J% wdata [29] $end
$var wire 1 K% wdata [28] $end
$var wire 1 L% wdata [27] $end
$var wire 1 M% wdata [26] $end
$var wire 1 N% wdata [25] $end
$var wire 1 O% wdata [24] $end
$var wire 1 P% wdata [23] $end
$var wire 1 Q% wdata [22] $end
$var wire 1 R% wdata [21] $end
$var wire 1 S% wdata [20] $end
$var wire 1 T% wdata [19] $end
$var wire 1 U% wdata [18] $end
$var wire 1 V% wdata [17] $end
$var wire 1 W% wdata [16] $end
$var wire 1 X% wdata [15] $end
$var wire 1 Y% wdata [14] $end
$var wire 1 Z% wdata [13] $end
$var wire 1 [% wdata [12] $end
$var wire 1 \% wdata [11] $end
$var wire 1 ]% wdata [10] $end
$var wire 1 ^% wdata [9] $end
$var wire 1 _% wdata [8] $end
$var wire 1 `% wdata [7] $end
$var wire 1 a% wdata [6] $end
$var wire 1 b% wdata [5] $end
$var wire 1 c% wdata [4] $end
$var wire 1 d% wdata [3] $end
$var wire 1 e% wdata [2] $end
$var wire 1 f% wdata [1] $end
$var wire 1 g% wdata [0] $end
$var wire 1 h% pc [31] $end
$var wire 1 i% pc [30] $end
$var wire 1 j% pc [29] $end
$var wire 1 k% pc [28] $end
$var wire 1 l% pc [27] $end
$var wire 1 m% pc [26] $end
$var wire 1 n% pc [25] $end
$var wire 1 o% pc [24] $end
$var wire 1 p% pc [23] $end
$var wire 1 q% pc [22] $end
$var wire 1 r% pc [21] $end
$var wire 1 s% pc [20] $end
$var wire 1 t% pc [19] $end
$var wire 1 u% pc [18] $end
$var wire 1 v% pc [17] $end
$var wire 1 w% pc [16] $end
$var wire 1 x% pc [15] $end
$var wire 1 y% pc [14] $end
$var wire 1 z% pc [13] $end
$var wire 1 {% pc [12] $end
$var wire 1 |% pc [11] $end
$var wire 1 }% pc [10] $end
$var wire 1 ~% pc [9] $end
$var wire 1 !& pc [8] $end
$var wire 1 "& pc [7] $end
$var wire 1 #& pc [6] $end
$var wire 1 $& pc [5] $end
$var wire 1 %& pc [4] $end
$var wire 1 && pc [3] $end
$var wire 1 '& pc [2] $end
$var wire 1 (& pc [1] $end
$var wire 1 )& pc [0] $end
$var wire 1 *& csr_rd $end
$var wire 1 +& csr_wr $end
$var wire 1 ,& inst [31] $end
$var wire 1 -& inst [30] $end
$var wire 1 .& inst [29] $end
$var wire 1 /& inst [28] $end
$var wire 1 0& inst [27] $end
$var wire 1 1& inst [26] $end
$var wire 1 2& inst [25] $end
$var wire 1 3& inst [24] $end
$var wire 1 4& inst [23] $end
$var wire 1 5& inst [22] $end
$var wire 1 6& inst [21] $end
$var wire 1 7& inst [20] $end
$var wire 1 8& inst [19] $end
$var wire 1 9& inst [18] $end
$var wire 1 :& inst [17] $end
$var wire 1 ;& inst [16] $end
$var wire 1 <& inst [15] $end
$var wire 1 =& inst [14] $end
$var wire 1 >& inst [13] $end
$var wire 1 ?& inst [12] $end
$var wire 1 @& inst [11] $end
$var wire 1 A& inst [10] $end
$var wire 1 B& inst [9] $end
$var wire 1 C& inst [8] $end
$var wire 1 D& inst [7] $end
$var wire 1 E& inst [6] $end
$var wire 1 F& inst [5] $end
$var wire 1 G& inst [4] $end
$var wire 1 H& inst [3] $end
$var wire 1 I& inst [2] $end
$var wire 1 J& inst [1] $end
$var wire 1 K& inst [0] $end
$var reg 32 L& rdata [31:0] $end
$upscope $end

$scope module interupt_i $end
$var wire 1 M& is_mret $end
$var wire 1 # tm_interupt $end
$var reg 32 N& epc [31:0] $end
$var reg 1 O& epc_taken $end
$var reg 1 P& excep $end
$var reg 32 Q& mcause [31:0] $end
$var reg 32 R& mtvec [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0%
0&
0'
x(
b0 )
b0 *
bx +
bx ,
bx -
bx .
bx /
bx 0
bx 1
bx 2
bx 3
b0 4
bx 5
bx 6
bx 7
bx 8
bx 9
b0 :
bx ;
bx <
bx =
bx >
0?
0@
0A
bx B
xC
0D
0E
b0 F
bx G
xH
0I
0J
bx k
bx .!
bx O!
bx P!
bx Q!
bx R!
bx S!
bx T!
bx '"
bx ("
0;"
0<"
0="
0>"
0?"
0@"
bx A"
bx B"
bx C"
b0 D"
b0 E"
0F"
0G"
xH"
b0 /#
x0#
bx T#
bx U#
bx0 V#
bx000000000000 W#
b0xxxxxxxxxxxxxxxxxxxxxxx0 X#
bx Y#
0?$
bx '%
b0 L&
bx N&
0O&
0P&
b0 Q&
b0 R&
x#
1"
0!
xM&
xK&
xJ&
xI&
xH&
xG&
xF&
xE&
xD&
xC&
xB&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x3&
x2&
x1&
x0&
x/&
x.&
x-&
x,&
0+&
0*&
x)&
x(&
x'&
x&&
x%&
x$&
x#&
x"&
x!&
x~%
x}%
x|%
x{%
xz%
xy%
xx%
xw%
xv%
xu%
xt%
xs%
xr%
xq%
xp%
xo%
xn%
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
xD$
xC$
xB$
0A$
0@$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
0S#
0R#
0Q#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
0)"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
xd!
xc!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
x[!
xZ!
xY!
xX!
xW!
xV!
0U!
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
x-!
x,!
x+!
x*!
x)!
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
$end
#5
1!
b0 k
b0 +
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0k%
0j%
0i%
0h%
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
b110000010000010000000011110011 .!
b100 ;
b110000010000010000000011110011 ,
0j
0i
1h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
1K&
1J&
0I&
0H&
1G&
1F&
1E&
1D&
0C&
0B&
0A&
0@&
0?&
0>&
0=&
0<&
1;&
0:&
09&
08&
07&
06&
15&
04&
03&
02&
01&
00&
1/&
1.&
0-&
0,&
1N!
1M!
0L!
0K!
1J!
1I!
1H!
1G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
1>!
0=!
0<!
0;!
0:!
09!
18!
07!
06!
05!
04!
03!
12!
11!
00!
0/!
b11000 T!
b100 Q!
b10 P!
b0 S!
b1 O!
b1110011 R!
b1110011 0
b1 /
b0 1
b10 .
b100 -
b11000 2
1d!
0c!
0b!
0a!
0`!
07"
06"
05"
14"
13"
02"
01"
0Z!
0Y!
1X!
0W!
0V!
0_!
1^!
0]!
0\!
0[!
0:"
09"
08"
10"
1/"
0."
0-"
1,"
1+"
1*"
1P#
1O#
0N#
0M#
1L#
1K#
1J#
1I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
1@#
0?#
0>#
0=#
0<#
0;#
1:#
09#
08#
07#
06#
05#
14#
13#
02#
01#
b1100000100 U#
b110000010000010000 W#
b110000010000010000000000000000 W#
b10000001100000100 V#
b101100000000 X#
b1100000001 Y#
b10000111 '"
b101 ("
1;"
1?"
b11 D"
1F"
1G"
0H"
b1010 A"
b1010 8
0H
1E
1D
b11 )
1'
1$
b101 7
b10000111 6
b10000111 <
1+&
1U!
1g%
1f%
1e%
0d%
0c%
0b%
0a%
1`%
0_%
0^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
1&%
0%%
1$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0M&
1*&
1|#
1{#
1z#
0y#
0x#
0w#
0v#
1u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
1l"
1k"
1j"
0i"
0h"
0g"
0f"
1e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
1K"
0J"
1I"
bx /#
b1100000100 T#
b1100000100 9
bx :
b1100000100 =
0>$
0=$
1<$
0;$
0:$
09$
08$
07$
16$
15$
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0.#
0-#
1,#
0+#
0*#
0)#
0(#
0'#
1&#
1%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
b1100000100 /#
b1100000100 :
0G%
0F%
1E%
0D%
0C%
0B%
0A%
0@%
1?%
1>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0d$
0c$
1b$
0a$
0`$
0_$
0^$
0]$
1\$
1[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
#10
0"
0!
#15
1#
1!
1P&
1J
b100 k
b100 +
1'&
1+!
bx .!
b1000 ;
b10000111 L&
b10000111 F
bx ,
0h
1g
xK&
xJ&
xI&
xH&
xG&
xF&
xE&
xD&
xC&
xB&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x3&
x2&
x1&
x0&
x/&
x.&
x-&
x,&
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
bx T!
bx Q!
bx P!
bx S!
bx O!
bx R!
bx 0
bx /
bx 1
bx .
bx -
bx 2
xd!
xc!
xb!
xa!
x`!
x7"
x6"
x5"
x4"
x3"
x2"
x1"
xZ!
xY!
xX!
xW!
xV!
x_!
x^!
x]!
x\!
x[!
x:"
x9"
x8"
x0"
x/"
x."
x-"
x,"
x+"
x*"
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
bx U#
bx W#
bx000000000000 W#
bx0 V#
b0xxxxxxxxxxxxxxxxxxxxxxx0 X#
bx Y#
bx '"
bx ("
0;"
0?"
b0 D"
0F"
0G"
b10000111 4
0E
0D
b0 )
0'
0$
bx 7
bx 6
1&"
1%"
1$"
1}!
bx <
bx =
0+&
0U!
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
0*&
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
bx /#
b0 L&
b1100000100 4
bx T#
bx 9
b0 F
bx :
0&"
0%"
0}!
1|!
1{!
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
bx 4
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj!
xi!
xh!
xg!
xf!
xe!
#20
0#
0!
#25
1!
b1000 k
b1000 +
0'&
1&&
0+!
1*!
b1100 ;
1h
#30
0!
#35
1!
b1100 k
b1100 +
1'&
1+!
b10000 ;
0h
0g
1f
#40
0!
#45
1!
b10000 k
b10000 +
0'&
0&&
1%&
0+!
0*!
1)!
b10100 ;
1h
#50
0!
#55
1!
b10100 k
b10100 +
1'&
1+!
b11000 ;
0h
1g
#60
0!
#65
1!
b11000 k
b11000 +
0'&
1&&
0+!
1*!
b11100 ;
1h
#70
0!
#75
1!
b11100 k
b11100 +
1'&
1+!
b100000 ;
0h
0g
0f
1e
#80
0!
#85
1!
b100000 k
b100000 +
0'&
0&&
0%&
1$&
0+!
0*!
0)!
1(!
b100100 ;
1h
#90
0!
#95
1!
b100100 k
b100100 +
1'&
1+!
b101000 ;
0h
1g
#100
0!
#105
1!
b101000 k
b101000 +
0'&
1&&
0+!
1*!
b101100 ;
1h
#110
0!
#115
1!
b101100 k
b101100 +
1'&
1+!
b110000 ;
0h
0g
1f
#120
0!
#125
1!
b110000 k
b110000 +
0'&
0&&
1%&
0+!
0*!
1)!
b110100 ;
1h
#130
0!
#135
1!
b110100 k
b110100 +
1'&
1+!
b111000 ;
0h
1g
#140
0!
#145
1!
b111000 k
b111000 +
0'&
1&&
0+!
1*!
b111100 ;
1h
#150
0!
#155
1!
b111100 k
b111100 +
1'&
1+!
b1000000 ;
0h
0g
0f
0e
1d
#160
0!
#165
1!
b1000000 k
b1000000 +
0'&
0&&
0%&
0$&
1#&
0+!
0*!
0)!
0(!
1'!
b1000100 ;
1h
#170
0!
#175
1!
b1000100 k
b1000100 +
1'&
1+!
b1001000 ;
0h
1g
#180
0!
#185
1!
b1001000 k
b1001000 +
0'&
1&&
0+!
1*!
b1001100 ;
1h
#190
0!
#195
1!
b1001100 k
b1001100 +
1'&
1+!
b1010000 ;
0h
0g
1f
#200
0!
#205
1!
b1010000 k
b1010000 +
0'&
0&&
1%&
0+!
0*!
1)!
b1010100 ;
1h
#210
0!
#215
1!
b1010100 k
b1010100 +
1'&
1+!
b1011000 ;
0h
1g
#220
0!
#225
1!
b1011000 k
b1011000 +
0'&
1&&
0+!
1*!
b1011100 ;
1h
#230
0!
#235
1!
b1011100 k
b1011100 +
1'&
1+!
b1100000 ;
0h
0g
0f
1e
#240
0!
#245
1!
b1100000 k
b1100000 +
0'&
0&&
0%&
1$&
0+!
0*!
0)!
1(!
b1100100 ;
1h
#250
0!
#255
1!
b1100100 k
b1100100 +
1'&
1+!
b1101000 ;
0h
1g
#260
0!
#265
1!
b1101000 k
b1101000 +
0'&
1&&
0+!
1*!
b1101100 ;
1h
#270
0!
#275
1!
b1101100 k
b1101100 +
1'&
1+!
b1110000 ;
0h
0g
1f
#280
0!
#285
1!
b1110000 k
b1110000 +
0'&
0&&
1%&
0+!
0*!
1)!
b1110100 ;
1h
#290
0!
#295
1!
b1110100 k
b1110100 +
1'&
1+!
b1111000 ;
0h
1g
#300
0!
#305
1!
b1111000 k
b1111000 +
0'&
1&&
0+!
1*!
b1111100 ;
1h
#310
0!
#315
1!
b1111100 k
b1111100 +
1'&
1+!
b10000000 ;
0h
0g
0f
0e
0d
1c
#320
0!
#325
1!
b10000000 k
b10000000 +
0'&
0&&
0%&
0$&
0#&
1"&
0+!
0*!
0)!
0(!
0'!
1&!
b10000100 ;
1h
#330
0!
#335
1!
b10000100 k
b10000100 +
1'&
1+!
b10001000 ;
0h
1g
#340
0!
#345
1!
b10001000 k
b10001000 +
0'&
1&&
0+!
1*!
b10001100 ;
1h
#350
0!
#355
1!
b10001100 k
b10001100 +
1'&
1+!
b10010000 ;
0h
0g
1f
#360
0!
#365
1!
b10010000 k
b10010000 +
0'&
0&&
1%&
0+!
0*!
1)!
b10010100 ;
1h
#370
0!
#375
1!
b10010100 k
b10010100 +
1'&
1+!
b10011000 ;
0h
1g
#380
0!
#385
1!
b10011000 k
b10011000 +
0'&
1&&
0+!
1*!
b10011100 ;
1h
#390
0!
#395
1!
b10011100 k
b10011100 +
1'&
1+!
b10100000 ;
0h
0g
0f
1e
#400
0!
#405
1!
b10100000 k
b10100000 +
0'&
0&&
0%&
1$&
0+!
0*!
0)!
1(!
b10100100 ;
1h
#410
0!
#415
1!
b10100100 k
b10100100 +
1'&
1+!
b10101000 ;
0h
1g
#420
0!
#425
1!
b10101000 k
b10101000 +
0'&
1&&
0+!
1*!
b10101100 ;
1h
#430
0!
#435
1!
b10101100 k
b10101100 +
1'&
1+!
b10110000 ;
0h
0g
1f
#440
0!
#445
1!
b10110000 k
b10110000 +
0'&
0&&
1%&
0+!
0*!
1)!
b10110100 ;
1h
#450
0!
#455
1!
b10110100 k
b10110100 +
1'&
1+!
b10111000 ;
0h
1g
#460
0!
#465
1!
b10111000 k
b10111000 +
0'&
1&&
0+!
1*!
b10111100 ;
1h
#470
0!
#475
1!
b10111100 k
b10111100 +
1'&
1+!
b11000000 ;
0h
0g
0f
0e
1d
#480
0!
#485
1!
b11000000 k
b11000000 +
0'&
0&&
0%&
0$&
1#&
0+!
0*!
0)!
0(!
1'!
b11000100 ;
1h
#490
0!
#495
1!
b11000100 k
b11000100 +
1'&
1+!
b11001000 ;
0h
1g
#500
0!
#505
1!
b11001000 k
b11001000 +
0'&
1&&
0+!
1*!
b11001100 ;
1h
#510
0!
#515
1!
b11001100 k
b11001100 +
1'&
1+!
b11010000 ;
0h
0g
1f
#520
0!
#525
1!
b11010000 k
b11010000 +
0'&
0&&
1%&
0+!
0*!
1)!
b11010100 ;
1h
#530
0!
#535
1!
b11010100 k
b11010100 +
1'&
1+!
b11011000 ;
0h
1g
#540
0!
#545
1!
b11011000 k
b11011000 +
0'&
1&&
0+!
1*!
b11011100 ;
1h
#550
0!
#555
1!
b11011100 k
b11011100 +
1'&
1+!
b11100000 ;
0h
0g
0f
1e
#560
0!
#565
1!
b11100000 k
b11100000 +
0'&
0&&
0%&
1$&
0+!
0*!
0)!
1(!
b11100100 ;
1h
#570
0!
#575
1!
b11100100 k
b11100100 +
1'&
1+!
b11101000 ;
0h
1g
#580
0!
#585
1!
b11101000 k
b11101000 +
0'&
1&&
0+!
1*!
b11101100 ;
1h
#590
0!
#595
1!
b11101100 k
b11101100 +
1'&
1+!
b11110000 ;
0h
0g
1f
#600
0!
#605
1!
b11110000 k
b11110000 +
0'&
0&&
1%&
0+!
0*!
1)!
b11110100 ;
1h
#610
0!
#615
1!
b11110100 k
b11110100 +
1'&
1+!
b11111000 ;
0h
1g
#620
0!
#625
1!
b11111000 k
b11111000 +
0'&
1&&
0+!
1*!
b11111100 ;
1h
#630
0!
#635
1!
b11111100 k
b11111100 +
1'&
1+!
b100000000 ;
0h
0g
0f
0e
0d
0c
1b
#640
0!
#645
1!
b100000000 k
b100000000 +
0'&
0&&
0%&
0$&
0#&
0"&
1!&
0+!
0*!
0)!
0(!
0'!
0&!
1%!
b100000100 ;
1h
#650
0!
#655
1!
b100000100 k
b100000100 +
1'&
1+!
b100001000 ;
0h
1g
#660
0!
#665
1!
b100001000 k
b100001000 +
0'&
1&&
0+!
1*!
b100001100 ;
1h
#670
0!
#675
1!
b100001100 k
b100001100 +
1'&
1+!
b100010000 ;
0h
0g
1f
#680
0!
#685
1!
b100010000 k
b100010000 +
0'&
0&&
1%&
0+!
0*!
1)!
b100010100 ;
1h
#690
0!
#695
1!
b100010100 k
b100010100 +
1'&
1+!
b100011000 ;
0h
1g
#700
0!
#705
1!
b100011000 k
b100011000 +
0'&
1&&
0+!
1*!
b100011100 ;
1h
#710
0!
#715
1!
b100011100 k
b100011100 +
1'&
1+!
b100100000 ;
0h
0g
0f
1e
#720
0!
#725
1!
b100100000 k
b100100000 +
0'&
0&&
0%&
1$&
0+!
0*!
0)!
1(!
b100100100 ;
1h
#730
0!
#735
1!
b100100100 k
b100100100 +
1'&
1+!
b100101000 ;
0h
1g
#740
0!
#745
1!
b100101000 k
b100101000 +
0'&
1&&
0+!
1*!
b100101100 ;
1h
#750
0!
#755
1!
b100101100 k
b100101100 +
1'&
1+!
b100110000 ;
0h
0g
1f
#760
0!
#765
1!
b100110000 k
b100110000 +
0'&
0&&
1%&
0+!
0*!
1)!
b100110100 ;
1h
#770
0!
#775
1!
b100110100 k
b100110100 +
1'&
1+!
b100111000 ;
0h
1g
#780
0!
#785
1!
b100111000 k
b100111000 +
0'&
1&&
0+!
1*!
b100111100 ;
1h
#790
0!
#795
1!
b100111100 k
b100111100 +
1'&
1+!
b101000000 ;
0h
0g
0f
0e
1d
#800
0!
#805
1!
b101000000 k
b101000000 +
0'&
0&&
0%&
0$&
1#&
0+!
0*!
0)!
0(!
1'!
b101000100 ;
1h
#810
0!
#815
1!
b101000100 k
b101000100 +
1'&
1+!
b101001000 ;
0h
1g
#820
0!
#825
1!
b101001000 k
b101001000 +
0'&
1&&
0+!
1*!
b101001100 ;
1h
#830
0!
#835
1!
b101001100 k
b101001100 +
1'&
1+!
b101010000 ;
0h
0g
1f
#840
0!
#845
1!
b101010000 k
b101010000 +
0'&
0&&
1%&
0+!
0*!
1)!
b101010100 ;
1h
#850
0!
#855
1!
b101010100 k
b101010100 +
1'&
1+!
b101011000 ;
0h
1g
#860
0!
#865
1!
b101011000 k
b101011000 +
0'&
1&&
0+!
1*!
b101011100 ;
1h
#870
0!
#875
1!
b101011100 k
b101011100 +
1'&
1+!
b101100000 ;
0h
0g
0f
1e
#880
0!
#885
1!
b101100000 k
b101100000 +
0'&
0&&
0%&
1$&
0+!
0*!
0)!
1(!
b101100100 ;
1h
#890
0!
#895
1!
b101100100 k
b101100100 +
1'&
1+!
b101101000 ;
0h
1g
#900
0!
#905
1!
b101101000 k
b101101000 +
0'&
1&&
0+!
1*!
b101101100 ;
1h
#910
0!
#915
1!
b101101100 k
b101101100 +
1'&
1+!
b101110000 ;
0h
0g
1f
#920
0!
#925
1!
b101110000 k
b101110000 +
0'&
0&&
1%&
0+!
0*!
1)!
b101110100 ;
1h
#930
0!
#935
1!
b101110100 k
b101110100 +
1'&
1+!
b101111000 ;
0h
1g
#940
0!
#945
1!
b101111000 k
b101111000 +
0'&
1&&
0+!
1*!
b101111100 ;
1h
#950
0!
#955
1!
b101111100 k
b101111100 +
1'&
1+!
b110000000 ;
0h
0g
0f
0e
0d
1c
#960
0!
#965
1!
b110000000 k
b110000000 +
0'&
0&&
0%&
0$&
0#&
1"&
0+!
0*!
0)!
0(!
0'!
1&!
b110000100 ;
1h
#970
0!
#975
1!
b110000100 k
b110000100 +
1'&
1+!
b110001000 ;
0h
1g
#980
0!
#985
1!
b110001000 k
b110001000 +
0'&
1&&
0+!
1*!
b110001100 ;
1h
#990
0!
#995
1!
b110001100 k
b110001100 +
1'&
1+!
b110010000 ;
0h
0g
1f
#1000
0!
#1005
1!
b110010000 k
b110010000 +
0'&
0&&
1%&
0+!
0*!
1)!
b110010100 ;
1h
#1010
0!
#1015
1!
b110010100 k
b110010100 +
1'&
1+!
b110011000 ;
0h
1g
