// Seed: 627404004
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  reg id_5 = 1'b0;
  id_6 :
  assert property (@(posedge id_6) id_6)
  else begin
    $display;
    id_5 <= 1;
    id_5 <= (1);
    disable id_7;
    $display;
  end
  wire id_8;
  assign id_3 = (1);
endmodule
module module_1 (
    output uwire id_0,
    output tri1  id_1,
    input  wor   id_2,
    input  tri   id_3,
    output tri   id_4,
    output wor   id_5
    , id_7
);
  wire id_8;
  module_0(
      id_8, id_7, id_7, id_8
  );
endmodule
