// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "lab1_2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic lab1_2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic lab1_2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<5> lab1_2::ap_ST_fsm_state1 = "1";
const sc_lv<5> lab1_2::ap_ST_fsm_state2 = "10";
const sc_lv<5> lab1_2::ap_ST_fsm_state3 = "100";
const sc_lv<5> lab1_2::ap_ST_fsm_state4 = "1000";
const sc_lv<5> lab1_2::ap_ST_fsm_state5 = "10000";
const sc_lv<32> lab1_2::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> lab1_2::ap_const_lv32_1 = "1";
const sc_lv<1> lab1_2::ap_const_lv1_0 = "0";
const sc_lv<32> lab1_2::ap_const_lv32_2 = "10";
const sc_lv<32> lab1_2::ap_const_lv32_3 = "11";
const sc_lv<2> lab1_2::ap_const_lv2_0 = "00";
const sc_lv<32> lab1_2::ap_const_lv32_4 = "100";
const sc_lv<2> lab1_2::ap_const_lv2_3 = "11";
const sc_lv<2> lab1_2::ap_const_lv2_1 = "1";
const sc_lv<1> lab1_2::ap_const_lv1_1 = "1";
const bool lab1_2::ap_const_boolean_1 = true;

lab1_2::lab1_2(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln5_fu_97_p2);
    sensitive << ( sext_ln5_1_fu_89_p1 );
    sensitive << ( sext_ln3_fu_93_p1 );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln3_fu_107_p2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln3_fu_107_p2 );

    SC_METHOD(thread_i_fu_113_p2);
    sensitive << ( i_0_reg_74 );

    SC_METHOD(thread_icmp_ln3_fu_107_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( i_0_reg_74 );

    SC_METHOD(thread_in_r_address0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( zext_ln4_fu_119_p1 );

    SC_METHOD(thread_in_r_ce0);
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_mul_ln5_fu_124_p1);
    sensitive << ( sext_ln5_reg_133 );
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_mul_ln5_fu_124_p2);
    sensitive << ( x_reg_161 );
    sensitive << ( mul_ln5_fu_124_p1 );

    SC_METHOD(thread_out_r_address0);
    sensitive << ( zext_ln4_reg_151 );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_out_r_ce0);
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_out_r_d0);
    sensitive << ( sext_ln5_2_reg_138 );
    sensitive << ( mul_ln5_reg_166 );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_out_r_we0);
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_sext_ln3_fu_93_p1);
    sensitive << ( c );

    SC_METHOD(thread_sext_ln5_1_fu_89_p1);
    sensitive << ( b );

    SC_METHOD(thread_sext_ln5_2_fu_103_p1);
    sensitive << ( add_ln5_fu_97_p2 );

    SC_METHOD(thread_sext_ln5_fu_85_p1);
    sensitive << ( a );

    SC_METHOD(thread_zext_ln4_fu_119_p1);
    sensitive << ( i_0_reg_74 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln3_fu_107_p2 );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    ap_CS_fsm = "00001";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "lab1_2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, in_r_address0, "(port)in_r_address0");
    sc_trace(mVcdFile, in_r_ce0, "(port)in_r_ce0");
    sc_trace(mVcdFile, in_r_q0, "(port)in_r_q0");
    sc_trace(mVcdFile, a, "(port)a");
    sc_trace(mVcdFile, b, "(port)b");
    sc_trace(mVcdFile, c, "(port)c");
    sc_trace(mVcdFile, out_r_address0, "(port)out_r_address0");
    sc_trace(mVcdFile, out_r_ce0, "(port)out_r_ce0");
    sc_trace(mVcdFile, out_r_we0, "(port)out_r_we0");
    sc_trace(mVcdFile, out_r_d0, "(port)out_r_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, sext_ln5_fu_85_p1, "sext_ln5_fu_85_p1");
    sc_trace(mVcdFile, sext_ln5_reg_133, "sext_ln5_reg_133");
    sc_trace(mVcdFile, sext_ln5_2_fu_103_p1, "sext_ln5_2_fu_103_p1");
    sc_trace(mVcdFile, sext_ln5_2_reg_138, "sext_ln5_2_reg_138");
    sc_trace(mVcdFile, i_fu_113_p2, "i_fu_113_p2");
    sc_trace(mVcdFile, i_reg_146, "i_reg_146");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, zext_ln4_fu_119_p1, "zext_ln4_fu_119_p1");
    sc_trace(mVcdFile, zext_ln4_reg_151, "zext_ln4_reg_151");
    sc_trace(mVcdFile, icmp_ln3_fu_107_p2, "icmp_ln3_fu_107_p2");
    sc_trace(mVcdFile, x_reg_161, "x_reg_161");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, mul_ln5_fu_124_p2, "mul_ln5_fu_124_p2");
    sc_trace(mVcdFile, mul_ln5_reg_166, "mul_ln5_reg_166");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, i_0_reg_74, "i_0_reg_74");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, sext_ln5_1_fu_89_p1, "sext_ln5_1_fu_89_p1");
    sc_trace(mVcdFile, sext_ln3_fu_93_p1, "sext_ln3_fu_93_p1");
    sc_trace(mVcdFile, add_ln5_fu_97_p2, "add_ln5_fu_97_p2");
    sc_trace(mVcdFile, mul_ln5_fu_124_p1, "mul_ln5_fu_124_p1");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
    mHdltvinHandle.open("lab1_2.hdltvin.dat");
    mHdltvoutHandle.open("lab1_2.hdltvout.dat");
}

lab1_2::~lab1_2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
}

void lab1_2::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        i_0_reg_74 = i_reg_146.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        i_0_reg_74 = ap_const_lv2_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        i_reg_146 = i_fu_113_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        mul_ln5_reg_166 = mul_ln5_fu_124_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        sext_ln5_2_reg_138 = sext_ln5_2_fu_103_p1.read();
        sext_ln5_reg_133 = sext_ln5_fu_85_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        x_reg_161 = in_r_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln3_fu_107_p2.read(), ap_const_lv1_0))) {
        zext_ln4_reg_151 = zext_ln4_fu_119_p1.read();
    }
}

void lab1_2::thread_add_ln5_fu_97_p2() {
    add_ln5_fu_97_p2 = (!sext_ln5_1_fu_89_p1.read().is_01() || !sext_ln3_fu_93_p1.read().is_01())? sc_lv<9>(): (sc_bigint<9>(sext_ln5_1_fu_89_p1.read()) + sc_bigint<9>(sext_ln3_fu_93_p1.read()));
}

void lab1_2::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void lab1_2::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void lab1_2::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void lab1_2::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void lab1_2::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[4];
}

void lab1_2::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln3_fu_107_p2.read(), ap_const_lv1_1))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void lab1_2::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void lab1_2::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln3_fu_107_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void lab1_2::thread_i_fu_113_p2() {
    i_fu_113_p2 = (!i_0_reg_74.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(i_0_reg_74.read()) + sc_biguint<2>(ap_const_lv2_1));
}

void lab1_2::thread_icmp_ln3_fu_107_p2() {
    icmp_ln3_fu_107_p2 = (!i_0_reg_74.read().is_01() || !ap_const_lv2_3.is_01())? sc_lv<1>(): sc_lv<1>(i_0_reg_74.read() == ap_const_lv2_3);
}

void lab1_2::thread_in_r_address0() {
    in_r_address0 =  (sc_lv<2>) (zext_ln4_fu_119_p1.read());
}

void lab1_2::thread_in_r_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        in_r_ce0 = ap_const_logic_1;
    } else {
        in_r_ce0 = ap_const_logic_0;
    }
}

void lab1_2::thread_mul_ln5_fu_124_p1() {
    mul_ln5_fu_124_p1 =  (sc_lv<8>) (sext_ln5_reg_133.read());
}

void lab1_2::thread_mul_ln5_fu_124_p2() {
    mul_ln5_fu_124_p2 = (!x_reg_161.read().is_01() || !mul_ln5_fu_124_p1.read().is_01())? sc_lv<32>(): sc_bigint<32>(x_reg_161.read()) * sc_bigint<8>(mul_ln5_fu_124_p1.read());
}

void lab1_2::thread_out_r_address0() {
    out_r_address0 =  (sc_lv<2>) (zext_ln4_reg_151.read());
}

void lab1_2::thread_out_r_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        out_r_ce0 = ap_const_logic_1;
    } else {
        out_r_ce0 = ap_const_logic_0;
    }
}

void lab1_2::thread_out_r_d0() {
    out_r_d0 = (!sext_ln5_2_reg_138.read().is_01() || !mul_ln5_reg_166.read().is_01())? sc_lv<32>(): (sc_bigint<32>(sext_ln5_2_reg_138.read()) + sc_biguint<32>(mul_ln5_reg_166.read()));
}

void lab1_2::thread_out_r_we0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        out_r_we0 = ap_const_logic_1;
    } else {
        out_r_we0 = ap_const_logic_0;
    }
}

void lab1_2::thread_sext_ln3_fu_93_p1() {
    sext_ln3_fu_93_p1 = esl_sext<9,8>(c.read());
}

void lab1_2::thread_sext_ln5_1_fu_89_p1() {
    sext_ln5_1_fu_89_p1 = esl_sext<9,8>(b.read());
}

void lab1_2::thread_sext_ln5_2_fu_103_p1() {
    sext_ln5_2_fu_103_p1 = esl_sext<32,9>(add_ln5_fu_97_p2.read());
}

void lab1_2::thread_sext_ln5_fu_85_p1() {
    sext_ln5_fu_85_p1 = esl_sext<32,8>(a.read());
}

void lab1_2::thread_zext_ln4_fu_119_p1() {
    zext_ln4_fu_119_p1 = esl_zext<64,2>(i_0_reg_74.read());
}

void lab1_2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln3_fu_107_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state4;
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_state5;
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state2;
            break;
        default : 
            ap_NS_fsm = "XXXXX";
            break;
    }
}

void lab1_2::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"ap_rst\" :  \"" << ap_rst.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_start\" :  \"" << ap_start.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"ap_done\" :  \"" << ap_done.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_idle\" :  \"" << ap_idle.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_ready\" :  \"" << ap_ready.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"in_r_address0\" :  \"" << in_r_address0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"in_r_ce0\" :  \"" << in_r_ce0.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"in_r_q0\" :  \"" << in_r_q0.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"a\" :  \"" << a.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"b\" :  \"" << b.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"c\" :  \"" << c.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"out_r_address0\" :  \"" << out_r_address0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"out_r_ce0\" :  \"" << out_r_ce0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"out_r_we0\" :  \"" << out_r_we0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"out_r_d0\" :  \"" << out_r_d0.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

