#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "H:\iverilog\lib\ivl\system.vpi";
:vpi_module "H:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "H:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "H:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "H:\iverilog\lib\ivl\va_math.vpi";
S_000001b984ccb480 .scope module, "top_tb" "top_tb" 2 5;
 .timescale -9 -12;
v000001b984d24670_0 .var "clk", 0 0;
S_000001b984ccb610 .scope module, "top_inst" "top" 2 7, 3 1 0, S_000001b984ccb480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "sw";
    .port_info 3 /OUTPUT 1 "sw_en";
    .port_info 4 /OUTPUT 1 "CLR1";
    .port_info 5 /OUTPUT 1 "CLR1_en";
    .port_info 6 /OUTPUT 1 "CLR2";
    .port_info 7 /OUTPUT 1 "CLR2_en";
    .port_info 8 /OUTPUT 1 "CLR3";
    .port_info 9 /OUTPUT 1 "CLR3_en";
    .port_info 10 /OUTPUT 1 "COL_Red";
    .port_info 11 /OUTPUT 1 "COL_Red_en";
    .port_info 12 /OUTPUT 1 "COL_Green";
    .port_info 13 /OUTPUT 1 "COL_Green_en";
    .port_info 14 /OUTPUT 1 "ROW";
    .port_info 15 /OUTPUT 1 "ROW_en";
    .port_info 16 /OUTPUT 1 "mat_Ratch";
    .port_info 17 /OUTPUT 1 "mat_Ratch_en";
    .port_info 18 /OUTPUT 1 "mat_CLOCK";
    .port_info 19 /OUTPUT 1 "mat_CLOCK_en";
    .port_info 20 /OUTPUT 1 "clk_1k";
    .port_info 21 /INPUT 1 "clk0";
    .port_info 22 /OUTPUT 1 "clk0_en";
L_000001b984cc4700 .functor BUFZ 1, v000001b984d22c60_0, C4<0>, C4<0>, C4<0>;
L_000001b9852401a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001b984ccb7a0_0 .net "CLR1", 0 0, L_000001b9852401a8;  1 drivers
L_000001b9852400d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001b984ccb840_0 .net "CLR1_en", 0 0, L_000001b9852400d0;  1 drivers
L_000001b9852401f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001b984c82840_0 .net "CLR2", 0 0, L_000001b9852401f0;  1 drivers
L_000001b985240118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001b984c828e0_0 .net "CLR2_en", 0 0, L_000001b985240118;  1 drivers
L_000001b985240238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001b984d22260_0 .net "CLR3", 0 0, L_000001b985240238;  1 drivers
L_000001b985240160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001b984d22080_0 .net "CLR3_en", 0 0, L_000001b985240160;  1 drivers
o000001b984cd0218 .functor BUFZ 1, C4<z>; HiZ drive
v000001b984d22800_0 .net "COL_Green", 0 0, o000001b984cd0218;  0 drivers
o000001b984cd0248 .functor BUFZ 1, C4<z>; HiZ drive
v000001b984d22300_0 .net "COL_Green_en", 0 0, o000001b984cd0248;  0 drivers
v000001b984d229e0_0 .var "COL_Green_reg", 0 0;
o000001b984cd02a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b984d22e40_0 .net "COL_Red", 0 0, o000001b984cd02a8;  0 drivers
o000001b984cd02d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b984d22580_0 .net "COL_Red_en", 0 0, o000001b984cd02d8;  0 drivers
v000001b984d22d00_0 .var "COL_Red_reg", 0 0;
o000001b984cd0338 .functor BUFZ 1, C4<z>; HiZ drive
v000001b984d22ee0_0 .net "ROW", 0 0, o000001b984cd0338;  0 drivers
o000001b984cd0368 .functor BUFZ 1, C4<z>; HiZ drive
v000001b984d22bc0_0 .net "ROW_en", 0 0, o000001b984cd0368;  0 drivers
v000001b984d22940_0 .var "ROW_reg", 0 0;
v000001b984d228a0_0 .var "address", 8 0;
v000001b984d221c0_0 .net "clk", 0 0, v000001b984d24670_0;  1 drivers
o000001b984cd03f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b984d22a80_0 .net "clk0", 0 0, o000001b984cd03f8;  0 drivers
L_000001b985240088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001b984d223a0_0 .net "clk0_en", 0 0, L_000001b985240088;  1 drivers
v000001b984d22f80_0 .net "clk_1k", 0 0, L_000001b984cc47e0;  1 drivers
o000001b984cd0458 .functor BUFZ 1, C4<z>; HiZ drive
v000001b984d22440_0 .net "clk_en", 0 0, o000001b984cd0458;  0 drivers
v000001b984d224e0_0 .var "columnCounter", 5 0;
v000001b984d22da0_0 .var "fb", 383 0;
v000001b984d22b20_0 .net "mat_CLOCK", 0 0, L_000001b984cc4700;  1 drivers
o000001b984cd0518 .functor BUFZ 1, C4<z>; HiZ drive
v000001b984d226c0_0 .net "mat_CLOCK_en", 0 0, o000001b984cd0518;  0 drivers
v000001b984d22c60_0 .var "mat_CLOCK_reg", 0 0;
o000001b984cd0578 .functor BUFZ 1, C4<z>; HiZ drive
v000001b984d22120_0 .net "mat_Ratch", 0 0, o000001b984cd0578;  0 drivers
o000001b984cd05a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b984d22620_0 .net "mat_Ratch_en", 0 0, o000001b984cd05a8;  0 drivers
v000001b984d22760_0 .var "mat_Ratch_reg", 0 0;
v000001b984d23590_0 .var "process_address", 8 0;
v000001b984d247b0_0 .var "rowCounter", 2 0;
o000001b984cd0668 .functor BUFZ 1, C4<z>; HiZ drive
v000001b984d24850_0 .net "sw", 0 0, o000001b984cd0668;  0 drivers
o000001b984cd0698 .functor BUFZ 1, C4<z>; HiZ drive
v000001b984d24e90_0 .net "sw_en", 0 0, o000001b984cd0698;  0 drivers
v000001b984d24d50_0 .var "tmp", 5 0;
v000001b984d248f0_0 .var "tmp2", 5 0;
E_000001b984ca8f30 .event posedge, v000001b984d22a80_0;
S_000001b984c826b0 .scope module, "timer_inst" "timer" 3 54, 4 3 0, S_000001b984ccb610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clk_out";
L_000001b984cc47e0 .functor BUFZ 1, v000001b9848fb0e0_0, C4<0>, C4<0>, C4<0>;
v000001b984ca8c40_0 .net "clk", 0 0, v000001b984d24670_0;  alias, 1 drivers
v000001b984c82e90_0 .net "clk_out", 0 0, L_000001b984cc47e0;  alias, 1 drivers
v000001b9848fb0e0_0 .var "clk_out_reg", 0 0;
v000001b984ca8d80_0 .var "timer_counter", 15 0;
E_000001b984ca9bf0 .event posedge, v000001b984ca8c40_0;
    .scope S_000001b984c826b0;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001b984ca8d80_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9848fb0e0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001b984c826b0;
T_1 ;
    %wait E_000001b984ca9bf0;
    %load/vec4 v000001b984ca8d80_0;
    %pad/u 32;
    %cmpi/e 6250, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b984ca8d80_0, 0;
    %load/vec4 v000001b9848fb0e0_0;
    %inv;
    %assign/vec4 v000001b9848fb0e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b984ca8d80_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001b984ca8d80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b984ccb610;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b984d22c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b984d22760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b984d22940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b984d22d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b984d229e0_0, 0, 1;
    %pushi/vec4 2454267026, 0, 34;
    %concati/vec4 2454267026, 0, 33;
    %concati/vec4 2454267024, 0, 33;
    %concati/vec4 2454267026, 0, 78;
    %concati/vec4 2454192128, 0, 33;
    %concati/vec4 0, 0, 173;
    %store/vec4 v000001b984d22da0_0, 0, 384;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b984d247b0_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001b984d224e0_0, 0, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001b984d228a0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001b984d23590_0, 0, 9;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001b984d24d50_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001b984d248f0_0, 0, 6;
    %end;
    .thread T_2;
    .scope S_000001b984ccb610;
T_3 ;
    %wait E_000001b984ca9bf0;
    %load/vec4 v000001b984d23590_0;
    %addi 6, 0, 9;
    %assign/vec4 v000001b984d23590_0, 0;
    %load/vec4 v000001b984d22da0_0;
    %load/vec4 v000001b984d23590_0;
    %pad/u 32;
    %addi 5, 0, 32;
    %part/u 1;
    %load/vec4 v000001b984d22da0_0;
    %load/vec4 v000001b984d23590_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b984d22da0_0;
    %load/vec4 v000001b984d23590_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b984d22da0_0;
    %load/vec4 v000001b984d23590_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b984d22da0_0;
    %load/vec4 v000001b984d23590_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b984d22da0_0;
    %load/vec4 v000001b984d23590_0;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b984d24d50_0, 0, 6;
    %load/vec4 v000001b984d24d50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.8;
T_3.0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001b984d248f0_0, 0, 6;
    %jmp T_3.8;
T_3.1 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001b984d248f0_0, 0, 6;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001b984d248f0_0, 0, 6;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000001b984d248f0_0, 0, 6;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001b984d248f0_0, 0, 6;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001b984d248f0_0, 0, 6;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001b984d248f0_0, 0, 6;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %load/vec4 v000001b984d248f0_0;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001b984d23590_0;
    %assign/vec4/off/d v000001b984d22da0_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b984d23590_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001b984d22da0_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b984d23590_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001b984d22da0_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b984d23590_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001b984d22da0_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b984d23590_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001b984d22da0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b984d23590_0;
    %pad/u 32;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001b984d22da0_0, 4, 5;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b984ccb610;
T_4 ;
    %wait E_000001b984ca8f30;
    %load/vec4 v000001b984d22c60_0;
    %inv;
    %assign/vec4 v000001b984d22c60_0, 0;
    %load/vec4 v000001b984d22c60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001b984d224e0_0;
    %parti/s 3, 0, 2;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b984d22760_0, 0;
    %load/vec4 v000001b984d224e0_0;
    %parti/s 3, 3, 3;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v000001b984d247b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001b984d247b0_0, 0;
T_4.4 ;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b984d22760_0, 0;
T_4.3 ;
    %load/vec4 v000001b984d224e0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000001b984d247b0_0;
    %cmp/e;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b984d22d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b984d229e0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b984d22d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b984d229e0_0, 0;
T_4.7 ;
    %load/vec4 v000001b984d247b0_0;
    %pad/u 9;
    %muli 8, 0, 9;
    %load/vec4 v000001b984d224e0_0;
    %pad/u 9;
    %muli 6, 0, 9;
    %add;
    %store/vec4 v000001b984d228a0_0, 0, 9;
    %load/vec4 v000001b984d224e0_0;
    %parti/s 3, 3, 3;
    %load/vec4 v000001b984d22da0_0;
    %load/vec4 v000001b984d228a0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %part/u 1;
    %load/vec4 v000001b984d22da0_0;
    %load/vec4 v000001b984d228a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b984d22da0_0;
    %load/vec4 v000001b984d228a0_0;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %jmp/0xz  T_4.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b984d22940_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b984d22940_0, 0;
T_4.9 ;
    %load/vec4 v000001b984d224e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001b984d224e0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b984ccb480;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b984d24670_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001b984ccb480;
T_6 ;
    %vpi_call 2 15 "$dumpfile", "top_tb.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b984ccb480 {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001b984ccb480;
T_7 ;
    %delay 1000, 0;
    %load/vec4 v000001b984d24670_0;
    %inv;
    %store/vec4 v000001b984d24670_0, 0, 1;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "H:/git/Pmod/Pmod_Matrix2/sample/Shrike_lite/led_matrix2/ffpga/sim/top_tb.vt";
    "H:/git/Pmod/Pmod_Matrix2/sample/Shrike_lite/led_matrix2/ffpga/src/top.v";
    "H:/git/Pmod/Pmod_Matrix2/sample/Shrike_lite/led_matrix2/ffpga/src/timer.v";
