// Seed: 481264691
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    input wire id_0
    , id_14,
    output tri1 id_1,
    output uwire id_2,
    input tri id_3,
    input tri id_4,
    input wire id_5,
    output tri0 id_6,
    output uwire id_7,
    output supply0 id_8,
    input wand id_9,
    output supply0 id_10,
    input tri0 id_11,
    output wor id_12
);
  wire id_15;
  wire id_16;
  and primCall (id_1, id_5, id_14, id_9, id_0, id_11, id_15, id_16, id_3, id_4);
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_14,
      id_14
  );
endmodule
