// Seed: 2333176412
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri id_4,
    input wor id_5,
    input tri id_6,
    input uwire id_7,
    input supply0 id_8,
    output tri1 id_9,
    input supply0 id_10,
    input tri id_11
);
  if (id_6) tri1 id_13;
  else wire id_14;
  assign id_9 = 1;
  assign module_1.id_3 = 0;
  assign id_1 = 1'b0;
  tri id_15 = id_13.id_0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input wire id_2,
    output wor id_3,
    output wor id_4,
    output uwire id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wire id_9,
    input tri1 id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_8,
      id_8,
      id_6,
      id_7,
      id_8,
      id_7,
      id_6,
      id_1,
      id_0,
      id_10
  );
endmodule
