{
  "Top": "compute_statistics",
  "RtlTop": "compute_statistics",
  "RtlPrefix": "",
  "RtlSubPrefix": "compute_statistics_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "hr": {
      "index": "0",
      "direction": "in",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_BUS_A",
          "name": "hr",
          "usage": "data",
          "direction": "in"
        }]
    },
    "vals": {
      "index": "1",
      "direction": "inout",
      "srcType": "activity_values*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_i_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_i_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_i_3",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_i_4",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_i_5",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_i_6",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_i_7",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_i_8",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_i_9",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_i_10",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_i_11",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_i_12",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_i_13",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_i_14",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_i_15",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_i_16",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_o_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_o_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_o_3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_o_4",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_o_5",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_o_6",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_o_7",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_o_8",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_o_9",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_o_10",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_o_11",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_o_12",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_o_13",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_o_14",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_o_15",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_o_16",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "vals_o_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top compute_statistics -name compute_statistics",
      "set_directive_top compute_statistics -name compute_statistics",
      "set_directive_top compute_statistics -name compute_statistics"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "compute_statistics"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "2",
    "Uncertainty": "0.54",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 2.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "compute_statistics",
    "Version": "1.0",
    "DisplayName": "Compute_statistics",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_compute_statistics_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/activity_hls.cpp",
      "..\/..\/myfile.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/compute_statistics_BUS_A_s_axi.vhd",
      "impl\/vhdl\/compute_statistics_dadddsub_64ns_64ns_64_14_no_dsp_1.vhd",
      "impl\/vhdl\/compute_statistics_dcmp_64ns_64ns_1_4_no_dsp_1.vhd",
      "impl\/vhdl\/compute_statistics_ddiv_64ns_64ns_64_59_no_dsp_1.vhd",
      "impl\/vhdl\/compute_statistics_dmul_64ns_64ns_64_14_full_dsp_1.vhd",
      "impl\/vhdl\/compute_statistics_dsqrt_64ns_64ns_64_59_no_dsp_1.vhd",
      "impl\/vhdl\/compute_statistics_sitodp_32ns_64_7_no_dsp_1.vhd",
      "impl\/vhdl\/compute_statistics.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/compute_statistics_BUS_A_s_axi.v",
      "impl\/verilog\/compute_statistics_dadddsub_64ns_64ns_64_14_no_dsp_1.v",
      "impl\/verilog\/compute_statistics_dcmp_64ns_64ns_1_4_no_dsp_1.v",
      "impl\/verilog\/compute_statistics_ddiv_64ns_64ns_64_59_no_dsp_1.v",
      "impl\/verilog\/compute_statistics_dmul_64ns_64ns_64_14_full_dsp_1.v",
      "impl\/verilog\/compute_statistics_dsqrt_64ns_64ns_64_59_no_dsp_1.v",
      "impl\/verilog\/compute_statistics_sitodp_32ns_64_7_no_dsp_1.v",
      "impl\/verilog\/compute_statistics.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/compute_statistics_v1_0\/data\/compute_statistics.mdd",
      "impl\/misc\/drivers\/compute_statistics_v1_0\/data\/compute_statistics.tcl",
      "impl\/misc\/drivers\/compute_statistics_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/compute_statistics_v1_0\/src\/xcompute_statistics.c",
      "impl\/misc\/drivers\/compute_statistics_v1_0\/src\/xcompute_statistics.h",
      "impl\/misc\/drivers\/compute_statistics_v1_0\/src\/xcompute_statistics_hw.h",
      "impl\/misc\/drivers\/compute_statistics_v1_0\/src\/xcompute_statistics_linux.c",
      "impl\/misc\/drivers\/compute_statistics_v1_0\/src\/xcompute_statistics_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/compute_statistics_ap_dadddsub_12_no_dsp_64_ip.tcl",
      "impl\/misc\/compute_statistics_ap_dcmp_2_no_dsp_64_ip.tcl",
      "impl\/misc\/compute_statistics_ap_ddiv_57_no_dsp_64_ip.tcl",
      "impl\/misc\/compute_statistics_ap_dmul_12_full_dsp_64_ip.tcl",
      "impl\/misc\/compute_statistics_ap_dsqrt_57_no_dsp_64_ip.tcl",
      "impl\/misc\/compute_statistics_ap_sitodp_5_no_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/compute_statistics.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": [
      "\/localhome\/jmack2545\/ece576b\/VitisHLS\/activity_hls\/activity_soln\/.debug\/vector_add.protoinst",
      "\/localhome\/jmack2545\/ece576b\/VitisHLS\/activity_hls\/activity_soln\/.debug\/compute_statistics.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "compute_statistics_ap_dadddsub_12_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 12 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name compute_statistics_ap_dadddsub_12_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "compute_statistics_ap_dcmp_2_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name compute_statistics_ap_dcmp_2_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "compute_statistics_ap_ddiv_57_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 57 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name compute_statistics_ap_ddiv_57_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "compute_statistics_ap_dmul_12_full_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 12 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name compute_statistics_ap_dmul_12_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "compute_statistics_ap_dsqrt_57_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 57 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name compute_statistics_ap_dsqrt_57_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "compute_statistics_ap_sitodp_5_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name compute_statistics_ap_sitodp_5_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_BUS_A",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "s_axi_BUS_A": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "14",
      "portPrefix": "s_axi_BUS_A_",
      "paramPrefix": "C_S_AXI_BUS_A_",
      "ports": [
        "s_axi_BUS_A_ARADDR",
        "s_axi_BUS_A_ARREADY",
        "s_axi_BUS_A_ARVALID",
        "s_axi_BUS_A_AWADDR",
        "s_axi_BUS_A_AWREADY",
        "s_axi_BUS_A_AWVALID",
        "s_axi_BUS_A_BREADY",
        "s_axi_BUS_A_BRESP",
        "s_axi_BUS_A_BVALID",
        "s_axi_BUS_A_RDATA",
        "s_axi_BUS_A_RREADY",
        "s_axi_BUS_A_RRESP",
        "s_axi_BUS_A_RVALID",
        "s_axi_BUS_A_WDATA",
        "s_axi_BUS_A_WREADY",
        "s_axi_BUS_A_WSTRB",
        "s_axi_BUS_A_WVALID"
      ],
      "memories": {"hr": {
          "offset": "8192",
          "range": "8192"
        }},
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "vals_i_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vals_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_i",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of vals_i"
            }]
        },
        {
          "offset": "0x44",
          "name": "vals_i_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vals_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_i",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of vals_i"
            }]
        },
        {
          "offset": "0x48",
          "name": "vals_i_3",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vals_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_i",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 95 to 64 of vals_i"
            }]
        },
        {
          "offset": "0x4c",
          "name": "vals_i_4",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vals_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_i",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 127 to 96 of vals_i"
            }]
        },
        {
          "offset": "0x50",
          "name": "vals_i_5",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vals_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_i",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 159 to 128 of vals_i"
            }]
        },
        {
          "offset": "0x54",
          "name": "vals_i_6",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vals_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_i",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 191 to 160 of vals_i"
            }]
        },
        {
          "offset": "0x58",
          "name": "vals_i_7",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vals_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_i",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 223 to 192 of vals_i"
            }]
        },
        {
          "offset": "0x5c",
          "name": "vals_i_8",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vals_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_i",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 255 to 224 of vals_i"
            }]
        },
        {
          "offset": "0x60",
          "name": "vals_i_9",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vals_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_i",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 287 to 256 of vals_i"
            }]
        },
        {
          "offset": "0x64",
          "name": "vals_i_10",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vals_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_i",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 319 to 288 of vals_i"
            }]
        },
        {
          "offset": "0x68",
          "name": "vals_i_11",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vals_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_i",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 351 to 320 of vals_i"
            }]
        },
        {
          "offset": "0x6c",
          "name": "vals_i_12",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vals_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_i",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 383 to 352 of vals_i"
            }]
        },
        {
          "offset": "0x70",
          "name": "vals_i_13",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vals_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_i",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 415 to 384 of vals_i"
            }]
        },
        {
          "offset": "0x74",
          "name": "vals_i_14",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vals_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_i",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 447 to 416 of vals_i"
            }]
        },
        {
          "offset": "0x78",
          "name": "vals_i_15",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vals_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_i",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 479 to 448 of vals_i"
            }]
        },
        {
          "offset": "0x7c",
          "name": "vals_i_16",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vals_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_i",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 511 to 480 of vals_i"
            }]
        },
        {
          "offset": "0x84",
          "name": "vals_o_1",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of vals_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_o",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 31 to 0 of vals_o"
            }]
        },
        {
          "offset": "0x88",
          "name": "vals_o_2",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of vals_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_o",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 63 to 32 of vals_o"
            }]
        },
        {
          "offset": "0x8c",
          "name": "vals_o_3",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of vals_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_o",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 95 to 64 of vals_o"
            }]
        },
        {
          "offset": "0x90",
          "name": "vals_o_4",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of vals_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_o",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 127 to 96 of vals_o"
            }]
        },
        {
          "offset": "0x94",
          "name": "vals_o_5",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of vals_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_o",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 159 to 128 of vals_o"
            }]
        },
        {
          "offset": "0x98",
          "name": "vals_o_6",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of vals_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_o",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 191 to 160 of vals_o"
            }]
        },
        {
          "offset": "0x9c",
          "name": "vals_o_7",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of vals_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_o",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 223 to 192 of vals_o"
            }]
        },
        {
          "offset": "0xa0",
          "name": "vals_o_8",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of vals_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_o",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 255 to 224 of vals_o"
            }]
        },
        {
          "offset": "0xa4",
          "name": "vals_o_9",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of vals_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_o",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 287 to 256 of vals_o"
            }]
        },
        {
          "offset": "0xa8",
          "name": "vals_o_10",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of vals_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_o",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 319 to 288 of vals_o"
            }]
        },
        {
          "offset": "0xac",
          "name": "vals_o_11",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of vals_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_o",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 351 to 320 of vals_o"
            }]
        },
        {
          "offset": "0xb0",
          "name": "vals_o_12",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of vals_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_o",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 383 to 352 of vals_o"
            }]
        },
        {
          "offset": "0xb4",
          "name": "vals_o_13",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of vals_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_o",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 415 to 384 of vals_o"
            }]
        },
        {
          "offset": "0xb8",
          "name": "vals_o_14",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of vals_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_o",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 447 to 416 of vals_o"
            }]
        },
        {
          "offset": "0xbc",
          "name": "vals_o_15",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of vals_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_o",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 479 to 448 of vals_o"
            }]
        },
        {
          "offset": "0xc0",
          "name": "vals_o_16",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of vals_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vals_o",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 511 to 480 of vals_o"
            }]
        },
        {
          "offset": "0xc4",
          "name": "vals_o_ctrl",
          "access": "R",
          "resetValue": "0x0",
          "description": "Control signal of vals_o",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "vals_o_ap_vld",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal vals_o_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "8192",
          "argName": "hr"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_BUS_A_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_AWADDR": {
      "dir": "in",
      "width": "14"
    },
    "s_axi_BUS_A_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_BUS_A_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_BUS_A_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_ARADDR": {
      "dir": "in",
      "width": "14"
    },
    "s_axi_BUS_A_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_BUS_A_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_BUS_A_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "compute_statistics"},
    "Info": {"compute_statistics": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"compute_statistics": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "2.00",
          "Uncertainty": "0.54",
          "Estimate": "3.928"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_26_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "13",
            "PipelineDepth": "16"
          },
          {
            "Name": "VITIS_LOOP_30_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "13",
            "PipelineDepth": "16"
          },
          {
            "Name": "VITIS_LOOP_43_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "13",
            "PipelineDepth": "44"
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "~0",
          "DSP": "20",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "10459",
          "AVAIL_FF": "548160",
          "UTIL_FF": "1",
          "LUT": "8639",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-04-22 01:36:28 MST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
