
RPISERP_DEMO_L011.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003064  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08003124  08003124  00013124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800319c  0800319c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800319c  0800319c  0001319c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080031a4  080031a4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031a4  080031a4  000131a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080031a8  080031a8  000131a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080031ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000180  20000070  0800321c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001f0  0800321c  000201f0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009955  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c68  00000000  00000000  000299ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007c8  00000000  00000000  0002b658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006e0  00000000  00000000  0002be20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011bbf  00000000  00000000  0002c500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bfa8  00000000  00000000  0003e0bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006521f  00000000  00000000  0004a067  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000af286  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001bbc  00000000  00000000  000af2d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800310c 	.word	0x0800310c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	0800310c 	.word	0x0800310c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_uldivmod>:
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d111      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	d10f      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d100      	bne.n	8000402 <__aeabi_uldivmod+0xe>
 8000400:	2800      	cmp	r0, #0
 8000402:	d002      	beq.n	800040a <__aeabi_uldivmod+0x16>
 8000404:	2100      	movs	r1, #0
 8000406:	43c9      	mvns	r1, r1
 8000408:	0008      	movs	r0, r1
 800040a:	b407      	push	{r0, r1, r2}
 800040c:	4802      	ldr	r0, [pc, #8]	; (8000418 <__aeabi_uldivmod+0x24>)
 800040e:	a102      	add	r1, pc, #8	; (adr r1, 8000418 <__aeabi_uldivmod+0x24>)
 8000410:	1840      	adds	r0, r0, r1
 8000412:	9002      	str	r0, [sp, #8]
 8000414:	bd03      	pop	{r0, r1, pc}
 8000416:	46c0      	nop			; (mov r8, r8)
 8000418:	ffffffd9 	.word	0xffffffd9
 800041c:	b403      	push	{r0, r1}
 800041e:	4668      	mov	r0, sp
 8000420:	b501      	push	{r0, lr}
 8000422:	9802      	ldr	r0, [sp, #8]
 8000424:	f000 f834 	bl	8000490 <__udivmoddi4>
 8000428:	9b01      	ldr	r3, [sp, #4]
 800042a:	469e      	mov	lr, r3
 800042c:	b002      	add	sp, #8
 800042e:	bc0c      	pop	{r2, r3}
 8000430:	4770      	bx	lr
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_lmul>:
 8000434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000436:	46ce      	mov	lr, r9
 8000438:	4647      	mov	r7, r8
 800043a:	b580      	push	{r7, lr}
 800043c:	0007      	movs	r7, r0
 800043e:	4699      	mov	r9, r3
 8000440:	0c3b      	lsrs	r3, r7, #16
 8000442:	469c      	mov	ip, r3
 8000444:	0413      	lsls	r3, r2, #16
 8000446:	0c1b      	lsrs	r3, r3, #16
 8000448:	001d      	movs	r5, r3
 800044a:	000e      	movs	r6, r1
 800044c:	4661      	mov	r1, ip
 800044e:	0400      	lsls	r0, r0, #16
 8000450:	0c14      	lsrs	r4, r2, #16
 8000452:	0c00      	lsrs	r0, r0, #16
 8000454:	4345      	muls	r5, r0
 8000456:	434b      	muls	r3, r1
 8000458:	4360      	muls	r0, r4
 800045a:	4361      	muls	r1, r4
 800045c:	18c0      	adds	r0, r0, r3
 800045e:	0c2c      	lsrs	r4, r5, #16
 8000460:	1820      	adds	r0, r4, r0
 8000462:	468c      	mov	ip, r1
 8000464:	4283      	cmp	r3, r0
 8000466:	d903      	bls.n	8000470 <__aeabi_lmul+0x3c>
 8000468:	2380      	movs	r3, #128	; 0x80
 800046a:	025b      	lsls	r3, r3, #9
 800046c:	4698      	mov	r8, r3
 800046e:	44c4      	add	ip, r8
 8000470:	4649      	mov	r1, r9
 8000472:	4379      	muls	r1, r7
 8000474:	4372      	muls	r2, r6
 8000476:	0c03      	lsrs	r3, r0, #16
 8000478:	4463      	add	r3, ip
 800047a:	042d      	lsls	r5, r5, #16
 800047c:	0c2d      	lsrs	r5, r5, #16
 800047e:	18c9      	adds	r1, r1, r3
 8000480:	0400      	lsls	r0, r0, #16
 8000482:	1940      	adds	r0, r0, r5
 8000484:	1889      	adds	r1, r1, r2
 8000486:	bcc0      	pop	{r6, r7}
 8000488:	46b9      	mov	r9, r7
 800048a:	46b0      	mov	r8, r6
 800048c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__udivmoddi4>:
 8000490:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000492:	4657      	mov	r7, sl
 8000494:	464e      	mov	r6, r9
 8000496:	4645      	mov	r5, r8
 8000498:	46de      	mov	lr, fp
 800049a:	b5e0      	push	{r5, r6, r7, lr}
 800049c:	0004      	movs	r4, r0
 800049e:	000d      	movs	r5, r1
 80004a0:	4692      	mov	sl, r2
 80004a2:	4699      	mov	r9, r3
 80004a4:	b083      	sub	sp, #12
 80004a6:	428b      	cmp	r3, r1
 80004a8:	d830      	bhi.n	800050c <__udivmoddi4+0x7c>
 80004aa:	d02d      	beq.n	8000508 <__udivmoddi4+0x78>
 80004ac:	4649      	mov	r1, r9
 80004ae:	4650      	mov	r0, sl
 80004b0:	f000 f8ba 	bl	8000628 <__clzdi2>
 80004b4:	0029      	movs	r1, r5
 80004b6:	0006      	movs	r6, r0
 80004b8:	0020      	movs	r0, r4
 80004ba:	f000 f8b5 	bl	8000628 <__clzdi2>
 80004be:	1a33      	subs	r3, r6, r0
 80004c0:	4698      	mov	r8, r3
 80004c2:	3b20      	subs	r3, #32
 80004c4:	469b      	mov	fp, r3
 80004c6:	d433      	bmi.n	8000530 <__udivmoddi4+0xa0>
 80004c8:	465a      	mov	r2, fp
 80004ca:	4653      	mov	r3, sl
 80004cc:	4093      	lsls	r3, r2
 80004ce:	4642      	mov	r2, r8
 80004d0:	001f      	movs	r7, r3
 80004d2:	4653      	mov	r3, sl
 80004d4:	4093      	lsls	r3, r2
 80004d6:	001e      	movs	r6, r3
 80004d8:	42af      	cmp	r7, r5
 80004da:	d83a      	bhi.n	8000552 <__udivmoddi4+0xc2>
 80004dc:	42af      	cmp	r7, r5
 80004de:	d100      	bne.n	80004e2 <__udivmoddi4+0x52>
 80004e0:	e078      	b.n	80005d4 <__udivmoddi4+0x144>
 80004e2:	465b      	mov	r3, fp
 80004e4:	1ba4      	subs	r4, r4, r6
 80004e6:	41bd      	sbcs	r5, r7
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	da00      	bge.n	80004ee <__udivmoddi4+0x5e>
 80004ec:	e075      	b.n	80005da <__udivmoddi4+0x14a>
 80004ee:	2200      	movs	r2, #0
 80004f0:	2300      	movs	r3, #0
 80004f2:	9200      	str	r2, [sp, #0]
 80004f4:	9301      	str	r3, [sp, #4]
 80004f6:	2301      	movs	r3, #1
 80004f8:	465a      	mov	r2, fp
 80004fa:	4093      	lsls	r3, r2
 80004fc:	9301      	str	r3, [sp, #4]
 80004fe:	2301      	movs	r3, #1
 8000500:	4642      	mov	r2, r8
 8000502:	4093      	lsls	r3, r2
 8000504:	9300      	str	r3, [sp, #0]
 8000506:	e028      	b.n	800055a <__udivmoddi4+0xca>
 8000508:	4282      	cmp	r2, r0
 800050a:	d9cf      	bls.n	80004ac <__udivmoddi4+0x1c>
 800050c:	2200      	movs	r2, #0
 800050e:	2300      	movs	r3, #0
 8000510:	9200      	str	r2, [sp, #0]
 8000512:	9301      	str	r3, [sp, #4]
 8000514:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000516:	2b00      	cmp	r3, #0
 8000518:	d001      	beq.n	800051e <__udivmoddi4+0x8e>
 800051a:	601c      	str	r4, [r3, #0]
 800051c:	605d      	str	r5, [r3, #4]
 800051e:	9800      	ldr	r0, [sp, #0]
 8000520:	9901      	ldr	r1, [sp, #4]
 8000522:	b003      	add	sp, #12
 8000524:	bcf0      	pop	{r4, r5, r6, r7}
 8000526:	46bb      	mov	fp, r7
 8000528:	46b2      	mov	sl, r6
 800052a:	46a9      	mov	r9, r5
 800052c:	46a0      	mov	r8, r4
 800052e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000530:	4642      	mov	r2, r8
 8000532:	2320      	movs	r3, #32
 8000534:	1a9b      	subs	r3, r3, r2
 8000536:	4652      	mov	r2, sl
 8000538:	40da      	lsrs	r2, r3
 800053a:	4641      	mov	r1, r8
 800053c:	0013      	movs	r3, r2
 800053e:	464a      	mov	r2, r9
 8000540:	408a      	lsls	r2, r1
 8000542:	0017      	movs	r7, r2
 8000544:	4642      	mov	r2, r8
 8000546:	431f      	orrs	r7, r3
 8000548:	4653      	mov	r3, sl
 800054a:	4093      	lsls	r3, r2
 800054c:	001e      	movs	r6, r3
 800054e:	42af      	cmp	r7, r5
 8000550:	d9c4      	bls.n	80004dc <__udivmoddi4+0x4c>
 8000552:	2200      	movs	r2, #0
 8000554:	2300      	movs	r3, #0
 8000556:	9200      	str	r2, [sp, #0]
 8000558:	9301      	str	r3, [sp, #4]
 800055a:	4643      	mov	r3, r8
 800055c:	2b00      	cmp	r3, #0
 800055e:	d0d9      	beq.n	8000514 <__udivmoddi4+0x84>
 8000560:	07fb      	lsls	r3, r7, #31
 8000562:	0872      	lsrs	r2, r6, #1
 8000564:	431a      	orrs	r2, r3
 8000566:	4646      	mov	r6, r8
 8000568:	087b      	lsrs	r3, r7, #1
 800056a:	e00e      	b.n	800058a <__udivmoddi4+0xfa>
 800056c:	42ab      	cmp	r3, r5
 800056e:	d101      	bne.n	8000574 <__udivmoddi4+0xe4>
 8000570:	42a2      	cmp	r2, r4
 8000572:	d80c      	bhi.n	800058e <__udivmoddi4+0xfe>
 8000574:	1aa4      	subs	r4, r4, r2
 8000576:	419d      	sbcs	r5, r3
 8000578:	2001      	movs	r0, #1
 800057a:	1924      	adds	r4, r4, r4
 800057c:	416d      	adcs	r5, r5
 800057e:	2100      	movs	r1, #0
 8000580:	3e01      	subs	r6, #1
 8000582:	1824      	adds	r4, r4, r0
 8000584:	414d      	adcs	r5, r1
 8000586:	2e00      	cmp	r6, #0
 8000588:	d006      	beq.n	8000598 <__udivmoddi4+0x108>
 800058a:	42ab      	cmp	r3, r5
 800058c:	d9ee      	bls.n	800056c <__udivmoddi4+0xdc>
 800058e:	3e01      	subs	r6, #1
 8000590:	1924      	adds	r4, r4, r4
 8000592:	416d      	adcs	r5, r5
 8000594:	2e00      	cmp	r6, #0
 8000596:	d1f8      	bne.n	800058a <__udivmoddi4+0xfa>
 8000598:	9800      	ldr	r0, [sp, #0]
 800059a:	9901      	ldr	r1, [sp, #4]
 800059c:	465b      	mov	r3, fp
 800059e:	1900      	adds	r0, r0, r4
 80005a0:	4169      	adcs	r1, r5
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	db24      	blt.n	80005f0 <__udivmoddi4+0x160>
 80005a6:	002b      	movs	r3, r5
 80005a8:	465a      	mov	r2, fp
 80005aa:	4644      	mov	r4, r8
 80005ac:	40d3      	lsrs	r3, r2
 80005ae:	002a      	movs	r2, r5
 80005b0:	40e2      	lsrs	r2, r4
 80005b2:	001c      	movs	r4, r3
 80005b4:	465b      	mov	r3, fp
 80005b6:	0015      	movs	r5, r2
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	db2a      	blt.n	8000612 <__udivmoddi4+0x182>
 80005bc:	0026      	movs	r6, r4
 80005be:	409e      	lsls	r6, r3
 80005c0:	0033      	movs	r3, r6
 80005c2:	0026      	movs	r6, r4
 80005c4:	4647      	mov	r7, r8
 80005c6:	40be      	lsls	r6, r7
 80005c8:	0032      	movs	r2, r6
 80005ca:	1a80      	subs	r0, r0, r2
 80005cc:	4199      	sbcs	r1, r3
 80005ce:	9000      	str	r0, [sp, #0]
 80005d0:	9101      	str	r1, [sp, #4]
 80005d2:	e79f      	b.n	8000514 <__udivmoddi4+0x84>
 80005d4:	42a3      	cmp	r3, r4
 80005d6:	d8bc      	bhi.n	8000552 <__udivmoddi4+0xc2>
 80005d8:	e783      	b.n	80004e2 <__udivmoddi4+0x52>
 80005da:	4642      	mov	r2, r8
 80005dc:	2320      	movs	r3, #32
 80005de:	2100      	movs	r1, #0
 80005e0:	1a9b      	subs	r3, r3, r2
 80005e2:	2200      	movs	r2, #0
 80005e4:	9100      	str	r1, [sp, #0]
 80005e6:	9201      	str	r2, [sp, #4]
 80005e8:	2201      	movs	r2, #1
 80005ea:	40da      	lsrs	r2, r3
 80005ec:	9201      	str	r2, [sp, #4]
 80005ee:	e786      	b.n	80004fe <__udivmoddi4+0x6e>
 80005f0:	4642      	mov	r2, r8
 80005f2:	2320      	movs	r3, #32
 80005f4:	1a9b      	subs	r3, r3, r2
 80005f6:	002a      	movs	r2, r5
 80005f8:	4646      	mov	r6, r8
 80005fa:	409a      	lsls	r2, r3
 80005fc:	0023      	movs	r3, r4
 80005fe:	40f3      	lsrs	r3, r6
 8000600:	4644      	mov	r4, r8
 8000602:	4313      	orrs	r3, r2
 8000604:	002a      	movs	r2, r5
 8000606:	40e2      	lsrs	r2, r4
 8000608:	001c      	movs	r4, r3
 800060a:	465b      	mov	r3, fp
 800060c:	0015      	movs	r5, r2
 800060e:	2b00      	cmp	r3, #0
 8000610:	dad4      	bge.n	80005bc <__udivmoddi4+0x12c>
 8000612:	4642      	mov	r2, r8
 8000614:	002f      	movs	r7, r5
 8000616:	2320      	movs	r3, #32
 8000618:	0026      	movs	r6, r4
 800061a:	4097      	lsls	r7, r2
 800061c:	1a9b      	subs	r3, r3, r2
 800061e:	40de      	lsrs	r6, r3
 8000620:	003b      	movs	r3, r7
 8000622:	4333      	orrs	r3, r6
 8000624:	e7cd      	b.n	80005c2 <__udivmoddi4+0x132>
 8000626:	46c0      	nop			; (mov r8, r8)

08000628 <__clzdi2>:
 8000628:	b510      	push	{r4, lr}
 800062a:	2900      	cmp	r1, #0
 800062c:	d103      	bne.n	8000636 <__clzdi2+0xe>
 800062e:	f000 f807 	bl	8000640 <__clzsi2>
 8000632:	3020      	adds	r0, #32
 8000634:	e002      	b.n	800063c <__clzdi2+0x14>
 8000636:	0008      	movs	r0, r1
 8000638:	f000 f802 	bl	8000640 <__clzsi2>
 800063c:	bd10      	pop	{r4, pc}
 800063e:	46c0      	nop			; (mov r8, r8)

08000640 <__clzsi2>:
 8000640:	211c      	movs	r1, #28
 8000642:	2301      	movs	r3, #1
 8000644:	041b      	lsls	r3, r3, #16
 8000646:	4298      	cmp	r0, r3
 8000648:	d301      	bcc.n	800064e <__clzsi2+0xe>
 800064a:	0c00      	lsrs	r0, r0, #16
 800064c:	3910      	subs	r1, #16
 800064e:	0a1b      	lsrs	r3, r3, #8
 8000650:	4298      	cmp	r0, r3
 8000652:	d301      	bcc.n	8000658 <__clzsi2+0x18>
 8000654:	0a00      	lsrs	r0, r0, #8
 8000656:	3908      	subs	r1, #8
 8000658:	091b      	lsrs	r3, r3, #4
 800065a:	4298      	cmp	r0, r3
 800065c:	d301      	bcc.n	8000662 <__clzsi2+0x22>
 800065e:	0900      	lsrs	r0, r0, #4
 8000660:	3904      	subs	r1, #4
 8000662:	a202      	add	r2, pc, #8	; (adr r2, 800066c <__clzsi2+0x2c>)
 8000664:	5c10      	ldrb	r0, [r2, r0]
 8000666:	1840      	adds	r0, r0, r1
 8000668:	4770      	bx	lr
 800066a:	46c0      	nop			; (mov r8, r8)
 800066c:	02020304 	.word	0x02020304
 8000670:	01010101 	.word	0x01010101
	...

0800067c <RSP_Init>:


// initialization of UART interface
// It is assumed that the linkage of DMA channel with UART is already done by CubeMX generated code !
void RSP_Init(UART_HandleTypeDef* Uart, DMA_Channel_TypeDef* TxDma, DMA_Channel_TypeDef* RxDma)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b084      	sub	sp, #16
 8000680:	af00      	add	r7, sp, #0
 8000682:	60f8      	str	r0, [r7, #12]
 8000684:	60b9      	str	r1, [r7, #8]
 8000686:	607a      	str	r2, [r7, #4]

  mRspUart = Uart;
 8000688:	4b2e      	ldr	r3, [pc, #184]	; (8000744 <RSP_Init+0xc8>)
 800068a:	68fa      	ldr	r2, [r7, #12]
 800068c:	601a      	str	r2, [r3, #0]
  mTxDma = TxDma;
 800068e:	4b2e      	ldr	r3, [pc, #184]	; (8000748 <RSP_Init+0xcc>)
 8000690:	68ba      	ldr	r2, [r7, #8]
 8000692:	601a      	str	r2, [r3, #0]
  mRxDma = RxDma;
 8000694:	4b2d      	ldr	r3, [pc, #180]	; (800074c <RSP_Init+0xd0>)
 8000696:	687a      	ldr	r2, [r7, #4]
 8000698:	601a      	str	r2, [r3, #0]


  mTransmitFifo = CB_Create(RSP_PACKET_SIZE, 10);
 800069a:	210a      	movs	r1, #10
 800069c:	200e      	movs	r0, #14
 800069e:	f000 fa1f 	bl	8000ae0 <CB_Create>
 80006a2:	0002      	movs	r2, r0
 80006a4:	4b2a      	ldr	r3, [pc, #168]	; (8000750 <RSP_Init+0xd4>)
 80006a6:	601a      	str	r2, [r3, #0]
  if (mTransmitFifo == NULL)
  {
     // TBD error
  }
  mReceiveFifo = CB_Create(RSP_PACKET_SIZE, 10);
 80006a8:	210a      	movs	r1, #10
 80006aa:	200e      	movs	r0, #14
 80006ac:	f000 fa18 	bl	8000ae0 <CB_Create>
 80006b0:	0002      	movs	r2, r0
 80006b2:	4b28      	ldr	r3, [pc, #160]	; (8000754 <RSP_Init+0xd8>)
 80006b4:	601a      	str	r2, [r3, #0]
  if (mReceiveFifo == NULL)
  {
      // TBD error
  }

  InitUartPeripheral();
 80006b6:	f000 f8d9 	bl	800086c <InitUartPeripheral>

  mTxBusy = false;
 80006ba:	4b27      	ldr	r3, [pc, #156]	; (8000758 <RSP_Init+0xdc>)
 80006bc:	2200      	movs	r2, #0
 80006be:	701a      	strb	r2, [r3, #0]
  mRxBusy = false;
 80006c0:	4b26      	ldr	r3, [pc, #152]	; (800075c <RSP_Init+0xe0>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	701a      	strb	r2, [r3, #0]

  // enable receiver

  //configure RX DMA
  mRxDma->CCR = DMA_CCR_MINC;  // memory auto increment, no rx DMA interupts are enabled
 80006c6:	4b21      	ldr	r3, [pc, #132]	; (800074c <RSP_Init+0xd0>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	2280      	movs	r2, #128	; 0x80
 80006cc:	601a      	str	r2, [r3, #0]
  mRxDma->CPAR = (uint32_t)(&(Uart->Instance->RDR));
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	3324      	adds	r3, #36	; 0x24
 80006d4:	001a      	movs	r2, r3
 80006d6:	4b1d      	ldr	r3, [pc, #116]	; (800074c <RSP_Init+0xd0>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	609a      	str	r2, [r3, #8]
  mRxDma->CMAR = (uint32_t)(mRxData);
 80006dc:	4b1b      	ldr	r3, [pc, #108]	; (800074c <RSP_Init+0xd0>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	4a1f      	ldr	r2, [pc, #124]	; (8000760 <RSP_Init+0xe4>)
 80006e2:	60da      	str	r2, [r3, #12]
  StartReciever();
 80006e4:	f000 f8f8 	bl	80008d8 <StartReciever>

  // configure TX DMA
  mTxDma->CCR = DMA_CCR_MINC | DMA_CCR_TCIE | DMA_CCR_DIR;
 80006e8:	4b17      	ldr	r3, [pc, #92]	; (8000748 <RSP_Init+0xcc>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	2292      	movs	r2, #146	; 0x92
 80006ee:	601a      	str	r2, [r3, #0]
  mTxDma->CMAR = (uint32_t)(mTxData);
 80006f0:	4b15      	ldr	r3, [pc, #84]	; (8000748 <RSP_Init+0xcc>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4a1b      	ldr	r2, [pc, #108]	; (8000764 <RSP_Init+0xe8>)
 80006f6:	60da      	str	r2, [r3, #12]
  mTxDma->CPAR = (uint32_t)(&(Uart->Instance->TDR));
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	3328      	adds	r3, #40	; 0x28
 80006fe:	001a      	movs	r2, r3
 8000700:	4b11      	ldr	r3, [pc, #68]	; (8000748 <RSP_Init+0xcc>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	609a      	str	r2, [r3, #8]


  mRspUart->Instance->CR1 &= ~USART_CR1_UE;  // disable uart
 8000706:	4b0f      	ldr	r3, [pc, #60]	; (8000744 <RSP_Init+0xc8>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	4b0d      	ldr	r3, [pc, #52]	; (8000744 <RSP_Init+0xc8>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	2101      	movs	r1, #1
 8000716:	438a      	bics	r2, r1
 8000718:	601a      	str	r2, [r3, #0]
  mRspUart->Instance->CR2 = 0x00;
 800071a:	4b0a      	ldr	r3, [pc, #40]	; (8000744 <RSP_Init+0xc8>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	2200      	movs	r2, #0
 8000722:	605a      	str	r2, [r3, #4]
  mRspUart->Instance->CR3 = USART_CR3_OVRDIS| USART_CR3_DMAR | USART_CR3_DMAT;  // enable DMAs
 8000724:	4b07      	ldr	r3, [pc, #28]	; (8000744 <RSP_Init+0xc8>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	2286      	movs	r2, #134	; 0x86
 800072c:	0152      	lsls	r2, r2, #5
 800072e:	609a      	str	r2, [r3, #8]
  mRspUart->Instance->CR1 = USART_CR1_IDLEIE | USART_CR1_RE | USART_CR1_UE;  // Idle interrupt enabled
 8000730:	4b04      	ldr	r3, [pc, #16]	; (8000744 <RSP_Init+0xc8>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	2215      	movs	r2, #21
 8000738:	601a      	str	r2, [r3, #0]

}
 800073a:	46c0      	nop			; (mov r8, r8)
 800073c:	46bd      	mov	sp, r7
 800073e:	b004      	add	sp, #16
 8000740:	bd80      	pop	{r7, pc}
 8000742:	46c0      	nop			; (mov r8, r8)
 8000744:	20000094 	.word	0x20000094
 8000748:	20000098 	.word	0x20000098
 800074c:	2000009c 	.word	0x2000009c
 8000750:	2000008c 	.word	0x2000008c
 8000754:	20000090 	.word	0x20000090
 8000758:	200000a0 	.word	0x200000a0
 800075c:	200000a1 	.word	0x200000a1
 8000760:	200000a4 	.word	0x200000a4
 8000764:	200000b4 	.word	0x200000b4

08000768 <RSP_Send>:


void RSP_Send(uint8_t* data, uint8_t length)
{
 8000768:	b5b0      	push	{r4, r5, r7, lr}
 800076a:	b086      	sub	sp, #24
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
 8000770:	000a      	movs	r2, r1
 8000772:	1cfb      	adds	r3, r7, #3
 8000774:	701a      	strb	r2, [r3, #0]
  uint8_t txPacket[RSP_PACKET_SIZE];
  if (length <= RSP_PACKET_SIZE - 4)
 8000776:	1cfb      	adds	r3, r7, #3
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	2b0a      	cmp	r3, #10
 800077c:	d829      	bhi.n	80007d2 <RSP_Send+0x6a>
  {
    txPacket[0] = RSP_MSG_START_B1;
 800077e:	2508      	movs	r5, #8
 8000780:	197b      	adds	r3, r7, r5
 8000782:	227f      	movs	r2, #127	; 0x7f
 8000784:	701a      	strb	r2, [r3, #0]
    txPacket[1] = RSP_MSG_START_B2;
 8000786:	197b      	adds	r3, r7, r5
 8000788:	22aa      	movs	r2, #170	; 0xaa
 800078a:	705a      	strb	r2, [r3, #1]
    txPacket[2] = length;
 800078c:	197b      	adds	r3, r7, r5
 800078e:	1cfa      	adds	r2, r7, #3
 8000790:	7812      	ldrb	r2, [r2, #0]
 8000792:	709a      	strb	r2, [r3, #2]
    memcpy(&(txPacket[3]), data, length);
 8000794:	1cfb      	adds	r3, r7, #3
 8000796:	781a      	ldrb	r2, [r3, #0]
 8000798:	6879      	ldr	r1, [r7, #4]
 800079a:	197b      	adds	r3, r7, r5
 800079c:	3303      	adds	r3, #3
 800079e:	0018      	movs	r0, r3
 80007a0:	f002 fbe6 	bl	8002f70 <memcpy>
    txPacket[length + 3] = Checksum(txPacket, length +3 );
 80007a4:	1cfb      	adds	r3, r7, #3
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	3303      	adds	r3, #3
 80007aa:	b2da      	uxtb	r2, r3
 80007ac:	1cfb      	adds	r3, r7, #3
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	1cdc      	adds	r4, r3, #3
 80007b2:	197b      	adds	r3, r7, r5
 80007b4:	0011      	movs	r1, r2
 80007b6:	0018      	movs	r0, r3
 80007b8:	f000 f8ee 	bl	8000998 <Checksum>
 80007bc:	0003      	movs	r3, r0
 80007be:	001a      	movs	r2, r3
 80007c0:	197b      	adds	r3, r7, r5
 80007c2:	551a      	strb	r2, [r3, r4]
    CB_Put(mTransmitFifo, txPacket);
 80007c4:	4b05      	ldr	r3, [pc, #20]	; (80007dc <RSP_Send+0x74>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	197a      	adds	r2, r7, r5
 80007ca:	0011      	movs	r1, r2
 80007cc:	0018      	movs	r0, r3
 80007ce:	f000 fa0f 	bl	8000bf0 <CB_Put>
  }
  else
  {
    // TBD error
  }
}
 80007d2:	46c0      	nop			; (mov r8, r8)
 80007d4:	46bd      	mov	sp, r7
 80007d6:	b006      	add	sp, #24
 80007d8:	bdb0      	pop	{r4, r5, r7, pc}
 80007da:	46c0      	nop			; (mov r8, r8)
 80007dc:	2000008c 	.word	0x2000008c

080007e0 <RSP_TransmitFromFifo>:


// function to be called periodically from the scheduler (i.e every 5ms)
void RSP_TransmitFromFifo(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  if(mTxBusy == true)  // if transmitter is busy return
 80007e4:	4b0b      	ldr	r3, [pc, #44]	; (8000814 <RSP_TransmitFromFifo+0x34>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d110      	bne.n	800080e <RSP_TransmitFromFifo+0x2e>
  {
    return;
  }

  if(0 == CB_Get(mTransmitFifo, mTxData))  // if some packet is found in Tx fifo
 80007ec:	4b0a      	ldr	r3, [pc, #40]	; (8000818 <RSP_TransmitFromFifo+0x38>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4a0a      	ldr	r2, [pc, #40]	; (800081c <RSP_TransmitFromFifo+0x3c>)
 80007f2:	0011      	movs	r1, r2
 80007f4:	0018      	movs	r0, r3
 80007f6:	f000 f9be 	bl	8000b76 <CB_Get>
 80007fa:	1e03      	subs	r3, r0, #0
 80007fc:	d108      	bne.n	8000810 <RSP_TransmitFromFifo+0x30>
  {
    StartTransmiter(mTxData[2] + 4); // size = num of databytes + 2 header bytes + length byte + checksum
 80007fe:	4b07      	ldr	r3, [pc, #28]	; (800081c <RSP_TransmitFromFifo+0x3c>)
 8000800:	789b      	ldrb	r3, [r3, #2]
 8000802:	3304      	adds	r3, #4
 8000804:	b2db      	uxtb	r3, r3
 8000806:	0018      	movs	r0, r3
 8000808:	f000 f88a 	bl	8000920 <StartTransmiter>
 800080c:	e000      	b.n	8000810 <RSP_TransmitFromFifo+0x30>
    return;
 800080e:	46c0      	nop			; (mov r8, r8)
  }
}
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	200000a0 	.word	0x200000a0
 8000818:	2000008c 	.word	0x2000008c
 800081c:	200000b4 	.word	0x200000b4

08000820 <RSP_GetMessage>:


bool RSP_GetMessage(uint8_t* data, uint8_t* length)
{
 8000820:	b590      	push	{r4, r7, lr}
 8000822:	b087      	sub	sp, #28
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
 8000828:	6039      	str	r1, [r7, #0]
  uint8_t rxPacket[RSP_PACKET_SIZE];
  if (0 == CB_Get(mReceiveFifo, rxPacket))
 800082a:	4b0f      	ldr	r3, [pc, #60]	; (8000868 <RSP_GetMessage+0x48>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	2408      	movs	r4, #8
 8000830:	193a      	adds	r2, r7, r4
 8000832:	0011      	movs	r1, r2
 8000834:	0018      	movs	r0, r3
 8000836:	f000 f99e 	bl	8000b76 <CB_Get>
 800083a:	1e03      	subs	r3, r0, #0
 800083c:	d10e      	bne.n	800085c <RSP_GetMessage+0x3c>
  {
    *length = rxPacket[0];
 800083e:	193b      	adds	r3, r7, r4
 8000840:	781a      	ldrb	r2, [r3, #0]
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	701a      	strb	r2, [r3, #0]
    memcpy(data ,&(rxPacket[1]),rxPacket[0]);
 8000846:	193b      	adds	r3, r7, r4
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	001a      	movs	r2, r3
 800084c:	193b      	adds	r3, r7, r4
 800084e:	1c59      	adds	r1, r3, #1
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	0018      	movs	r0, r3
 8000854:	f002 fb8c 	bl	8002f70 <memcpy>
    return true;
 8000858:	2301      	movs	r3, #1
 800085a:	e000      	b.n	800085e <RSP_GetMessage+0x3e>
  }
  else
  {
    return false;
 800085c:	2300      	movs	r3, #0
  }
}
 800085e:	0018      	movs	r0, r3
 8000860:	46bd      	mov	sp, r7
 8000862:	b007      	add	sp, #28
 8000864:	bd90      	pop	{r4, r7, pc}
 8000866:	46c0      	nop			; (mov r8, r8)
 8000868:	20000090 	.word	0x20000090

0800086c <InitUartPeripheral>:



void InitUartPeripheral(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
 // mRspUart->Instance = USART2;
  mRspUart->Init.BaudRate = RSP_BAUD_RATE;
 8000870:	4b18      	ldr	r3, [pc, #96]	; (80008d4 <InitUartPeripheral+0x68>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	22e1      	movs	r2, #225	; 0xe1
 8000876:	0252      	lsls	r2, r2, #9
 8000878:	605a      	str	r2, [r3, #4]
  mRspUart->Init.WordLength = UART_WORDLENGTH_8B;
 800087a:	4b16      	ldr	r3, [pc, #88]	; (80008d4 <InitUartPeripheral+0x68>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	2200      	movs	r2, #0
 8000880:	609a      	str	r2, [r3, #8]
  mRspUart->Init.StopBits = UART_STOPBITS_1;
 8000882:	4b14      	ldr	r3, [pc, #80]	; (80008d4 <InitUartPeripheral+0x68>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	2200      	movs	r2, #0
 8000888:	60da      	str	r2, [r3, #12]
  mRspUart->Init.Parity = UART_PARITY_NONE;
 800088a:	4b12      	ldr	r3, [pc, #72]	; (80008d4 <InitUartPeripheral+0x68>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	2200      	movs	r2, #0
 8000890:	611a      	str	r2, [r3, #16]
  mRspUart->Init.Mode = UART_MODE_TX_RX;
 8000892:	4b10      	ldr	r3, [pc, #64]	; (80008d4 <InitUartPeripheral+0x68>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	220c      	movs	r2, #12
 8000898:	615a      	str	r2, [r3, #20]
  mRspUart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800089a:	4b0e      	ldr	r3, [pc, #56]	; (80008d4 <InitUartPeripheral+0x68>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	2200      	movs	r2, #0
 80008a0:	619a      	str	r2, [r3, #24]
  mRspUart->Init.OverSampling = UART_OVERSAMPLING_16;
 80008a2:	4b0c      	ldr	r3, [pc, #48]	; (80008d4 <InitUartPeripheral+0x68>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	2200      	movs	r2, #0
 80008a8:	61da      	str	r2, [r3, #28]
  mRspUart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008aa:	4b0a      	ldr	r3, [pc, #40]	; (80008d4 <InitUartPeripheral+0x68>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	2200      	movs	r2, #0
 80008b0:	621a      	str	r2, [r3, #32]
  mRspUart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008b2:	4b08      	ldr	r3, [pc, #32]	; (80008d4 <InitUartPeripheral+0x68>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	2200      	movs	r2, #0
 80008b8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(mRspUart) != HAL_OK)
 80008ba:	4b06      	ldr	r3, [pc, #24]	; (80008d4 <InitUartPeripheral+0x68>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	0018      	movs	r0, r3
 80008c0:	f001 fec4 	bl	800264c <HAL_UART_Init>
 80008c4:	1e03      	subs	r3, r0, #0
 80008c6:	d001      	beq.n	80008cc <InitUartPeripheral+0x60>
  {
    Error_Handler();
 80008c8:	f000 fb10 	bl	8000eec <Error_Handler>
  }
}
 80008cc:	46c0      	nop			; (mov r8, r8)
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	46c0      	nop			; (mov r8, r8)
 80008d4:	20000094 	.word	0x20000094

080008d8 <StartReciever>:


void StartReciever(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  mRxDma->CNDTR = RSP_PACKET_SIZE;
 80008dc:	4b0d      	ldr	r3, [pc, #52]	; (8000914 <StartReciever+0x3c>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	220e      	movs	r2, #14
 80008e2:	605a      	str	r2, [r3, #4]
  mRxDma->CCR |= DMA_CCR_EN;  // enable DMA channel
 80008e4:	4b0b      	ldr	r3, [pc, #44]	; (8000914 <StartReciever+0x3c>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	681a      	ldr	r2, [r3, #0]
 80008ea:	4b0a      	ldr	r3, [pc, #40]	; (8000914 <StartReciever+0x3c>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	2101      	movs	r1, #1
 80008f0:	430a      	orrs	r2, r1
 80008f2:	601a      	str	r2, [r3, #0]
  mRspUart->Instance->CR1 |= USART_CR1_IDLEIE | USART_CR1_RE | USART_CR1_UE;  // Idle interrupt enabled
 80008f4:	4b08      	ldr	r3, [pc, #32]	; (8000918 <StartReciever+0x40>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	681a      	ldr	r2, [r3, #0]
 80008fc:	4b06      	ldr	r3, [pc, #24]	; (8000918 <StartReciever+0x40>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	2115      	movs	r1, #21
 8000904:	430a      	orrs	r2, r1
 8000906:	601a      	str	r2, [r3, #0]
  mRxBusy = true;
 8000908:	4b04      	ldr	r3, [pc, #16]	; (800091c <StartReciever+0x44>)
 800090a:	2201      	movs	r2, #1
 800090c:	701a      	strb	r2, [r3, #0]
}
 800090e:	46c0      	nop			; (mov r8, r8)
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	2000009c 	.word	0x2000009c
 8000918:	20000094 	.word	0x20000094
 800091c:	200000a1 	.word	0x200000a1

08000920 <StartTransmiter>:

void StartTransmiter(uint8_t size)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0
 8000926:	0002      	movs	r2, r0
 8000928:	1dfb      	adds	r3, r7, #7
 800092a:	701a      	strb	r2, [r3, #0]
  if (size <= RSP_PACKET_SIZE)
 800092c:	1dfb      	adds	r3, r7, #7
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	2b0e      	cmp	r3, #14
 8000932:	d826      	bhi.n	8000982 <StartTransmiter+0x62>
  {
    mTxBusy = true;
 8000934:	4b15      	ldr	r3, [pc, #84]	; (800098c <StartTransmiter+0x6c>)
 8000936:	2201      	movs	r2, #1
 8000938:	701a      	strb	r2, [r3, #0]
    mTxDma->CCR &= ~DMA_CCR_EN;  // disable dma
 800093a:	4b15      	ldr	r3, [pc, #84]	; (8000990 <StartTransmiter+0x70>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	681a      	ldr	r2, [r3, #0]
 8000940:	4b13      	ldr	r3, [pc, #76]	; (8000990 <StartTransmiter+0x70>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	2101      	movs	r1, #1
 8000946:	438a      	bics	r2, r1
 8000948:	601a      	str	r2, [r3, #0]
    mTxDma->CNDTR = size;
 800094a:	4b11      	ldr	r3, [pc, #68]	; (8000990 <StartTransmiter+0x70>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	1dfa      	adds	r2, r7, #7
 8000950:	7812      	ldrb	r2, [r2, #0]
 8000952:	605a      	str	r2, [r3, #4]
    mRspUart->Instance->ICR = USART_ICR_TCCF;
 8000954:	4b0f      	ldr	r3, [pc, #60]	; (8000994 <StartTransmiter+0x74>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	2240      	movs	r2, #64	; 0x40
 800095c:	621a      	str	r2, [r3, #32]
    mTxDma->CCR |= DMA_CCR_EN;  // enable DMA channel
 800095e:	4b0c      	ldr	r3, [pc, #48]	; (8000990 <StartTransmiter+0x70>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	681a      	ldr	r2, [r3, #0]
 8000964:	4b0a      	ldr	r3, [pc, #40]	; (8000990 <StartTransmiter+0x70>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	2101      	movs	r1, #1
 800096a:	430a      	orrs	r2, r1
 800096c:	601a      	str	r2, [r3, #0]
    mRspUart->Instance->CR1 |= USART_CR1_TCIE | USART_CR1_TE | USART_CR1_UE;  // TCinterrupt enabled
 800096e:	4b09      	ldr	r3, [pc, #36]	; (8000994 <StartTransmiter+0x74>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	681a      	ldr	r2, [r3, #0]
 8000976:	4b07      	ldr	r3, [pc, #28]	; (8000994 <StartTransmiter+0x74>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	2149      	movs	r1, #73	; 0x49
 800097e:	430a      	orrs	r2, r1
 8000980:	601a      	str	r2, [r3, #0]
  }
}
 8000982:	46c0      	nop			; (mov r8, r8)
 8000984:	46bd      	mov	sp, r7
 8000986:	b002      	add	sp, #8
 8000988:	bd80      	pop	{r7, pc}
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	200000a0 	.word	0x200000a0
 8000990:	20000098 	.word	0x20000098
 8000994:	20000094 	.word	0x20000094

08000998 <Checksum>:


uint8_t Checksum(uint8_t* data, uint8_t length)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b084      	sub	sp, #16
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
 80009a0:	000a      	movs	r2, r1
 80009a2:	1cfb      	adds	r3, r7, #3
 80009a4:	701a      	strb	r2, [r3, #0]
  uint8_t i,chsum;
  chsum = 0;
 80009a6:	230e      	movs	r3, #14
 80009a8:	18fb      	adds	r3, r7, r3
 80009aa:	2200      	movs	r2, #0
 80009ac:	701a      	strb	r2, [r3, #0]
  for(i = 0;i < length; i++)
 80009ae:	230f      	movs	r3, #15
 80009b0:	18fb      	adds	r3, r7, r3
 80009b2:	2200      	movs	r2, #0
 80009b4:	701a      	strb	r2, [r3, #0]
 80009b6:	e010      	b.n	80009da <Checksum+0x42>
  {
    chsum += data[i];
 80009b8:	200f      	movs	r0, #15
 80009ba:	183b      	adds	r3, r7, r0
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	687a      	ldr	r2, [r7, #4]
 80009c0:	18d3      	adds	r3, r2, r3
 80009c2:	7819      	ldrb	r1, [r3, #0]
 80009c4:	220e      	movs	r2, #14
 80009c6:	18bb      	adds	r3, r7, r2
 80009c8:	18ba      	adds	r2, r7, r2
 80009ca:	7812      	ldrb	r2, [r2, #0]
 80009cc:	188a      	adds	r2, r1, r2
 80009ce:	701a      	strb	r2, [r3, #0]
  for(i = 0;i < length; i++)
 80009d0:	183b      	adds	r3, r7, r0
 80009d2:	781a      	ldrb	r2, [r3, #0]
 80009d4:	183b      	adds	r3, r7, r0
 80009d6:	3201      	adds	r2, #1
 80009d8:	701a      	strb	r2, [r3, #0]
 80009da:	230f      	movs	r3, #15
 80009dc:	18fa      	adds	r2, r7, r3
 80009de:	1cfb      	adds	r3, r7, #3
 80009e0:	7812      	ldrb	r2, [r2, #0]
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	429a      	cmp	r2, r3
 80009e6:	d3e7      	bcc.n	80009b8 <Checksum+0x20>
  }
  return chsum;
 80009e8:	230e      	movs	r3, #14
 80009ea:	18fb      	adds	r3, r7, r3
 80009ec:	781b      	ldrb	r3, [r3, #0]
}
 80009ee:	0018      	movs	r0, r3
 80009f0:	46bd      	mov	sp, r7
 80009f2:	b004      	add	sp, #16
 80009f4:	bd80      	pop	{r7, pc}
	...

080009f8 <USART2_IRQHandler>:


/* Hard-coded IRQ handlers of DMA channels and UART*/

void USART2_IRQHandler(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
  if (mRspUart->Instance->ISR & USART_ISR_IDLE)   // Rx Idle interrupt
 80009fe:	4b23      	ldr	r3, [pc, #140]	; (8000a8c <USART2_IRQHandler+0x94>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	69db      	ldr	r3, [r3, #28]
 8000a06:	2210      	movs	r2, #16
 8000a08:	4013      	ands	r3, r2
 8000a0a:	d02c      	beq.n	8000a66 <USART2_IRQHandler+0x6e>
  {
    uint8_t rxSize = RSP_PACKET_SIZE - mRxDma->CNDTR;
 8000a0c:	4b20      	ldr	r3, [pc, #128]	; (8000a90 <USART2_IRQHandler+0x98>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	685b      	ldr	r3, [r3, #4]
 8000a12:	b2da      	uxtb	r2, r3
 8000a14:	1dfb      	adds	r3, r7, #7
 8000a16:	210e      	movs	r1, #14
 8000a18:	1a8a      	subs	r2, r1, r2
 8000a1a:	701a      	strb	r2, [r3, #0]
    mRxDma->CCR &= ~DMA_CCR_EN; // disable the DMA channel even when it is not completed transfer
 8000a1c:	4b1c      	ldr	r3, [pc, #112]	; (8000a90 <USART2_IRQHandler+0x98>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	681a      	ldr	r2, [r3, #0]
 8000a22:	4b1b      	ldr	r3, [pc, #108]	; (8000a90 <USART2_IRQHandler+0x98>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	2101      	movs	r1, #1
 8000a28:	438a      	bics	r2, r1
 8000a2a:	601a      	str	r2, [r3, #0]
    mRspUart->Instance->ICR = USART_ICR_IDLECF;  // clear the IDLE flag
 8000a2c:	4b17      	ldr	r3, [pc, #92]	; (8000a8c <USART2_IRQHandler+0x94>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	2210      	movs	r2, #16
 8000a34:	621a      	str	r2, [r3, #32]
    if(mRxData[0] == RSP_MSG_START_B1  && mRxData[1] == RSP_MSG_START_B2)
 8000a36:	4b17      	ldr	r3, [pc, #92]	; (8000a94 <USART2_IRQHandler+0x9c>)
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	2b7f      	cmp	r3, #127	; 0x7f
 8000a3c:	d111      	bne.n	8000a62 <USART2_IRQHandler+0x6a>
 8000a3e:	4b15      	ldr	r3, [pc, #84]	; (8000a94 <USART2_IRQHandler+0x9c>)
 8000a40:	785b      	ldrb	r3, [r3, #1]
 8000a42:	2baa      	cmp	r3, #170	; 0xaa
 8000a44:	d10d      	bne.n	8000a62 <USART2_IRQHandler+0x6a>
    {
      if (rxSize == mRxData[2] + 4)   // if full packet was received
 8000a46:	1dfb      	adds	r3, r7, #7
 8000a48:	781a      	ldrb	r2, [r3, #0]
 8000a4a:	4b12      	ldr	r3, [pc, #72]	; (8000a94 <USART2_IRQHandler+0x9c>)
 8000a4c:	789b      	ldrb	r3, [r3, #2]
 8000a4e:	3304      	adds	r3, #4
 8000a50:	429a      	cmp	r2, r3
 8000a52:	d106      	bne.n	8000a62 <USART2_IRQHandler+0x6a>
      {
        // check checksum
       // if(mRxData[rxSize - 1] == Checksum(mRxData, rxSize-1))
       // {
          CB_Put(mReceiveFifo, &(mRxData[2]));
 8000a54:	4b10      	ldr	r3, [pc, #64]	; (8000a98 <USART2_IRQHandler+0xa0>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a10      	ldr	r2, [pc, #64]	; (8000a9c <USART2_IRQHandler+0xa4>)
 8000a5a:	0011      	movs	r1, r2
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	f000 f8c7 	bl	8000bf0 <CB_Put>
      //  }
      }
    }

    // reenable the receiver for next packet reception
    StartReciever();
 8000a62:	f7ff ff39 	bl	80008d8 <StartReciever>
  }

  if (mRspUart->Instance->ISR & USART_ISR_TC)   // Transfer Complete
 8000a66:	4b09      	ldr	r3, [pc, #36]	; (8000a8c <USART2_IRQHandler+0x94>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	69db      	ldr	r3, [r3, #28]
 8000a6e:	2240      	movs	r2, #64	; 0x40
 8000a70:	4013      	ands	r3, r2
 8000a72:	d007      	beq.n	8000a84 <USART2_IRQHandler+0x8c>
  {
    mRspUart->Instance->ICR = USART_ICR_TCCF; // clear the TC flag
 8000a74:	4b05      	ldr	r3, [pc, #20]	; (8000a8c <USART2_IRQHandler+0x94>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	2240      	movs	r2, #64	; 0x40
 8000a7c:	621a      	str	r2, [r3, #32]
    mTxBusy = false;
 8000a7e:	4b08      	ldr	r3, [pc, #32]	; (8000aa0 <USART2_IRQHandler+0xa8>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	701a      	strb	r2, [r3, #0]
  }
}
 8000a84:	46c0      	nop			; (mov r8, r8)
 8000a86:	46bd      	mov	sp, r7
 8000a88:	b002      	add	sp, #8
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	20000094 	.word	0x20000094
 8000a90:	2000009c 	.word	0x2000009c
 8000a94:	200000a4 	.word	0x200000a4
 8000a98:	20000090 	.word	0x20000090
 8000a9c:	200000a6 	.word	0x200000a6
 8000aa0:	200000a0 	.word	0x200000a0

08000aa4 <DMA1_Channel4_5_IRQHandler>:

/* TX DMA*/
//void DMA1_Channel4_IRQHandler(void)
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
  mTxDma->CCR &= ~DMA_CCR_EN;  // disable the interrupt
 8000aa8:	4b0a      	ldr	r3, [pc, #40]	; (8000ad4 <DMA1_Channel4_5_IRQHandler+0x30>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	681a      	ldr	r2, [r3, #0]
 8000aae:	4b09      	ldr	r3, [pc, #36]	; (8000ad4 <DMA1_Channel4_5_IRQHandler+0x30>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	2101      	movs	r1, #1
 8000ab4:	438a      	bics	r2, r1
 8000ab6:	601a      	str	r2, [r3, #0]
  DMA1->IFCR |= DMA_IFCR_CGIF4;  // clear all DMA flags
 8000ab8:	4b07      	ldr	r3, [pc, #28]	; (8000ad8 <DMA1_Channel4_5_IRQHandler+0x34>)
 8000aba:	685a      	ldr	r2, [r3, #4]
 8000abc:	4b06      	ldr	r3, [pc, #24]	; (8000ad8 <DMA1_Channel4_5_IRQHandler+0x34>)
 8000abe:	2180      	movs	r1, #128	; 0x80
 8000ac0:	0149      	lsls	r1, r1, #5
 8000ac2:	430a      	orrs	r2, r1
 8000ac4:	605a      	str	r2, [r3, #4]
  mTxBusy = false;
 8000ac6:	4b05      	ldr	r3, [pc, #20]	; (8000adc <DMA1_Channel4_5_IRQHandler+0x38>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	701a      	strb	r2, [r3, #0]
}
 8000acc:	46c0      	nop			; (mov r8, r8)
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	46c0      	nop			; (mov r8, r8)
 8000ad4:	20000098 	.word	0x20000098
 8000ad8:	40020000 	.word	0x40020000
 8000adc:	200000a0 	.word	0x200000a0

08000ae0 <CB_Create>:
 // s_CanTxMsg Msg;

	

CB_handle CB_Create(uint8_t elementsize, uint16_t length)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b084      	sub	sp, #16
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	0002      	movs	r2, r0
 8000ae8:	1dfb      	adds	r3, r7, #7
 8000aea:	701a      	strb	r2, [r3, #0]
 8000aec:	1d3b      	adds	r3, r7, #4
 8000aee:	1c0a      	adds	r2, r1, #0
 8000af0:	801a      	strh	r2, [r3, #0]
	CB_handle cb = malloc(sizeof(s_CB)); 
 8000af2:	2010      	movs	r0, #16
 8000af4:	f002 fa32 	bl	8002f5c <malloc>
 8000af8:	0003      	movs	r3, r0
 8000afa:	60fb      	str	r3, [r7, #12]
	cb->buff = malloc (length * elementsize);  // TBD : check pointer
 8000afc:	1d3b      	adds	r3, r7, #4
 8000afe:	881b      	ldrh	r3, [r3, #0]
 8000b00:	1dfa      	adds	r2, r7, #7
 8000b02:	7812      	ldrb	r2, [r2, #0]
 8000b04:	4353      	muls	r3, r2
 8000b06:	0018      	movs	r0, r3
 8000b08:	f002 fa28 	bl	8002f5c <malloc>
 8000b0c:	0003      	movs	r3, r0
 8000b0e:	001a      	movs	r2, r3
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	601a      	str	r2, [r3, #0]
	cb->length = length;
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	1d3a      	adds	r2, r7, #4
 8000b18:	8812      	ldrh	r2, [r2, #0]
 8000b1a:	80da      	strh	r2, [r3, #6]
	cb->head = 0;
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	2200      	movs	r2, #0
 8000b20:	811a      	strh	r2, [r3, #8]
	cb->tail = 0;
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	2200      	movs	r2, #0
 8000b26:	815a      	strh	r2, [r3, #10]
	cb->full = 0;
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	731a      	strb	r2, [r3, #12]
	cb->sizeOfElement = elementsize;
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	1dfa      	adds	r2, r7, #7
 8000b32:	7812      	ldrb	r2, [r2, #0]
 8000b34:	711a      	strb	r2, [r3, #4]
	
	
	return cb;
 8000b36:	68fb      	ldr	r3, [r7, #12]
}
 8000b38:	0018      	movs	r0, r3
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	b004      	add	sp, #16
 8000b3e:	bd80      	pop	{r7, pc}

08000b40 <CB_IsEmpty>:
	return noi;
	
}

uint8_t CB_IsEmpty(CB_handle cb)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
	if (cb!= NULL)
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d00e      	beq.n	8000b6c <CB_IsEmpty+0x2c>
	{
		return (!cb->full && (cb->head == cb->tail));
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	7b1b      	ldrb	r3, [r3, #12]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d107      	bne.n	8000b66 <CB_IsEmpty+0x26>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	891a      	ldrh	r2, [r3, #8]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	895b      	ldrh	r3, [r3, #10]
 8000b5e:	429a      	cmp	r2, r3
 8000b60:	d101      	bne.n	8000b66 <CB_IsEmpty+0x26>
 8000b62:	2301      	movs	r3, #1
 8000b64:	e000      	b.n	8000b68 <CB_IsEmpty+0x28>
 8000b66:	2300      	movs	r3, #0
 8000b68:	b2db      	uxtb	r3, r3
 8000b6a:	e000      	b.n	8000b6e <CB_IsEmpty+0x2e>
	}
	return 1; 
 8000b6c:	2301      	movs	r3, #1
}
 8000b6e:	0018      	movs	r0, r3
 8000b70:	46bd      	mov	sp, r7
 8000b72:	b002      	add	sp, #8
 8000b74:	bd80      	pop	{r7, pc}

08000b76 <CB_Get>:

}


uint8_t CB_Get(CB_handle cb, uint8_t * item)
{
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b082      	sub	sp, #8
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	6078      	str	r0, [r7, #4]
 8000b7e:	6039      	str	r1, [r7, #0]
	if (cb!= NULL)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d02f      	beq.n	8000be6 <CB_Get+0x70>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b86:	b672      	cpsid	i
}
 8000b88:	46c0      	nop			; (mov r8, r8)
	{
		
		__disable_irq();
			if(!CB_IsEmpty(cb))
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	f7ff ffd7 	bl	8000b40 <CB_IsEmpty>
 8000b92:	1e03      	subs	r3, r0, #0
 8000b94:	d123      	bne.n	8000bde <CB_Get+0x68>
			{
				
				memcpy(item, &cb->buff[cb->tail * cb->sizeOfElement], cb->sizeOfElement);
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	687a      	ldr	r2, [r7, #4]
 8000b9c:	8952      	ldrh	r2, [r2, #10]
 8000b9e:	0011      	movs	r1, r2
 8000ba0:	687a      	ldr	r2, [r7, #4]
 8000ba2:	7912      	ldrb	r2, [r2, #4]
 8000ba4:	434a      	muls	r2, r1
 8000ba6:	1899      	adds	r1, r3, r2
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	791b      	ldrb	r3, [r3, #4]
 8000bac:	001a      	movs	r2, r3
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	f002 f9dd 	bl	8002f70 <memcpy>
				cb->tail = (cb->tail + 1) % cb->length;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	895b      	ldrh	r3, [r3, #10]
 8000bba:	1c5a      	adds	r2, r3, #1
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	88db      	ldrh	r3, [r3, #6]
 8000bc0:	0019      	movs	r1, r3
 8000bc2:	0010      	movs	r0, r2
 8000bc4:	f7ff fc10 	bl	80003e8 <__aeabi_idivmod>
 8000bc8:	000b      	movs	r3, r1
 8000bca:	b29a      	uxth	r2, r3
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	815a      	strh	r2, [r3, #10]
				cb->full = 0;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	731a      	strb	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8000bd6:	b662      	cpsie	i
}
 8000bd8:	46c0      	nop			; (mov r8, r8)
				__enable_irq();
				return 0;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	e004      	b.n	8000be8 <CB_Get+0x72>
  __ASM volatile ("cpsie i" : : : "memory");
 8000bde:	b662      	cpsie	i
}
 8000be0:	46c0      	nop			; (mov r8, r8)

			}
			else  // empty buffer
			{
				__enable_irq();
				return 1;
 8000be2:	2301      	movs	r3, #1
 8000be4:	e000      	b.n	8000be8 <CB_Get+0x72>
			}
		}

	// TBD assert
	return 1;
 8000be6:	2301      	movs	r3, #1

}
 8000be8:	0018      	movs	r0, r3
 8000bea:	46bd      	mov	sp, r7
 8000bec:	b002      	add	sp, #8
 8000bee:	bd80      	pop	{r7, pc}

08000bf0 <CB_Put>:


uint8_t CB_Put(CB_handle cb, uint8_t* item)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
 8000bf8:	6039      	str	r1, [r7, #0]
	
	if (cb != NULL)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d03a      	beq.n	8000c76 <CB_Put+0x86>
	{	
		memcpy(&cb->buff[cb->head * cb->sizeOfElement],item, cb->sizeOfElement);
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	687a      	ldr	r2, [r7, #4]
 8000c06:	8912      	ldrh	r2, [r2, #8]
 8000c08:	0011      	movs	r1, r2
 8000c0a:	687a      	ldr	r2, [r7, #4]
 8000c0c:	7912      	ldrb	r2, [r2, #4]
 8000c0e:	434a      	muls	r2, r1
 8000c10:	1898      	adds	r0, r3, r2
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	791b      	ldrb	r3, [r3, #4]
 8000c16:	001a      	movs	r2, r3
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	0019      	movs	r1, r3
 8000c1c:	f002 f9a8 	bl	8002f70 <memcpy>
		if(cb->full)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	7b1b      	ldrb	r3, [r3, #12]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d00c      	beq.n	8000c42 <CB_Put+0x52>
		{
			cb->tail = (cb->tail + 1) % cb->length;		
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	895b      	ldrh	r3, [r3, #10]
 8000c2c:	1c5a      	adds	r2, r3, #1
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	88db      	ldrh	r3, [r3, #6]
 8000c32:	0019      	movs	r1, r3
 8000c34:	0010      	movs	r0, r2
 8000c36:	f7ff fbd7 	bl	80003e8 <__aeabi_idivmod>
 8000c3a:	000b      	movs	r3, r1
 8000c3c:	b29a      	uxth	r2, r3
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	815a      	strh	r2, [r3, #10]
		}
		cb->head = (cb->head + 1) % cb->length;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	891b      	ldrh	r3, [r3, #8]
 8000c46:	1c5a      	adds	r2, r3, #1
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	88db      	ldrh	r3, [r3, #6]
 8000c4c:	0019      	movs	r1, r3
 8000c4e:	0010      	movs	r0, r2
 8000c50:	f7ff fbca 	bl	80003e8 <__aeabi_idivmod>
 8000c54:	000b      	movs	r3, r1
 8000c56:	b29a      	uxth	r2, r3
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	811a      	strh	r2, [r3, #8]
		cb->full = (cb->head == cb->tail? 1 : 0);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	891a      	ldrh	r2, [r3, #8]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	895b      	ldrh	r3, [r3, #10]
 8000c64:	1ad3      	subs	r3, r2, r3
 8000c66:	425a      	negs	r2, r3
 8000c68:	4153      	adcs	r3, r2
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	001a      	movs	r2, r3
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	731a      	strb	r2, [r3, #12]

		return 0;
 8000c72:	2300      	movs	r3, #0
 8000c74:	e000      	b.n	8000c78 <CB_Put+0x88>
	}
	else
	{
		return 1;
 8000c76:	2301      	movs	r3, #1
	}
}
 8000c78:	0018      	movs	r0, r3
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	b002      	add	sp, #8
 8000c7e:	bd80      	pop	{r7, pc}

08000c80 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c86:	4b0c      	ldr	r3, [pc, #48]	; (8000cb8 <MX_DMA_Init+0x38>)
 8000c88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000c8a:	4b0b      	ldr	r3, [pc, #44]	; (8000cb8 <MX_DMA_Init+0x38>)
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	430a      	orrs	r2, r1
 8000c90:	631a      	str	r2, [r3, #48]	; 0x30
 8000c92:	4b09      	ldr	r3, [pc, #36]	; (8000cb8 <MX_DMA_Init+0x38>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	2201      	movs	r2, #1
 8000c98:	4013      	ands	r3, r2
 8000c9a:	607b      	str	r3, [r7, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	200b      	movs	r0, #11
 8000ca4:	f000 fbc4 	bl	8001430 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000ca8:	200b      	movs	r0, #11
 8000caa:	f000 fbd6 	bl	800145a <HAL_NVIC_EnableIRQ>

}
 8000cae:	46c0      	nop			; (mov r8, r8)
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	b002      	add	sp, #8
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	46c0      	nop			; (mov r8, r8)
 8000cb8:	40021000 	.word	0x40021000

08000cbc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000cbc:	b590      	push	{r4, r7, lr}
 8000cbe:	b089      	sub	sp, #36	; 0x24
 8000cc0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc2:	240c      	movs	r4, #12
 8000cc4:	193b      	adds	r3, r7, r4
 8000cc6:	0018      	movs	r0, r3
 8000cc8:	2314      	movs	r3, #20
 8000cca:	001a      	movs	r2, r3
 8000ccc:	2100      	movs	r1, #0
 8000cce:	f002 f958 	bl	8002f82 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cd2:	4b20      	ldr	r3, [pc, #128]	; (8000d54 <MX_GPIO_Init+0x98>)
 8000cd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cd6:	4b1f      	ldr	r3, [pc, #124]	; (8000d54 <MX_GPIO_Init+0x98>)
 8000cd8:	2104      	movs	r1, #4
 8000cda:	430a      	orrs	r2, r1
 8000cdc:	62da      	str	r2, [r3, #44]	; 0x2c
 8000cde:	4b1d      	ldr	r3, [pc, #116]	; (8000d54 <MX_GPIO_Init+0x98>)
 8000ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ce2:	2204      	movs	r2, #4
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	60bb      	str	r3, [r7, #8]
 8000ce8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cea:	4b1a      	ldr	r3, [pc, #104]	; (8000d54 <MX_GPIO_Init+0x98>)
 8000cec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cee:	4b19      	ldr	r3, [pc, #100]	; (8000d54 <MX_GPIO_Init+0x98>)
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	430a      	orrs	r2, r1
 8000cf4:	62da      	str	r2, [r3, #44]	; 0x2c
 8000cf6:	4b17      	ldr	r3, [pc, #92]	; (8000d54 <MX_GPIO_Init+0x98>)
 8000cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	607b      	str	r3, [r7, #4]
 8000d00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d02:	4b14      	ldr	r3, [pc, #80]	; (8000d54 <MX_GPIO_Init+0x98>)
 8000d04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d06:	4b13      	ldr	r3, [pc, #76]	; (8000d54 <MX_GPIO_Init+0x98>)
 8000d08:	2102      	movs	r1, #2
 8000d0a:	430a      	orrs	r2, r1
 8000d0c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000d0e:	4b11      	ldr	r3, [pc, #68]	; (8000d54 <MX_GPIO_Init+0x98>)
 8000d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d12:	2202      	movs	r2, #2
 8000d14:	4013      	ands	r3, r2
 8000d16:	603b      	str	r3, [r7, #0]
 8000d18:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000d1a:	4b0f      	ldr	r3, [pc, #60]	; (8000d58 <MX_GPIO_Init+0x9c>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	2108      	movs	r1, #8
 8000d20:	0018      	movs	r0, r3
 8000d22:	f000 fd95 	bl	8001850 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000d26:	0021      	movs	r1, r4
 8000d28:	187b      	adds	r3, r7, r1
 8000d2a:	2208      	movs	r2, #8
 8000d2c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d2e:	187b      	adds	r3, r7, r1
 8000d30:	2201      	movs	r2, #1
 8000d32:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d34:	187b      	adds	r3, r7, r1
 8000d36:	2200      	movs	r2, #0
 8000d38:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d3a:	187b      	adds	r3, r7, r1
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000d40:	187b      	adds	r3, r7, r1
 8000d42:	4a05      	ldr	r2, [pc, #20]	; (8000d58 <MX_GPIO_Init+0x9c>)
 8000d44:	0019      	movs	r1, r3
 8000d46:	0010      	movs	r0, r2
 8000d48:	f000 fc1c 	bl	8001584 <HAL_GPIO_Init>

}
 8000d4c:	46c0      	nop			; (mov r8, r8)
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	b009      	add	sp, #36	; 0x24
 8000d52:	bd90      	pop	{r4, r7, pc}
 8000d54:	40021000 	.word	0x40021000
 8000d58:	50000400 	.word	0x50000400

08000d5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b08a      	sub	sp, #40	; 0x28
 8000d60:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d62:	f000 fa49 	bl	80011f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d66:	f000 f84f 	bl	8000e08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d6a:	f7ff ffa7 	bl	8000cbc <MX_GPIO_Init>
  MX_DMA_Init();
 8000d6e:	f7ff ff87 	bl	8000c80 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000d72:	f000 f923 	bl	8000fbc <MX_USART2_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  RSP_Init(&huart2, hdma_usart2_tx.Instance, hdma_usart2_rx.Instance);
 8000d76:	4b1f      	ldr	r3, [pc, #124]	; (8000df4 <main+0x98>)
 8000d78:	6819      	ldr	r1, [r3, #0]
 8000d7a:	4b1f      	ldr	r3, [pc, #124]	; (8000df8 <main+0x9c>)
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	4b1f      	ldr	r3, [pc, #124]	; (8000dfc <main+0xa0>)
 8000d80:	0018      	movs	r0, r3
 8000d82:	f7ff fc7b 	bl	800067c <RSP_Init>

  uint8_t payload[] = {0xAB, 0xCD, 0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 0x88};
 8000d86:	2318      	movs	r3, #24
 8000d88:	18fb      	adds	r3, r7, r3
 8000d8a:	4a1d      	ldr	r2, [pc, #116]	; (8000e00 <main+0xa4>)
 8000d8c:	ca03      	ldmia	r2!, {r0, r1}
 8000d8e:	c303      	stmia	r3!, {r0, r1}
 8000d90:	8812      	ldrh	r2, [r2, #0]
 8000d92:	801a      	strh	r2, [r3, #0]

  uint8_t  rxData[20];
  uint8_t reclen;
  uint32_t txPeriod_ms = 1000;
 8000d94:	23fa      	movs	r3, #250	; 0xfa
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	627b      	str	r3, [r7, #36]	; 0x24

    //RSP_Send(payload, 10);


    // TBD move to scheduler
    RSP_TransmitFromFifo();
 8000d9a:	f7ff fd21 	bl	80007e0 <RSP_TransmitFromFifo>

    if(true == RSP_GetMessage(rxData, &reclen))
 8000d9e:	1cfa      	adds	r2, r7, #3
 8000da0:	1d3b      	adds	r3, r7, #4
 8000da2:	0011      	movs	r1, r2
 8000da4:	0018      	movs	r0, r3
 8000da6:	f7ff fd3b 	bl	8000820 <RSP_GetMessage>
 8000daa:	1e03      	subs	r3, r0, #0
 8000dac:	d0f5      	beq.n	8000d9a <main+0x3e>
    {
      if(reclen > 2)
 8000dae:	1cfb      	adds	r3, r7, #3
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	2b02      	cmp	r3, #2
 8000db4:	d9f1      	bls.n	8000d9a <main+0x3e>
      {
        HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000db6:	4b13      	ldr	r3, [pc, #76]	; (8000e04 <main+0xa8>)
 8000db8:	2108      	movs	r1, #8
 8000dba:	0018      	movs	r0, r3
 8000dbc:	f000 fd65 	bl	800188a <HAL_GPIO_TogglePin>
        if (rxData[0] == 0xAA)   // tx period setting
 8000dc0:	1d3b      	adds	r3, r7, #4
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	2baa      	cmp	r3, #170	; 0xaa
 8000dc6:	d102      	bne.n	8000dce <main+0x72>
        {
          txPeriod_ms = rxData[1] * 1;
 8000dc8:	1d3b      	adds	r3, r7, #4
 8000dca:	785b      	ldrb	r3, [r3, #1]
 8000dcc:	627b      	str	r3, [r7, #36]	; 0x24
        }
        if (rxData[0] == 0xBB)  // loopback test
 8000dce:	1d3b      	adds	r3, r7, #4
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	2bbb      	cmp	r3, #187	; 0xbb
 8000dd4:	d1e1      	bne.n	8000d9a <main+0x3e>
        {
          payload[2] = rxData[1];
 8000dd6:	1d3b      	adds	r3, r7, #4
 8000dd8:	785a      	ldrb	r2, [r3, #1]
 8000dda:	2118      	movs	r1, #24
 8000ddc:	187b      	adds	r3, r7, r1
 8000dde:	709a      	strb	r2, [r3, #2]
          payload[3] = rxData[2];
 8000de0:	1d3b      	adds	r3, r7, #4
 8000de2:	789a      	ldrb	r2, [r3, #2]
 8000de4:	187b      	adds	r3, r7, r1
 8000de6:	70da      	strb	r2, [r3, #3]
          RSP_Send(payload, 10);
 8000de8:	187b      	adds	r3, r7, r1
 8000dea:	210a      	movs	r1, #10
 8000dec:	0018      	movs	r0, r3
 8000dee:	f7ff fcbb 	bl	8000768 <RSP_Send>
    RSP_TransmitFromFifo();
 8000df2:	e7d2      	b.n	8000d9a <main+0x3e>
 8000df4:	20000194 	.word	0x20000194
 8000df8:	2000014c 	.word	0x2000014c
 8000dfc:	200000c8 	.word	0x200000c8
 8000e00:	08003124 	.word	0x08003124
 8000e04:	50000400 	.word	0x50000400

08000e08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e08:	b590      	push	{r4, r7, lr}
 8000e0a:	b099      	sub	sp, #100	; 0x64
 8000e0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e0e:	242c      	movs	r4, #44	; 0x2c
 8000e10:	193b      	adds	r3, r7, r4
 8000e12:	0018      	movs	r0, r3
 8000e14:	2334      	movs	r3, #52	; 0x34
 8000e16:	001a      	movs	r2, r3
 8000e18:	2100      	movs	r1, #0
 8000e1a:	f002 f8b2 	bl	8002f82 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e1e:	2318      	movs	r3, #24
 8000e20:	18fb      	adds	r3, r7, r3
 8000e22:	0018      	movs	r0, r3
 8000e24:	2314      	movs	r3, #20
 8000e26:	001a      	movs	r2, r3
 8000e28:	2100      	movs	r1, #0
 8000e2a:	f002 f8aa 	bl	8002f82 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e2e:	003b      	movs	r3, r7
 8000e30:	0018      	movs	r0, r3
 8000e32:	2318      	movs	r3, #24
 8000e34:	001a      	movs	r2, r3
 8000e36:	2100      	movs	r1, #0
 8000e38:	f002 f8a3 	bl	8002f82 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e3c:	4b29      	ldr	r3, [pc, #164]	; (8000ee4 <SystemClock_Config+0xdc>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a29      	ldr	r2, [pc, #164]	; (8000ee8 <SystemClock_Config+0xe0>)
 8000e42:	401a      	ands	r2, r3
 8000e44:	4b27      	ldr	r3, [pc, #156]	; (8000ee4 <SystemClock_Config+0xdc>)
 8000e46:	2180      	movs	r1, #128	; 0x80
 8000e48:	0109      	lsls	r1, r1, #4
 8000e4a:	430a      	orrs	r2, r1
 8000e4c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e4e:	0021      	movs	r1, r4
 8000e50:	187b      	adds	r3, r7, r1
 8000e52:	2202      	movs	r2, #2
 8000e54:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e56:	187b      	adds	r3, r7, r1
 8000e58:	2201      	movs	r2, #1
 8000e5a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e5c:	187b      	adds	r3, r7, r1
 8000e5e:	2210      	movs	r2, #16
 8000e60:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e62:	187b      	adds	r3, r7, r1
 8000e64:	2202      	movs	r2, #2
 8000e66:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e68:	187b      	adds	r3, r7, r1
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000e6e:	187b      	adds	r3, r7, r1
 8000e70:	2280      	movs	r2, #128	; 0x80
 8000e72:	02d2      	lsls	r2, r2, #11
 8000e74:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000e76:	187b      	adds	r3, r7, r1
 8000e78:	2280      	movs	r2, #128	; 0x80
 8000e7a:	03d2      	lsls	r2, r2, #15
 8000e7c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e7e:	187b      	adds	r3, r7, r1
 8000e80:	0018      	movs	r0, r3
 8000e82:	f000 fd1d 	bl	80018c0 <HAL_RCC_OscConfig>
 8000e86:	1e03      	subs	r3, r0, #0
 8000e88:	d001      	beq.n	8000e8e <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000e8a:	f000 f82f 	bl	8000eec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e8e:	2118      	movs	r1, #24
 8000e90:	187b      	adds	r3, r7, r1
 8000e92:	220f      	movs	r2, #15
 8000e94:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e96:	187b      	adds	r3, r7, r1
 8000e98:	2203      	movs	r2, #3
 8000e9a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e9c:	187b      	adds	r3, r7, r1
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ea2:	187b      	adds	r3, r7, r1
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ea8:	187b      	adds	r3, r7, r1
 8000eaa:	2200      	movs	r2, #0
 8000eac:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000eae:	187b      	adds	r3, r7, r1
 8000eb0:	2101      	movs	r1, #1
 8000eb2:	0018      	movs	r0, r3
 8000eb4:	f001 f880 	bl	8001fb8 <HAL_RCC_ClockConfig>
 8000eb8:	1e03      	subs	r3, r0, #0
 8000eba:	d001      	beq.n	8000ec0 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000ebc:	f000 f816 	bl	8000eec <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ec0:	003b      	movs	r3, r7
 8000ec2:	2202      	movs	r2, #2
 8000ec4:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ec6:	003b      	movs	r3, r7
 8000ec8:	2200      	movs	r2, #0
 8000eca:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ecc:	003b      	movs	r3, r7
 8000ece:	0018      	movs	r0, r3
 8000ed0:	f001 fa96 	bl	8002400 <HAL_RCCEx_PeriphCLKConfig>
 8000ed4:	1e03      	subs	r3, r0, #0
 8000ed6:	d001      	beq.n	8000edc <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000ed8:	f000 f808 	bl	8000eec <Error_Handler>
  }
}
 8000edc:	46c0      	nop			; (mov r8, r8)
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	b019      	add	sp, #100	; 0x64
 8000ee2:	bd90      	pop	{r4, r7, pc}
 8000ee4:	40007000 	.word	0x40007000
 8000ee8:	ffffe7ff 	.word	0xffffe7ff

08000eec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000ef0:	b672      	cpsid	i
}
 8000ef2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ef4:	e7fe      	b.n	8000ef4 <Error_Handler+0x8>
	...

08000ef8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000efc:	4b07      	ldr	r3, [pc, #28]	; (8000f1c <HAL_MspInit+0x24>)
 8000efe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f00:	4b06      	ldr	r3, [pc, #24]	; (8000f1c <HAL_MspInit+0x24>)
 8000f02:	2101      	movs	r1, #1
 8000f04:	430a      	orrs	r2, r1
 8000f06:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f08:	4b04      	ldr	r3, [pc, #16]	; (8000f1c <HAL_MspInit+0x24>)
 8000f0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000f0c:	4b03      	ldr	r3, [pc, #12]	; (8000f1c <HAL_MspInit+0x24>)
 8000f0e:	2180      	movs	r1, #128	; 0x80
 8000f10:	0549      	lsls	r1, r1, #21
 8000f12:	430a      	orrs	r2, r1
 8000f14:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f16:	46c0      	nop			; (mov r8, r8)
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40021000 	.word	0x40021000

08000f20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f24:	e7fe      	b.n	8000f24 <NMI_Handler+0x4>

08000f26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f26:	b580      	push	{r7, lr}
 8000f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f2a:	e7fe      	b.n	8000f2a <HardFault_Handler+0x4>

08000f2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f30:	46c0      	nop			; (mov r8, r8)
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f36:	b580      	push	{r7, lr}
 8000f38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f3a:	46c0      	nop			; (mov r8, r8)
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}

08000f40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f44:	f000 f9ac 	bl	80012a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f48:	46c0      	nop			; (mov r8, r8)
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
	...

08000f50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b086      	sub	sp, #24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f58:	4a14      	ldr	r2, [pc, #80]	; (8000fac <_sbrk+0x5c>)
 8000f5a:	4b15      	ldr	r3, [pc, #84]	; (8000fb0 <_sbrk+0x60>)
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f64:	4b13      	ldr	r3, [pc, #76]	; (8000fb4 <_sbrk+0x64>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d102      	bne.n	8000f72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f6c:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <_sbrk+0x64>)
 8000f6e:	4a12      	ldr	r2, [pc, #72]	; (8000fb8 <_sbrk+0x68>)
 8000f70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f72:	4b10      	ldr	r3, [pc, #64]	; (8000fb4 <_sbrk+0x64>)
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	18d3      	adds	r3, r2, r3
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	d207      	bcs.n	8000f90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f80:	f001 ffc2 	bl	8002f08 <__errno>
 8000f84:	0003      	movs	r3, r0
 8000f86:	220c      	movs	r2, #12
 8000f88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	425b      	negs	r3, r3
 8000f8e:	e009      	b.n	8000fa4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f90:	4b08      	ldr	r3, [pc, #32]	; (8000fb4 <_sbrk+0x64>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f96:	4b07      	ldr	r3, [pc, #28]	; (8000fb4 <_sbrk+0x64>)
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	18d2      	adds	r2, r2, r3
 8000f9e:	4b05      	ldr	r3, [pc, #20]	; (8000fb4 <_sbrk+0x64>)
 8000fa0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000fa2:	68fb      	ldr	r3, [r7, #12]
}
 8000fa4:	0018      	movs	r0, r3
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	b006      	add	sp, #24
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20000800 	.word	0x20000800
 8000fb0:	00000400 	.word	0x00000400
 8000fb4:	200000c4 	.word	0x200000c4
 8000fb8:	200001f0 	.word	0x200001f0

08000fbc <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000fc0:	4b14      	ldr	r3, [pc, #80]	; (8001014 <MX_USART2_UART_Init+0x58>)
 8000fc2:	4a15      	ldr	r2, [pc, #84]	; (8001018 <MX_USART2_UART_Init+0x5c>)
 8000fc4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000fc6:	4b13      	ldr	r3, [pc, #76]	; (8001014 <MX_USART2_UART_Init+0x58>)
 8000fc8:	22e1      	movs	r2, #225	; 0xe1
 8000fca:	0252      	lsls	r2, r2, #9
 8000fcc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000fce:	4b11      	ldr	r3, [pc, #68]	; (8001014 <MX_USART2_UART_Init+0x58>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000fd4:	4b0f      	ldr	r3, [pc, #60]	; (8001014 <MX_USART2_UART_Init+0x58>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000fda:	4b0e      	ldr	r3, [pc, #56]	; (8001014 <MX_USART2_UART_Init+0x58>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fe0:	4b0c      	ldr	r3, [pc, #48]	; (8001014 <MX_USART2_UART_Init+0x58>)
 8000fe2:	220c      	movs	r2, #12
 8000fe4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fe6:	4b0b      	ldr	r3, [pc, #44]	; (8001014 <MX_USART2_UART_Init+0x58>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fec:	4b09      	ldr	r3, [pc, #36]	; (8001014 <MX_USART2_UART_Init+0x58>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ff2:	4b08      	ldr	r3, [pc, #32]	; (8001014 <MX_USART2_UART_Init+0x58>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ff8:	4b06      	ldr	r3, [pc, #24]	; (8001014 <MX_USART2_UART_Init+0x58>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ffe:	4b05      	ldr	r3, [pc, #20]	; (8001014 <MX_USART2_UART_Init+0x58>)
 8001000:	0018      	movs	r0, r3
 8001002:	f001 fb23 	bl	800264c <HAL_UART_Init>
 8001006:	1e03      	subs	r3, r0, #0
 8001008:	d001      	beq.n	800100e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800100a:	f7ff ff6f 	bl	8000eec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800100e:	46c0      	nop			; (mov r8, r8)
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	200000c8 	.word	0x200000c8
 8001018:	40004400 	.word	0x40004400

0800101c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800101c:	b590      	push	{r4, r7, lr}
 800101e:	b089      	sub	sp, #36	; 0x24
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001024:	240c      	movs	r4, #12
 8001026:	193b      	adds	r3, r7, r4
 8001028:	0018      	movs	r0, r3
 800102a:	2314      	movs	r3, #20
 800102c:	001a      	movs	r2, r3
 800102e:	2100      	movs	r1, #0
 8001030:	f001 ffa7 	bl	8002f82 <memset>
  if(uartHandle->Instance==USART2)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a45      	ldr	r2, [pc, #276]	; (8001150 <HAL_UART_MspInit+0x134>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d000      	beq.n	8001040 <HAL_UART_MspInit+0x24>
 800103e:	e083      	b.n	8001148 <HAL_UART_MspInit+0x12c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001040:	4b44      	ldr	r3, [pc, #272]	; (8001154 <HAL_UART_MspInit+0x138>)
 8001042:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001044:	4b43      	ldr	r3, [pc, #268]	; (8001154 <HAL_UART_MspInit+0x138>)
 8001046:	2180      	movs	r1, #128	; 0x80
 8001048:	0289      	lsls	r1, r1, #10
 800104a:	430a      	orrs	r2, r1
 800104c:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800104e:	4b41      	ldr	r3, [pc, #260]	; (8001154 <HAL_UART_MspInit+0x138>)
 8001050:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001052:	4b40      	ldr	r3, [pc, #256]	; (8001154 <HAL_UART_MspInit+0x138>)
 8001054:	2101      	movs	r1, #1
 8001056:	430a      	orrs	r2, r1
 8001058:	62da      	str	r2, [r3, #44]	; 0x2c
 800105a:	4b3e      	ldr	r3, [pc, #248]	; (8001154 <HAL_UART_MspInit+0x138>)
 800105c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800105e:	2201      	movs	r2, #1
 8001060:	4013      	ands	r3, r2
 8001062:	60bb      	str	r3, [r7, #8]
 8001064:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8001066:	0021      	movs	r1, r4
 8001068:	187b      	adds	r3, r7, r1
 800106a:	4a3b      	ldr	r2, [pc, #236]	; (8001158 <HAL_UART_MspInit+0x13c>)
 800106c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106e:	187b      	adds	r3, r7, r1
 8001070:	2202      	movs	r2, #2
 8001072:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001074:	187b      	adds	r3, r7, r1
 8001076:	2200      	movs	r2, #0
 8001078:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800107a:	187b      	adds	r3, r7, r1
 800107c:	2203      	movs	r2, #3
 800107e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001080:	187b      	adds	r3, r7, r1
 8001082:	2204      	movs	r2, #4
 8001084:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001086:	187a      	adds	r2, r7, r1
 8001088:	23a0      	movs	r3, #160	; 0xa0
 800108a:	05db      	lsls	r3, r3, #23
 800108c:	0011      	movs	r1, r2
 800108e:	0018      	movs	r0, r3
 8001090:	f000 fa78 	bl	8001584 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8001094:	4b31      	ldr	r3, [pc, #196]	; (800115c <HAL_UART_MspInit+0x140>)
 8001096:	4a32      	ldr	r2, [pc, #200]	; (8001160 <HAL_UART_MspInit+0x144>)
 8001098:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_4;
 800109a:	4b30      	ldr	r3, [pc, #192]	; (800115c <HAL_UART_MspInit+0x140>)
 800109c:	2204      	movs	r2, #4
 800109e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010a0:	4b2e      	ldr	r3, [pc, #184]	; (800115c <HAL_UART_MspInit+0x140>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010a6:	4b2d      	ldr	r3, [pc, #180]	; (800115c <HAL_UART_MspInit+0x140>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010ac:	4b2b      	ldr	r3, [pc, #172]	; (800115c <HAL_UART_MspInit+0x140>)
 80010ae:	2280      	movs	r2, #128	; 0x80
 80010b0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010b2:	4b2a      	ldr	r3, [pc, #168]	; (800115c <HAL_UART_MspInit+0x140>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010b8:	4b28      	ldr	r3, [pc, #160]	; (800115c <HAL_UART_MspInit+0x140>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80010be:	4b27      	ldr	r3, [pc, #156]	; (800115c <HAL_UART_MspInit+0x140>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010c4:	4b25      	ldr	r3, [pc, #148]	; (800115c <HAL_UART_MspInit+0x140>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80010ca:	4b24      	ldr	r3, [pc, #144]	; (800115c <HAL_UART_MspInit+0x140>)
 80010cc:	0018      	movs	r0, r3
 80010ce:	f000 f9e1 	bl	8001494 <HAL_DMA_Init>
 80010d2:	1e03      	subs	r3, r0, #0
 80010d4:	d001      	beq.n	80010da <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 80010d6:	f7ff ff09 	bl	8000eec <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a1f      	ldr	r2, [pc, #124]	; (800115c <HAL_UART_MspInit+0x140>)
 80010de:	671a      	str	r2, [r3, #112]	; 0x70
 80010e0:	4b1e      	ldr	r3, [pc, #120]	; (800115c <HAL_UART_MspInit+0x140>)
 80010e2:	687a      	ldr	r2, [r7, #4]
 80010e4:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 80010e6:	4b1f      	ldr	r3, [pc, #124]	; (8001164 <HAL_UART_MspInit+0x148>)
 80010e8:	4a1f      	ldr	r2, [pc, #124]	; (8001168 <HAL_UART_MspInit+0x14c>)
 80010ea:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_4;
 80010ec:	4b1d      	ldr	r3, [pc, #116]	; (8001164 <HAL_UART_MspInit+0x148>)
 80010ee:	2204      	movs	r2, #4
 80010f0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010f2:	4b1c      	ldr	r3, [pc, #112]	; (8001164 <HAL_UART_MspInit+0x148>)
 80010f4:	2210      	movs	r2, #16
 80010f6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010f8:	4b1a      	ldr	r3, [pc, #104]	; (8001164 <HAL_UART_MspInit+0x148>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010fe:	4b19      	ldr	r3, [pc, #100]	; (8001164 <HAL_UART_MspInit+0x148>)
 8001100:	2280      	movs	r2, #128	; 0x80
 8001102:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001104:	4b17      	ldr	r3, [pc, #92]	; (8001164 <HAL_UART_MspInit+0x148>)
 8001106:	2200      	movs	r2, #0
 8001108:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800110a:	4b16      	ldr	r3, [pc, #88]	; (8001164 <HAL_UART_MspInit+0x148>)
 800110c:	2200      	movs	r2, #0
 800110e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001110:	4b14      	ldr	r3, [pc, #80]	; (8001164 <HAL_UART_MspInit+0x148>)
 8001112:	2200      	movs	r2, #0
 8001114:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001116:	4b13      	ldr	r3, [pc, #76]	; (8001164 <HAL_UART_MspInit+0x148>)
 8001118:	2200      	movs	r2, #0
 800111a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800111c:	4b11      	ldr	r3, [pc, #68]	; (8001164 <HAL_UART_MspInit+0x148>)
 800111e:	0018      	movs	r0, r3
 8001120:	f000 f9b8 	bl	8001494 <HAL_DMA_Init>
 8001124:	1e03      	subs	r3, r0, #0
 8001126:	d001      	beq.n	800112c <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 8001128:	f7ff fee0 	bl	8000eec <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	4a0d      	ldr	r2, [pc, #52]	; (8001164 <HAL_UART_MspInit+0x148>)
 8001130:	66da      	str	r2, [r3, #108]	; 0x6c
 8001132:	4b0c      	ldr	r3, [pc, #48]	; (8001164 <HAL_UART_MspInit+0x148>)
 8001134:	687a      	ldr	r2, [r7, #4]
 8001136:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001138:	2200      	movs	r2, #0
 800113a:	2100      	movs	r1, #0
 800113c:	201c      	movs	r0, #28
 800113e:	f000 f977 	bl	8001430 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001142:	201c      	movs	r0, #28
 8001144:	f000 f989 	bl	800145a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001148:	46c0      	nop			; (mov r8, r8)
 800114a:	46bd      	mov	sp, r7
 800114c:	b009      	add	sp, #36	; 0x24
 800114e:	bd90      	pop	{r4, r7, pc}
 8001150:	40004400 	.word	0x40004400
 8001154:	40021000 	.word	0x40021000
 8001158:	00008004 	.word	0x00008004
 800115c:	2000014c 	.word	0x2000014c
 8001160:	40020058 	.word	0x40020058
 8001164:	20000194 	.word	0x20000194
 8001168:	40020044 	.word	0x40020044

0800116c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800116c:	4813      	ldr	r0, [pc, #76]	; (80011bc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800116e:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8001170:	4813      	ldr	r0, [pc, #76]	; (80011c0 <LoopForever+0x6>)
    LDR R1, [R0]
 8001172:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8001174:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8001176:	4a13      	ldr	r2, [pc, #76]	; (80011c4 <LoopForever+0xa>)
    CMP R1, R2
 8001178:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800117a:	d105      	bne.n	8001188 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 800117c:	4812      	ldr	r0, [pc, #72]	; (80011c8 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800117e:	4913      	ldr	r1, [pc, #76]	; (80011cc <LoopForever+0x12>)
    STR R1, [R0]
 8001180:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8001182:	4813      	ldr	r0, [pc, #76]	; (80011d0 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8001184:	4913      	ldr	r1, [pc, #76]	; (80011d4 <LoopForever+0x1a>)
    STR R1, [R0]
 8001186:	6001      	str	r1, [r0, #0]

08001188 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001188:	4813      	ldr	r0, [pc, #76]	; (80011d8 <LoopForever+0x1e>)
  ldr r1, =_edata
 800118a:	4914      	ldr	r1, [pc, #80]	; (80011dc <LoopForever+0x22>)
  ldr r2, =_sidata
 800118c:	4a14      	ldr	r2, [pc, #80]	; (80011e0 <LoopForever+0x26>)
  movs r3, #0
 800118e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001190:	e002      	b.n	8001198 <LoopCopyDataInit>

08001192 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001192:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001194:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001196:	3304      	adds	r3, #4

08001198 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001198:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800119a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800119c:	d3f9      	bcc.n	8001192 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800119e:	4a11      	ldr	r2, [pc, #68]	; (80011e4 <LoopForever+0x2a>)
  ldr r4, =_ebss
 80011a0:	4c11      	ldr	r4, [pc, #68]	; (80011e8 <LoopForever+0x2e>)
  movs r3, #0
 80011a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011a4:	e001      	b.n	80011aa <LoopFillZerobss>

080011a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011a8:	3204      	adds	r2, #4

080011aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011ac:	d3fb      	bcc.n	80011a6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80011ae:	f000 f81e 	bl	80011ee <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011b2:	f001 feaf 	bl	8002f14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011b6:	f7ff fdd1 	bl	8000d5c <main>

080011ba <LoopForever>:

LoopForever:
    b LoopForever
 80011ba:	e7fe      	b.n	80011ba <LoopForever>
   ldr   r0, =_estack
 80011bc:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 80011c0:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80011c4:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 80011c8:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 80011cc:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80011d0:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80011d4:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80011d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011dc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80011e0:	080031ac 	.word	0x080031ac
  ldr r2, =_sbss
 80011e4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80011e8:	200001f0 	.word	0x200001f0

080011ec <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011ec:	e7fe      	b.n	80011ec <ADC1_COMP_IRQHandler>

080011ee <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011ee:	b580      	push	{r7, lr}
 80011f0:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011f2:	46c0      	nop			; (mov r8, r8)
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011fe:	1dfb      	adds	r3, r7, #7
 8001200:	2200      	movs	r2, #0
 8001202:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001204:	4b0b      	ldr	r3, [pc, #44]	; (8001234 <HAL_Init+0x3c>)
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	4b0a      	ldr	r3, [pc, #40]	; (8001234 <HAL_Init+0x3c>)
 800120a:	2140      	movs	r1, #64	; 0x40
 800120c:	430a      	orrs	r2, r1
 800120e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001210:	2000      	movs	r0, #0
 8001212:	f000 f811 	bl	8001238 <HAL_InitTick>
 8001216:	1e03      	subs	r3, r0, #0
 8001218:	d003      	beq.n	8001222 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800121a:	1dfb      	adds	r3, r7, #7
 800121c:	2201      	movs	r2, #1
 800121e:	701a      	strb	r2, [r3, #0]
 8001220:	e001      	b.n	8001226 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001222:	f7ff fe69 	bl	8000ef8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001226:	1dfb      	adds	r3, r7, #7
 8001228:	781b      	ldrb	r3, [r3, #0]
}
 800122a:	0018      	movs	r0, r3
 800122c:	46bd      	mov	sp, r7
 800122e:	b002      	add	sp, #8
 8001230:	bd80      	pop	{r7, pc}
 8001232:	46c0      	nop			; (mov r8, r8)
 8001234:	40022000 	.word	0x40022000

08001238 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001238:	b590      	push	{r4, r7, lr}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001240:	4b14      	ldr	r3, [pc, #80]	; (8001294 <HAL_InitTick+0x5c>)
 8001242:	681c      	ldr	r4, [r3, #0]
 8001244:	4b14      	ldr	r3, [pc, #80]	; (8001298 <HAL_InitTick+0x60>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	0019      	movs	r1, r3
 800124a:	23fa      	movs	r3, #250	; 0xfa
 800124c:	0098      	lsls	r0, r3, #2
 800124e:	f7fe ff5b 	bl	8000108 <__udivsi3>
 8001252:	0003      	movs	r3, r0
 8001254:	0019      	movs	r1, r3
 8001256:	0020      	movs	r0, r4
 8001258:	f7fe ff56 	bl	8000108 <__udivsi3>
 800125c:	0003      	movs	r3, r0
 800125e:	0018      	movs	r0, r3
 8001260:	f000 f90b 	bl	800147a <HAL_SYSTICK_Config>
 8001264:	1e03      	subs	r3, r0, #0
 8001266:	d001      	beq.n	800126c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	e00f      	b.n	800128c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2b03      	cmp	r3, #3
 8001270:	d80b      	bhi.n	800128a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001272:	6879      	ldr	r1, [r7, #4]
 8001274:	2301      	movs	r3, #1
 8001276:	425b      	negs	r3, r3
 8001278:	2200      	movs	r2, #0
 800127a:	0018      	movs	r0, r3
 800127c:	f000 f8d8 	bl	8001430 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001280:	4b06      	ldr	r3, [pc, #24]	; (800129c <HAL_InitTick+0x64>)
 8001282:	687a      	ldr	r2, [r7, #4]
 8001284:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001286:	2300      	movs	r3, #0
 8001288:	e000      	b.n	800128c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
}
 800128c:	0018      	movs	r0, r3
 800128e:	46bd      	mov	sp, r7
 8001290:	b003      	add	sp, #12
 8001292:	bd90      	pop	{r4, r7, pc}
 8001294:	20000000 	.word	0x20000000
 8001298:	20000008 	.word	0x20000008
 800129c:	20000004 	.word	0x20000004

080012a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012a4:	4b05      	ldr	r3, [pc, #20]	; (80012bc <HAL_IncTick+0x1c>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	001a      	movs	r2, r3
 80012aa:	4b05      	ldr	r3, [pc, #20]	; (80012c0 <HAL_IncTick+0x20>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	18d2      	adds	r2, r2, r3
 80012b0:	4b03      	ldr	r3, [pc, #12]	; (80012c0 <HAL_IncTick+0x20>)
 80012b2:	601a      	str	r2, [r3, #0]
}
 80012b4:	46c0      	nop			; (mov r8, r8)
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	46c0      	nop			; (mov r8, r8)
 80012bc:	20000008 	.word	0x20000008
 80012c0:	200001dc 	.word	0x200001dc

080012c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  return uwTick;
 80012c8:	4b02      	ldr	r3, [pc, #8]	; (80012d4 <HAL_GetTick+0x10>)
 80012ca:	681b      	ldr	r3, [r3, #0]
}
 80012cc:	0018      	movs	r0, r3
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	46c0      	nop			; (mov r8, r8)
 80012d4:	200001dc 	.word	0x200001dc

080012d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	0002      	movs	r2, r0
 80012e0:	1dfb      	adds	r3, r7, #7
 80012e2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80012e4:	1dfb      	adds	r3, r7, #7
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b7f      	cmp	r3, #127	; 0x7f
 80012ea:	d809      	bhi.n	8001300 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012ec:	1dfb      	adds	r3, r7, #7
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	001a      	movs	r2, r3
 80012f2:	231f      	movs	r3, #31
 80012f4:	401a      	ands	r2, r3
 80012f6:	4b04      	ldr	r3, [pc, #16]	; (8001308 <__NVIC_EnableIRQ+0x30>)
 80012f8:	2101      	movs	r1, #1
 80012fa:	4091      	lsls	r1, r2
 80012fc:	000a      	movs	r2, r1
 80012fe:	601a      	str	r2, [r3, #0]
  }
}
 8001300:	46c0      	nop			; (mov r8, r8)
 8001302:	46bd      	mov	sp, r7
 8001304:	b002      	add	sp, #8
 8001306:	bd80      	pop	{r7, pc}
 8001308:	e000e100 	.word	0xe000e100

0800130c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800130c:	b590      	push	{r4, r7, lr}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	0002      	movs	r2, r0
 8001314:	6039      	str	r1, [r7, #0]
 8001316:	1dfb      	adds	r3, r7, #7
 8001318:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800131a:	1dfb      	adds	r3, r7, #7
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	2b7f      	cmp	r3, #127	; 0x7f
 8001320:	d828      	bhi.n	8001374 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001322:	4a2f      	ldr	r2, [pc, #188]	; (80013e0 <__NVIC_SetPriority+0xd4>)
 8001324:	1dfb      	adds	r3, r7, #7
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	b25b      	sxtb	r3, r3
 800132a:	089b      	lsrs	r3, r3, #2
 800132c:	33c0      	adds	r3, #192	; 0xc0
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	589b      	ldr	r3, [r3, r2]
 8001332:	1dfa      	adds	r2, r7, #7
 8001334:	7812      	ldrb	r2, [r2, #0]
 8001336:	0011      	movs	r1, r2
 8001338:	2203      	movs	r2, #3
 800133a:	400a      	ands	r2, r1
 800133c:	00d2      	lsls	r2, r2, #3
 800133e:	21ff      	movs	r1, #255	; 0xff
 8001340:	4091      	lsls	r1, r2
 8001342:	000a      	movs	r2, r1
 8001344:	43d2      	mvns	r2, r2
 8001346:	401a      	ands	r2, r3
 8001348:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	019b      	lsls	r3, r3, #6
 800134e:	22ff      	movs	r2, #255	; 0xff
 8001350:	401a      	ands	r2, r3
 8001352:	1dfb      	adds	r3, r7, #7
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	0018      	movs	r0, r3
 8001358:	2303      	movs	r3, #3
 800135a:	4003      	ands	r3, r0
 800135c:	00db      	lsls	r3, r3, #3
 800135e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001360:	481f      	ldr	r0, [pc, #124]	; (80013e0 <__NVIC_SetPriority+0xd4>)
 8001362:	1dfb      	adds	r3, r7, #7
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	b25b      	sxtb	r3, r3
 8001368:	089b      	lsrs	r3, r3, #2
 800136a:	430a      	orrs	r2, r1
 800136c:	33c0      	adds	r3, #192	; 0xc0
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001372:	e031      	b.n	80013d8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001374:	4a1b      	ldr	r2, [pc, #108]	; (80013e4 <__NVIC_SetPriority+0xd8>)
 8001376:	1dfb      	adds	r3, r7, #7
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	0019      	movs	r1, r3
 800137c:	230f      	movs	r3, #15
 800137e:	400b      	ands	r3, r1
 8001380:	3b08      	subs	r3, #8
 8001382:	089b      	lsrs	r3, r3, #2
 8001384:	3306      	adds	r3, #6
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	18d3      	adds	r3, r2, r3
 800138a:	3304      	adds	r3, #4
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	1dfa      	adds	r2, r7, #7
 8001390:	7812      	ldrb	r2, [r2, #0]
 8001392:	0011      	movs	r1, r2
 8001394:	2203      	movs	r2, #3
 8001396:	400a      	ands	r2, r1
 8001398:	00d2      	lsls	r2, r2, #3
 800139a:	21ff      	movs	r1, #255	; 0xff
 800139c:	4091      	lsls	r1, r2
 800139e:	000a      	movs	r2, r1
 80013a0:	43d2      	mvns	r2, r2
 80013a2:	401a      	ands	r2, r3
 80013a4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	019b      	lsls	r3, r3, #6
 80013aa:	22ff      	movs	r2, #255	; 0xff
 80013ac:	401a      	ands	r2, r3
 80013ae:	1dfb      	adds	r3, r7, #7
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	0018      	movs	r0, r3
 80013b4:	2303      	movs	r3, #3
 80013b6:	4003      	ands	r3, r0
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013bc:	4809      	ldr	r0, [pc, #36]	; (80013e4 <__NVIC_SetPriority+0xd8>)
 80013be:	1dfb      	adds	r3, r7, #7
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	001c      	movs	r4, r3
 80013c4:	230f      	movs	r3, #15
 80013c6:	4023      	ands	r3, r4
 80013c8:	3b08      	subs	r3, #8
 80013ca:	089b      	lsrs	r3, r3, #2
 80013cc:	430a      	orrs	r2, r1
 80013ce:	3306      	adds	r3, #6
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	18c3      	adds	r3, r0, r3
 80013d4:	3304      	adds	r3, #4
 80013d6:	601a      	str	r2, [r3, #0]
}
 80013d8:	46c0      	nop			; (mov r8, r8)
 80013da:	46bd      	mov	sp, r7
 80013dc:	b003      	add	sp, #12
 80013de:	bd90      	pop	{r4, r7, pc}
 80013e0:	e000e100 	.word	0xe000e100
 80013e4:	e000ed00 	.word	0xe000ed00

080013e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	1e5a      	subs	r2, r3, #1
 80013f4:	2380      	movs	r3, #128	; 0x80
 80013f6:	045b      	lsls	r3, r3, #17
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d301      	bcc.n	8001400 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013fc:	2301      	movs	r3, #1
 80013fe:	e010      	b.n	8001422 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001400:	4b0a      	ldr	r3, [pc, #40]	; (800142c <SysTick_Config+0x44>)
 8001402:	687a      	ldr	r2, [r7, #4]
 8001404:	3a01      	subs	r2, #1
 8001406:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001408:	2301      	movs	r3, #1
 800140a:	425b      	negs	r3, r3
 800140c:	2103      	movs	r1, #3
 800140e:	0018      	movs	r0, r3
 8001410:	f7ff ff7c 	bl	800130c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001414:	4b05      	ldr	r3, [pc, #20]	; (800142c <SysTick_Config+0x44>)
 8001416:	2200      	movs	r2, #0
 8001418:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800141a:	4b04      	ldr	r3, [pc, #16]	; (800142c <SysTick_Config+0x44>)
 800141c:	2207      	movs	r2, #7
 800141e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001420:	2300      	movs	r3, #0
}
 8001422:	0018      	movs	r0, r3
 8001424:	46bd      	mov	sp, r7
 8001426:	b002      	add	sp, #8
 8001428:	bd80      	pop	{r7, pc}
 800142a:	46c0      	nop			; (mov r8, r8)
 800142c:	e000e010 	.word	0xe000e010

08001430 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	60b9      	str	r1, [r7, #8]
 8001438:	607a      	str	r2, [r7, #4]
 800143a:	210f      	movs	r1, #15
 800143c:	187b      	adds	r3, r7, r1
 800143e:	1c02      	adds	r2, r0, #0
 8001440:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001442:	68ba      	ldr	r2, [r7, #8]
 8001444:	187b      	adds	r3, r7, r1
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	b25b      	sxtb	r3, r3
 800144a:	0011      	movs	r1, r2
 800144c:	0018      	movs	r0, r3
 800144e:	f7ff ff5d 	bl	800130c <__NVIC_SetPriority>
}
 8001452:	46c0      	nop			; (mov r8, r8)
 8001454:	46bd      	mov	sp, r7
 8001456:	b004      	add	sp, #16
 8001458:	bd80      	pop	{r7, pc}

0800145a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b082      	sub	sp, #8
 800145e:	af00      	add	r7, sp, #0
 8001460:	0002      	movs	r2, r0
 8001462:	1dfb      	adds	r3, r7, #7
 8001464:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001466:	1dfb      	adds	r3, r7, #7
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	b25b      	sxtb	r3, r3
 800146c:	0018      	movs	r0, r3
 800146e:	f7ff ff33 	bl	80012d8 <__NVIC_EnableIRQ>
}
 8001472:	46c0      	nop			; (mov r8, r8)
 8001474:	46bd      	mov	sp, r7
 8001476:	b002      	add	sp, #8
 8001478:	bd80      	pop	{r7, pc}

0800147a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800147a:	b580      	push	{r7, lr}
 800147c:	b082      	sub	sp, #8
 800147e:	af00      	add	r7, sp, #0
 8001480:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	0018      	movs	r0, r3
 8001486:	f7ff ffaf 	bl	80013e8 <SysTick_Config>
 800148a:	0003      	movs	r3, r0
}
 800148c:	0018      	movs	r0, r3
 800148e:	46bd      	mov	sp, r7
 8001490:	b002      	add	sp, #8
 8001492:	bd80      	pop	{r7, pc}

08001494 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d101      	bne.n	80014a6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e061      	b.n	800156a <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a32      	ldr	r2, [pc, #200]	; (8001574 <HAL_DMA_Init+0xe0>)
 80014ac:	4694      	mov	ip, r2
 80014ae:	4463      	add	r3, ip
 80014b0:	2114      	movs	r1, #20
 80014b2:	0018      	movs	r0, r3
 80014b4:	f7fe fe28 	bl	8000108 <__udivsi3>
 80014b8:	0003      	movs	r3, r0
 80014ba:	009a      	lsls	r2, r3, #2
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	4a2d      	ldr	r2, [pc, #180]	; (8001578 <HAL_DMA_Init+0xe4>)
 80014c4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2225      	movs	r2, #37	; 0x25
 80014ca:	2102      	movs	r1, #2
 80014cc:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	4a28      	ldr	r2, [pc, #160]	; (800157c <HAL_DMA_Init+0xe8>)
 80014da:	4013      	ands	r3, r2
 80014dc:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80014e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	691b      	ldr	r3, [r3, #16]
 80014ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	699b      	ldr	r3, [r3, #24]
 80014f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6a1b      	ldr	r3, [r3, #32]
 8001504:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001506:	68fa      	ldr	r2, [r7, #12]
 8001508:	4313      	orrs	r3, r2
 800150a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	68fa      	ldr	r2, [r7, #12]
 8001512:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	689a      	ldr	r2, [r3, #8]
 8001518:	2380      	movs	r3, #128	; 0x80
 800151a:	01db      	lsls	r3, r3, #7
 800151c:	429a      	cmp	r2, r3
 800151e:	d018      	beq.n	8001552 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001520:	4b17      	ldr	r3, [pc, #92]	; (8001580 <HAL_DMA_Init+0xec>)
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001528:	211c      	movs	r1, #28
 800152a:	400b      	ands	r3, r1
 800152c:	210f      	movs	r1, #15
 800152e:	4099      	lsls	r1, r3
 8001530:	000b      	movs	r3, r1
 8001532:	43d9      	mvns	r1, r3
 8001534:	4b12      	ldr	r3, [pc, #72]	; (8001580 <HAL_DMA_Init+0xec>)
 8001536:	400a      	ands	r2, r1
 8001538:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800153a:	4b11      	ldr	r3, [pc, #68]	; (8001580 <HAL_DMA_Init+0xec>)
 800153c:	6819      	ldr	r1, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	685a      	ldr	r2, [r3, #4]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001546:	201c      	movs	r0, #28
 8001548:	4003      	ands	r3, r0
 800154a:	409a      	lsls	r2, r3
 800154c:	4b0c      	ldr	r3, [pc, #48]	; (8001580 <HAL_DMA_Init+0xec>)
 800154e:	430a      	orrs	r2, r1
 8001550:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2200      	movs	r2, #0
 8001556:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2225      	movs	r2, #37	; 0x25
 800155c:	2101      	movs	r1, #1
 800155e:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2224      	movs	r2, #36	; 0x24
 8001564:	2100      	movs	r1, #0
 8001566:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001568:	2300      	movs	r3, #0
}
 800156a:	0018      	movs	r0, r3
 800156c:	46bd      	mov	sp, r7
 800156e:	b004      	add	sp, #16
 8001570:	bd80      	pop	{r7, pc}
 8001572:	46c0      	nop			; (mov r8, r8)
 8001574:	bffdfff8 	.word	0xbffdfff8
 8001578:	40020000 	.word	0x40020000
 800157c:	ffff800f 	.word	0xffff800f
 8001580:	400200a8 	.word	0x400200a8

08001584 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b086      	sub	sp, #24
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800158e:	2300      	movs	r3, #0
 8001590:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001592:	2300      	movs	r3, #0
 8001594:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001596:	2300      	movs	r3, #0
 8001598:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800159a:	e143      	b.n	8001824 <HAL_GPIO_Init+0x2a0>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2101      	movs	r1, #1
 80015a2:	697a      	ldr	r2, [r7, #20]
 80015a4:	4091      	lsls	r1, r2
 80015a6:	000a      	movs	r2, r1
 80015a8:	4013      	ands	r3, r2
 80015aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d100      	bne.n	80015b4 <HAL_GPIO_Init+0x30>
 80015b2:	e134      	b.n	800181e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	2203      	movs	r2, #3
 80015ba:	4013      	ands	r3, r2
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d005      	beq.n	80015cc <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	2203      	movs	r2, #3
 80015c6:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80015c8:	2b02      	cmp	r3, #2
 80015ca:	d130      	bne.n	800162e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	005b      	lsls	r3, r3, #1
 80015d6:	2203      	movs	r2, #3
 80015d8:	409a      	lsls	r2, r3
 80015da:	0013      	movs	r3, r2
 80015dc:	43da      	mvns	r2, r3
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	4013      	ands	r3, r2
 80015e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	68da      	ldr	r2, [r3, #12]
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	005b      	lsls	r3, r3, #1
 80015ec:	409a      	lsls	r2, r3
 80015ee:	0013      	movs	r3, r2
 80015f0:	693a      	ldr	r2, [r7, #16]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	693a      	ldr	r2, [r7, #16]
 80015fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001602:	2201      	movs	r2, #1
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	409a      	lsls	r2, r3
 8001608:	0013      	movs	r3, r2
 800160a:	43da      	mvns	r2, r3
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	4013      	ands	r3, r2
 8001610:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	091b      	lsrs	r3, r3, #4
 8001618:	2201      	movs	r2, #1
 800161a:	401a      	ands	r2, r3
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	409a      	lsls	r2, r3
 8001620:	0013      	movs	r3, r2
 8001622:	693a      	ldr	r2, [r7, #16]
 8001624:	4313      	orrs	r3, r2
 8001626:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	693a      	ldr	r2, [r7, #16]
 800162c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	2203      	movs	r2, #3
 8001634:	4013      	ands	r3, r2
 8001636:	2b03      	cmp	r3, #3
 8001638:	d017      	beq.n	800166a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	005b      	lsls	r3, r3, #1
 8001644:	2203      	movs	r2, #3
 8001646:	409a      	lsls	r2, r3
 8001648:	0013      	movs	r3, r2
 800164a:	43da      	mvns	r2, r3
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	4013      	ands	r3, r2
 8001650:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	689a      	ldr	r2, [r3, #8]
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	409a      	lsls	r2, r3
 800165c:	0013      	movs	r3, r2
 800165e:	693a      	ldr	r2, [r7, #16]
 8001660:	4313      	orrs	r3, r2
 8001662:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	693a      	ldr	r2, [r7, #16]
 8001668:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	2203      	movs	r2, #3
 8001670:	4013      	ands	r3, r2
 8001672:	2b02      	cmp	r3, #2
 8001674:	d123      	bne.n	80016be <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	08da      	lsrs	r2, r3, #3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	3208      	adds	r2, #8
 800167e:	0092      	lsls	r2, r2, #2
 8001680:	58d3      	ldr	r3, [r2, r3]
 8001682:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	2207      	movs	r2, #7
 8001688:	4013      	ands	r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	220f      	movs	r2, #15
 800168e:	409a      	lsls	r2, r3
 8001690:	0013      	movs	r3, r2
 8001692:	43da      	mvns	r2, r3
 8001694:	693b      	ldr	r3, [r7, #16]
 8001696:	4013      	ands	r3, r2
 8001698:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	691a      	ldr	r2, [r3, #16]
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	2107      	movs	r1, #7
 80016a2:	400b      	ands	r3, r1
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	409a      	lsls	r2, r3
 80016a8:	0013      	movs	r3, r2
 80016aa:	693a      	ldr	r2, [r7, #16]
 80016ac:	4313      	orrs	r3, r2
 80016ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	08da      	lsrs	r2, r3, #3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	3208      	adds	r2, #8
 80016b8:	0092      	lsls	r2, r2, #2
 80016ba:	6939      	ldr	r1, [r7, #16]
 80016bc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	2203      	movs	r2, #3
 80016ca:	409a      	lsls	r2, r3
 80016cc:	0013      	movs	r3, r2
 80016ce:	43da      	mvns	r2, r3
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	4013      	ands	r3, r2
 80016d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	2203      	movs	r2, #3
 80016dc:	401a      	ands	r2, r3
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	409a      	lsls	r2, r3
 80016e4:	0013      	movs	r3, r2
 80016e6:	693a      	ldr	r2, [r7, #16]
 80016e8:	4313      	orrs	r3, r2
 80016ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	693a      	ldr	r2, [r7, #16]
 80016f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	685a      	ldr	r2, [r3, #4]
 80016f6:	23c0      	movs	r3, #192	; 0xc0
 80016f8:	029b      	lsls	r3, r3, #10
 80016fa:	4013      	ands	r3, r2
 80016fc:	d100      	bne.n	8001700 <HAL_GPIO_Init+0x17c>
 80016fe:	e08e      	b.n	800181e <HAL_GPIO_Init+0x29a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001700:	4b4e      	ldr	r3, [pc, #312]	; (800183c <HAL_GPIO_Init+0x2b8>)
 8001702:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001704:	4b4d      	ldr	r3, [pc, #308]	; (800183c <HAL_GPIO_Init+0x2b8>)
 8001706:	2101      	movs	r1, #1
 8001708:	430a      	orrs	r2, r1
 800170a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800170c:	4a4c      	ldr	r2, [pc, #304]	; (8001840 <HAL_GPIO_Init+0x2bc>)
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	089b      	lsrs	r3, r3, #2
 8001712:	3302      	adds	r3, #2
 8001714:	009b      	lsls	r3, r3, #2
 8001716:	589b      	ldr	r3, [r3, r2]
 8001718:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	2203      	movs	r2, #3
 800171e:	4013      	ands	r3, r2
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	220f      	movs	r2, #15
 8001724:	409a      	lsls	r2, r3
 8001726:	0013      	movs	r3, r2
 8001728:	43da      	mvns	r2, r3
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	4013      	ands	r3, r2
 800172e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	23a0      	movs	r3, #160	; 0xa0
 8001734:	05db      	lsls	r3, r3, #23
 8001736:	429a      	cmp	r2, r3
 8001738:	d00d      	beq.n	8001756 <HAL_GPIO_Init+0x1d2>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a41      	ldr	r2, [pc, #260]	; (8001844 <HAL_GPIO_Init+0x2c0>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d007      	beq.n	8001752 <HAL_GPIO_Init+0x1ce>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	4a40      	ldr	r2, [pc, #256]	; (8001848 <HAL_GPIO_Init+0x2c4>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d101      	bne.n	800174e <HAL_GPIO_Init+0x1ca>
 800174a:	2302      	movs	r3, #2
 800174c:	e004      	b.n	8001758 <HAL_GPIO_Init+0x1d4>
 800174e:	2306      	movs	r3, #6
 8001750:	e002      	b.n	8001758 <HAL_GPIO_Init+0x1d4>
 8001752:	2301      	movs	r3, #1
 8001754:	e000      	b.n	8001758 <HAL_GPIO_Init+0x1d4>
 8001756:	2300      	movs	r3, #0
 8001758:	697a      	ldr	r2, [r7, #20]
 800175a:	2103      	movs	r1, #3
 800175c:	400a      	ands	r2, r1
 800175e:	0092      	lsls	r2, r2, #2
 8001760:	4093      	lsls	r3, r2
 8001762:	693a      	ldr	r2, [r7, #16]
 8001764:	4313      	orrs	r3, r2
 8001766:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001768:	4935      	ldr	r1, [pc, #212]	; (8001840 <HAL_GPIO_Init+0x2bc>)
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	089b      	lsrs	r3, r3, #2
 800176e:	3302      	adds	r3, #2
 8001770:	009b      	lsls	r3, r3, #2
 8001772:	693a      	ldr	r2, [r7, #16]
 8001774:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001776:	4b35      	ldr	r3, [pc, #212]	; (800184c <HAL_GPIO_Init+0x2c8>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	43da      	mvns	r2, r3
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	4013      	ands	r3, r2
 8001784:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	685a      	ldr	r2, [r3, #4]
 800178a:	2380      	movs	r3, #128	; 0x80
 800178c:	025b      	lsls	r3, r3, #9
 800178e:	4013      	ands	r3, r2
 8001790:	d003      	beq.n	800179a <HAL_GPIO_Init+0x216>
        {
          temp |= iocurrent;
 8001792:	693a      	ldr	r2, [r7, #16]
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	4313      	orrs	r3, r2
 8001798:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800179a:	4b2c      	ldr	r3, [pc, #176]	; (800184c <HAL_GPIO_Init+0x2c8>)
 800179c:	693a      	ldr	r2, [r7, #16]
 800179e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80017a0:	4b2a      	ldr	r3, [pc, #168]	; (800184c <HAL_GPIO_Init+0x2c8>)
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	43da      	mvns	r2, r3
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	4013      	ands	r3, r2
 80017ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	685a      	ldr	r2, [r3, #4]
 80017b4:	2380      	movs	r3, #128	; 0x80
 80017b6:	029b      	lsls	r3, r3, #10
 80017b8:	4013      	ands	r3, r2
 80017ba:	d003      	beq.n	80017c4 <HAL_GPIO_Init+0x240>
        {
          temp |= iocurrent;
 80017bc:	693a      	ldr	r2, [r7, #16]
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	4313      	orrs	r3, r2
 80017c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80017c4:	4b21      	ldr	r3, [pc, #132]	; (800184c <HAL_GPIO_Init+0x2c8>)
 80017c6:	693a      	ldr	r2, [r7, #16]
 80017c8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017ca:	4b20      	ldr	r3, [pc, #128]	; (800184c <HAL_GPIO_Init+0x2c8>)
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	43da      	mvns	r2, r3
 80017d4:	693b      	ldr	r3, [r7, #16]
 80017d6:	4013      	ands	r3, r2
 80017d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685a      	ldr	r2, [r3, #4]
 80017de:	2380      	movs	r3, #128	; 0x80
 80017e0:	035b      	lsls	r3, r3, #13
 80017e2:	4013      	ands	r3, r2
 80017e4:	d003      	beq.n	80017ee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80017e6:	693a      	ldr	r2, [r7, #16]
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80017ee:	4b17      	ldr	r3, [pc, #92]	; (800184c <HAL_GPIO_Init+0x2c8>)
 80017f0:	693a      	ldr	r2, [r7, #16]
 80017f2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80017f4:	4b15      	ldr	r3, [pc, #84]	; (800184c <HAL_GPIO_Init+0x2c8>)
 80017f6:	68db      	ldr	r3, [r3, #12]
 80017f8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	43da      	mvns	r2, r3
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	4013      	ands	r3, r2
 8001802:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	685a      	ldr	r2, [r3, #4]
 8001808:	2380      	movs	r3, #128	; 0x80
 800180a:	039b      	lsls	r3, r3, #14
 800180c:	4013      	ands	r3, r2
 800180e:	d003      	beq.n	8001818 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001810:	693a      	ldr	r2, [r7, #16]
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	4313      	orrs	r3, r2
 8001816:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001818:	4b0c      	ldr	r3, [pc, #48]	; (800184c <HAL_GPIO_Init+0x2c8>)
 800181a:	693a      	ldr	r2, [r7, #16]
 800181c:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	3301      	adds	r3, #1
 8001822:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	40da      	lsrs	r2, r3
 800182c:	1e13      	subs	r3, r2, #0
 800182e:	d000      	beq.n	8001832 <HAL_GPIO_Init+0x2ae>
 8001830:	e6b4      	b.n	800159c <HAL_GPIO_Init+0x18>
  }
}
 8001832:	46c0      	nop			; (mov r8, r8)
 8001834:	46c0      	nop			; (mov r8, r8)
 8001836:	46bd      	mov	sp, r7
 8001838:	b006      	add	sp, #24
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40021000 	.word	0x40021000
 8001840:	40010000 	.word	0x40010000
 8001844:	50000400 	.word	0x50000400
 8001848:	50000800 	.word	0x50000800
 800184c:	40010400 	.word	0x40010400

08001850 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	0008      	movs	r0, r1
 800185a:	0011      	movs	r1, r2
 800185c:	1cbb      	adds	r3, r7, #2
 800185e:	1c02      	adds	r2, r0, #0
 8001860:	801a      	strh	r2, [r3, #0]
 8001862:	1c7b      	adds	r3, r7, #1
 8001864:	1c0a      	adds	r2, r1, #0
 8001866:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001868:	1c7b      	adds	r3, r7, #1
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d004      	beq.n	800187a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001870:	1cbb      	adds	r3, r7, #2
 8001872:	881a      	ldrh	r2, [r3, #0]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001878:	e003      	b.n	8001882 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800187a:	1cbb      	adds	r3, r7, #2
 800187c:	881a      	ldrh	r2, [r3, #0]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001882:	46c0      	nop			; (mov r8, r8)
 8001884:	46bd      	mov	sp, r7
 8001886:	b002      	add	sp, #8
 8001888:	bd80      	pop	{r7, pc}

0800188a <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b084      	sub	sp, #16
 800188e:	af00      	add	r7, sp, #0
 8001890:	6078      	str	r0, [r7, #4]
 8001892:	000a      	movs	r2, r1
 8001894:	1cbb      	adds	r3, r7, #2
 8001896:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	695b      	ldr	r3, [r3, #20]
 800189c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800189e:	1cbb      	adds	r3, r7, #2
 80018a0:	881b      	ldrh	r3, [r3, #0]
 80018a2:	68fa      	ldr	r2, [r7, #12]
 80018a4:	4013      	ands	r3, r2
 80018a6:	041a      	lsls	r2, r3, #16
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	43db      	mvns	r3, r3
 80018ac:	1cb9      	adds	r1, r7, #2
 80018ae:	8809      	ldrh	r1, [r1, #0]
 80018b0:	400b      	ands	r3, r1
 80018b2:	431a      	orrs	r2, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	619a      	str	r2, [r3, #24]
}
 80018b8:	46c0      	nop			; (mov r8, r8)
 80018ba:	46bd      	mov	sp, r7
 80018bc:	b004      	add	sp, #16
 80018be:	bd80      	pop	{r7, pc}

080018c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018c0:	b5b0      	push	{r4, r5, r7, lr}
 80018c2:	b08a      	sub	sp, #40	; 0x28
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d102      	bne.n	80018d4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	f000 fb6c 	bl	8001fac <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018d4:	4bc8      	ldr	r3, [pc, #800]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	220c      	movs	r2, #12
 80018da:	4013      	ands	r3, r2
 80018dc:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018de:	4bc6      	ldr	r3, [pc, #792]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 80018e0:	68da      	ldr	r2, [r3, #12]
 80018e2:	2380      	movs	r3, #128	; 0x80
 80018e4:	025b      	lsls	r3, r3, #9
 80018e6:	4013      	ands	r3, r2
 80018e8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	2201      	movs	r2, #1
 80018f0:	4013      	ands	r3, r2
 80018f2:	d100      	bne.n	80018f6 <HAL_RCC_OscConfig+0x36>
 80018f4:	e07d      	b.n	80019f2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	2b08      	cmp	r3, #8
 80018fa:	d007      	beq.n	800190c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80018fc:	69fb      	ldr	r3, [r7, #28]
 80018fe:	2b0c      	cmp	r3, #12
 8001900:	d112      	bne.n	8001928 <HAL_RCC_OscConfig+0x68>
 8001902:	69ba      	ldr	r2, [r7, #24]
 8001904:	2380      	movs	r3, #128	; 0x80
 8001906:	025b      	lsls	r3, r3, #9
 8001908:	429a      	cmp	r2, r3
 800190a:	d10d      	bne.n	8001928 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800190c:	4bba      	ldr	r3, [pc, #744]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	2380      	movs	r3, #128	; 0x80
 8001912:	029b      	lsls	r3, r3, #10
 8001914:	4013      	ands	r3, r2
 8001916:	d100      	bne.n	800191a <HAL_RCC_OscConfig+0x5a>
 8001918:	e06a      	b.n	80019f0 <HAL_RCC_OscConfig+0x130>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d166      	bne.n	80019f0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	f000 fb42 	bl	8001fac <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	685a      	ldr	r2, [r3, #4]
 800192c:	2380      	movs	r3, #128	; 0x80
 800192e:	025b      	lsls	r3, r3, #9
 8001930:	429a      	cmp	r2, r3
 8001932:	d107      	bne.n	8001944 <HAL_RCC_OscConfig+0x84>
 8001934:	4bb0      	ldr	r3, [pc, #704]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	4baf      	ldr	r3, [pc, #700]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 800193a:	2180      	movs	r1, #128	; 0x80
 800193c:	0249      	lsls	r1, r1, #9
 800193e:	430a      	orrs	r2, r1
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	e027      	b.n	8001994 <HAL_RCC_OscConfig+0xd4>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	685a      	ldr	r2, [r3, #4]
 8001948:	23a0      	movs	r3, #160	; 0xa0
 800194a:	02db      	lsls	r3, r3, #11
 800194c:	429a      	cmp	r2, r3
 800194e:	d10e      	bne.n	800196e <HAL_RCC_OscConfig+0xae>
 8001950:	4ba9      	ldr	r3, [pc, #676]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	4ba8      	ldr	r3, [pc, #672]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001956:	2180      	movs	r1, #128	; 0x80
 8001958:	02c9      	lsls	r1, r1, #11
 800195a:	430a      	orrs	r2, r1
 800195c:	601a      	str	r2, [r3, #0]
 800195e:	4ba6      	ldr	r3, [pc, #664]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	4ba5      	ldr	r3, [pc, #660]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001964:	2180      	movs	r1, #128	; 0x80
 8001966:	0249      	lsls	r1, r1, #9
 8001968:	430a      	orrs	r2, r1
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	e012      	b.n	8001994 <HAL_RCC_OscConfig+0xd4>
 800196e:	4ba2      	ldr	r3, [pc, #648]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	4ba1      	ldr	r3, [pc, #644]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001974:	49a1      	ldr	r1, [pc, #644]	; (8001bfc <HAL_RCC_OscConfig+0x33c>)
 8001976:	400a      	ands	r2, r1
 8001978:	601a      	str	r2, [r3, #0]
 800197a:	4b9f      	ldr	r3, [pc, #636]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	2380      	movs	r3, #128	; 0x80
 8001980:	025b      	lsls	r3, r3, #9
 8001982:	4013      	ands	r3, r2
 8001984:	60fb      	str	r3, [r7, #12]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	4b9b      	ldr	r3, [pc, #620]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	4b9a      	ldr	r3, [pc, #616]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 800198e:	499c      	ldr	r1, [pc, #624]	; (8001c00 <HAL_RCC_OscConfig+0x340>)
 8001990:	400a      	ands	r2, r1
 8001992:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d014      	beq.n	80019c6 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800199c:	f7ff fc92 	bl	80012c4 <HAL_GetTick>
 80019a0:	0003      	movs	r3, r0
 80019a2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80019a4:	e008      	b.n	80019b8 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019a6:	f7ff fc8d 	bl	80012c4 <HAL_GetTick>
 80019aa:	0002      	movs	r2, r0
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	1ad3      	subs	r3, r2, r3
 80019b0:	2b64      	cmp	r3, #100	; 0x64
 80019b2:	d901      	bls.n	80019b8 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80019b4:	2303      	movs	r3, #3
 80019b6:	e2f9      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80019b8:	4b8f      	ldr	r3, [pc, #572]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	2380      	movs	r3, #128	; 0x80
 80019be:	029b      	lsls	r3, r3, #10
 80019c0:	4013      	ands	r3, r2
 80019c2:	d0f0      	beq.n	80019a6 <HAL_RCC_OscConfig+0xe6>
 80019c4:	e015      	b.n	80019f2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c6:	f7ff fc7d 	bl	80012c4 <HAL_GetTick>
 80019ca:	0003      	movs	r3, r0
 80019cc:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80019ce:	e008      	b.n	80019e2 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019d0:	f7ff fc78 	bl	80012c4 <HAL_GetTick>
 80019d4:	0002      	movs	r2, r0
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b64      	cmp	r3, #100	; 0x64
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e2e4      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80019e2:	4b85      	ldr	r3, [pc, #532]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	2380      	movs	r3, #128	; 0x80
 80019e8:	029b      	lsls	r3, r3, #10
 80019ea:	4013      	ands	r3, r2
 80019ec:	d1f0      	bne.n	80019d0 <HAL_RCC_OscConfig+0x110>
 80019ee:	e000      	b.n	80019f2 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019f0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	2202      	movs	r2, #2
 80019f8:	4013      	ands	r3, r2
 80019fa:	d100      	bne.n	80019fe <HAL_RCC_OscConfig+0x13e>
 80019fc:	e099      	b.n	8001b32 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	68db      	ldr	r3, [r3, #12]
 8001a02:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a06:	2220      	movs	r2, #32
 8001a08:	4013      	ands	r3, r2
 8001a0a:	d009      	beq.n	8001a20 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001a0c:	4b7a      	ldr	r3, [pc, #488]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	4b79      	ldr	r3, [pc, #484]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001a12:	2120      	movs	r1, #32
 8001a14:	430a      	orrs	r2, r1
 8001a16:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a1a:	2220      	movs	r2, #32
 8001a1c:	4393      	bics	r3, r2
 8001a1e:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	2b04      	cmp	r3, #4
 8001a24:	d005      	beq.n	8001a32 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	2b0c      	cmp	r3, #12
 8001a2a:	d13e      	bne.n	8001aaa <HAL_RCC_OscConfig+0x1ea>
 8001a2c:	69bb      	ldr	r3, [r7, #24]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d13b      	bne.n	8001aaa <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001a32:	4b71      	ldr	r3, [pc, #452]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2204      	movs	r2, #4
 8001a38:	4013      	ands	r3, r2
 8001a3a:	d004      	beq.n	8001a46 <HAL_RCC_OscConfig+0x186>
 8001a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d101      	bne.n	8001a46 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e2b2      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a46:	4b6c      	ldr	r3, [pc, #432]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	4a6e      	ldr	r2, [pc, #440]	; (8001c04 <HAL_RCC_OscConfig+0x344>)
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	0019      	movs	r1, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	691b      	ldr	r3, [r3, #16]
 8001a54:	021a      	lsls	r2, r3, #8
 8001a56:	4b68      	ldr	r3, [pc, #416]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001a58:	430a      	orrs	r2, r1
 8001a5a:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001a5c:	4b66      	ldr	r3, [pc, #408]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	2209      	movs	r2, #9
 8001a62:	4393      	bics	r3, r2
 8001a64:	0019      	movs	r1, r3
 8001a66:	4b64      	ldr	r3, [pc, #400]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001a68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a6a:	430a      	orrs	r2, r1
 8001a6c:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a6e:	f000 fbeb 	bl	8002248 <HAL_RCC_GetSysClockFreq>
 8001a72:	0001      	movs	r1, r0
 8001a74:	4b60      	ldr	r3, [pc, #384]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	091b      	lsrs	r3, r3, #4
 8001a7a:	220f      	movs	r2, #15
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	4a62      	ldr	r2, [pc, #392]	; (8001c08 <HAL_RCC_OscConfig+0x348>)
 8001a80:	5cd3      	ldrb	r3, [r2, r3]
 8001a82:	000a      	movs	r2, r1
 8001a84:	40da      	lsrs	r2, r3
 8001a86:	4b61      	ldr	r3, [pc, #388]	; (8001c0c <HAL_RCC_OscConfig+0x34c>)
 8001a88:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001a8a:	4b61      	ldr	r3, [pc, #388]	; (8001c10 <HAL_RCC_OscConfig+0x350>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	2513      	movs	r5, #19
 8001a90:	197c      	adds	r4, r7, r5
 8001a92:	0018      	movs	r0, r3
 8001a94:	f7ff fbd0 	bl	8001238 <HAL_InitTick>
 8001a98:	0003      	movs	r3, r0
 8001a9a:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001a9c:	197b      	adds	r3, r7, r5
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d046      	beq.n	8001b32 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001aa4:	197b      	adds	r3, r7, r5
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	e280      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d027      	beq.n	8001b00 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001ab0:	4b51      	ldr	r3, [pc, #324]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2209      	movs	r2, #9
 8001ab6:	4393      	bics	r3, r2
 8001ab8:	0019      	movs	r1, r3
 8001aba:	4b4f      	ldr	r3, [pc, #316]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001abc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001abe:	430a      	orrs	r2, r1
 8001ac0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac2:	f7ff fbff 	bl	80012c4 <HAL_GetTick>
 8001ac6:	0003      	movs	r3, r0
 8001ac8:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001aca:	e008      	b.n	8001ade <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001acc:	f7ff fbfa 	bl	80012c4 <HAL_GetTick>
 8001ad0:	0002      	movs	r2, r0
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e266      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ade:	4b46      	ldr	r3, [pc, #280]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	2204      	movs	r2, #4
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	d0f1      	beq.n	8001acc <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ae8:	4b43      	ldr	r3, [pc, #268]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	4a45      	ldr	r2, [pc, #276]	; (8001c04 <HAL_RCC_OscConfig+0x344>)
 8001aee:	4013      	ands	r3, r2
 8001af0:	0019      	movs	r1, r3
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	691b      	ldr	r3, [r3, #16]
 8001af6:	021a      	lsls	r2, r3, #8
 8001af8:	4b3f      	ldr	r3, [pc, #252]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001afa:	430a      	orrs	r2, r1
 8001afc:	605a      	str	r2, [r3, #4]
 8001afe:	e018      	b.n	8001b32 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b00:	4b3d      	ldr	r3, [pc, #244]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	4b3c      	ldr	r3, [pc, #240]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001b06:	2101      	movs	r1, #1
 8001b08:	438a      	bics	r2, r1
 8001b0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b0c:	f7ff fbda 	bl	80012c4 <HAL_GetTick>
 8001b10:	0003      	movs	r3, r0
 8001b12:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001b14:	e008      	b.n	8001b28 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b16:	f7ff fbd5 	bl	80012c4 <HAL_GetTick>
 8001b1a:	0002      	movs	r2, r0
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	d901      	bls.n	8001b28 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001b24:	2303      	movs	r3, #3
 8001b26:	e241      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001b28:	4b33      	ldr	r3, [pc, #204]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2204      	movs	r2, #4
 8001b2e:	4013      	ands	r3, r2
 8001b30:	d1f1      	bne.n	8001b16 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	2210      	movs	r2, #16
 8001b38:	4013      	ands	r3, r2
 8001b3a:	d100      	bne.n	8001b3e <HAL_RCC_OscConfig+0x27e>
 8001b3c:	e0a1      	b.n	8001c82 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d140      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001b44:	4b2c      	ldr	r3, [pc, #176]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	2380      	movs	r3, #128	; 0x80
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	d005      	beq.n	8001b5c <HAL_RCC_OscConfig+0x29c>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	699b      	ldr	r3, [r3, #24]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d101      	bne.n	8001b5c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e227      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b5c:	4b26      	ldr	r3, [pc, #152]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	4a2c      	ldr	r2, [pc, #176]	; (8001c14 <HAL_RCC_OscConfig+0x354>)
 8001b62:	4013      	ands	r3, r2
 8001b64:	0019      	movs	r1, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6a1a      	ldr	r2, [r3, #32]
 8001b6a:	4b23      	ldr	r3, [pc, #140]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001b6c:	430a      	orrs	r2, r1
 8001b6e:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b70:	4b21      	ldr	r3, [pc, #132]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	021b      	lsls	r3, r3, #8
 8001b76:	0a19      	lsrs	r1, r3, #8
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	69db      	ldr	r3, [r3, #28]
 8001b7c:	061a      	lsls	r2, r3, #24
 8001b7e:	4b1e      	ldr	r3, [pc, #120]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001b80:	430a      	orrs	r2, r1
 8001b82:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6a1b      	ldr	r3, [r3, #32]
 8001b88:	0b5b      	lsrs	r3, r3, #13
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	2280      	movs	r2, #128	; 0x80
 8001b8e:	0212      	lsls	r2, r2, #8
 8001b90:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001b92:	4b19      	ldr	r3, [pc, #100]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001b94:	68db      	ldr	r3, [r3, #12]
 8001b96:	091b      	lsrs	r3, r3, #4
 8001b98:	210f      	movs	r1, #15
 8001b9a:	400b      	ands	r3, r1
 8001b9c:	491a      	ldr	r1, [pc, #104]	; (8001c08 <HAL_RCC_OscConfig+0x348>)
 8001b9e:	5ccb      	ldrb	r3, [r1, r3]
 8001ba0:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001ba2:	4b1a      	ldr	r3, [pc, #104]	; (8001c0c <HAL_RCC_OscConfig+0x34c>)
 8001ba4:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001ba6:	4b1a      	ldr	r3, [pc, #104]	; (8001c10 <HAL_RCC_OscConfig+0x350>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	2513      	movs	r5, #19
 8001bac:	197c      	adds	r4, r7, r5
 8001bae:	0018      	movs	r0, r3
 8001bb0:	f7ff fb42 	bl	8001238 <HAL_InitTick>
 8001bb4:	0003      	movs	r3, r0
 8001bb6:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001bb8:	197b      	adds	r3, r7, r5
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d060      	beq.n	8001c82 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8001bc0:	197b      	adds	r3, r7, r5
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	e1f2      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d03f      	beq.n	8001c4e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001bce:	4b0a      	ldr	r3, [pc, #40]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	4b09      	ldr	r3, [pc, #36]	; (8001bf8 <HAL_RCC_OscConfig+0x338>)
 8001bd4:	2180      	movs	r1, #128	; 0x80
 8001bd6:	0049      	lsls	r1, r1, #1
 8001bd8:	430a      	orrs	r2, r1
 8001bda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bdc:	f7ff fb72 	bl	80012c4 <HAL_GetTick>
 8001be0:	0003      	movs	r3, r0
 8001be2:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001be4:	e018      	b.n	8001c18 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001be6:	f7ff fb6d 	bl	80012c4 <HAL_GetTick>
 8001bea:	0002      	movs	r2, r0
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d911      	bls.n	8001c18 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e1d9      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
 8001bf8:	40021000 	.word	0x40021000
 8001bfc:	fffeffff 	.word	0xfffeffff
 8001c00:	fffbffff 	.word	0xfffbffff
 8001c04:	ffffe0ff 	.word	0xffffe0ff
 8001c08:	08003130 	.word	0x08003130
 8001c0c:	20000000 	.word	0x20000000
 8001c10:	20000004 	.word	0x20000004
 8001c14:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001c18:	4bc9      	ldr	r3, [pc, #804]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	2380      	movs	r3, #128	; 0x80
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	4013      	ands	r3, r2
 8001c22:	d0e0      	beq.n	8001be6 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c24:	4bc6      	ldr	r3, [pc, #792]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	4ac6      	ldr	r2, [pc, #792]	; (8001f44 <HAL_RCC_OscConfig+0x684>)
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	0019      	movs	r1, r3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6a1a      	ldr	r2, [r3, #32]
 8001c32:	4bc3      	ldr	r3, [pc, #780]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001c34:	430a      	orrs	r2, r1
 8001c36:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c38:	4bc1      	ldr	r3, [pc, #772]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	021b      	lsls	r3, r3, #8
 8001c3e:	0a19      	lsrs	r1, r3, #8
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	69db      	ldr	r3, [r3, #28]
 8001c44:	061a      	lsls	r2, r3, #24
 8001c46:	4bbe      	ldr	r3, [pc, #760]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	605a      	str	r2, [r3, #4]
 8001c4c:	e019      	b.n	8001c82 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c4e:	4bbc      	ldr	r3, [pc, #752]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	4bbb      	ldr	r3, [pc, #748]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001c54:	49bc      	ldr	r1, [pc, #752]	; (8001f48 <HAL_RCC_OscConfig+0x688>)
 8001c56:	400a      	ands	r2, r1
 8001c58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5a:	f7ff fb33 	bl	80012c4 <HAL_GetTick>
 8001c5e:	0003      	movs	r3, r0
 8001c60:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001c62:	e008      	b.n	8001c76 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c64:	f7ff fb2e 	bl	80012c4 <HAL_GetTick>
 8001c68:	0002      	movs	r2, r0
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	2b02      	cmp	r3, #2
 8001c70:	d901      	bls.n	8001c76 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e19a      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001c76:	4bb2      	ldr	r3, [pc, #712]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	2380      	movs	r3, #128	; 0x80
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	4013      	ands	r3, r2
 8001c80:	d1f0      	bne.n	8001c64 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	2208      	movs	r2, #8
 8001c88:	4013      	ands	r3, r2
 8001c8a:	d036      	beq.n	8001cfa <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	695b      	ldr	r3, [r3, #20]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d019      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c94:	4baa      	ldr	r3, [pc, #680]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001c96:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c98:	4ba9      	ldr	r3, [pc, #676]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	430a      	orrs	r2, r1
 8001c9e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ca0:	f7ff fb10 	bl	80012c4 <HAL_GetTick>
 8001ca4:	0003      	movs	r3, r0
 8001ca6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001ca8:	e008      	b.n	8001cbc <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001caa:	f7ff fb0b 	bl	80012c4 <HAL_GetTick>
 8001cae:	0002      	movs	r2, r0
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d901      	bls.n	8001cbc <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	e177      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001cbc:	4ba0      	ldr	r3, [pc, #640]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001cbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cc0:	2202      	movs	r2, #2
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	d0f1      	beq.n	8001caa <HAL_RCC_OscConfig+0x3ea>
 8001cc6:	e018      	b.n	8001cfa <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cc8:	4b9d      	ldr	r3, [pc, #628]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001cca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ccc:	4b9c      	ldr	r3, [pc, #624]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001cce:	2101      	movs	r1, #1
 8001cd0:	438a      	bics	r2, r1
 8001cd2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cd4:	f7ff faf6 	bl	80012c4 <HAL_GetTick>
 8001cd8:	0003      	movs	r3, r0
 8001cda:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001cdc:	e008      	b.n	8001cf0 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cde:	f7ff faf1 	bl	80012c4 <HAL_GetTick>
 8001ce2:	0002      	movs	r2, r0
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d901      	bls.n	8001cf0 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001cec:	2303      	movs	r3, #3
 8001cee:	e15d      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001cf0:	4b93      	ldr	r3, [pc, #588]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001cf2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cf4:	2202      	movs	r2, #2
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	d1f1      	bne.n	8001cde <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2204      	movs	r2, #4
 8001d00:	4013      	ands	r3, r2
 8001d02:	d100      	bne.n	8001d06 <HAL_RCC_OscConfig+0x446>
 8001d04:	e0ae      	b.n	8001e64 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d06:	2023      	movs	r0, #35	; 0x23
 8001d08:	183b      	adds	r3, r7, r0
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d0e:	4b8c      	ldr	r3, [pc, #560]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001d10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d12:	2380      	movs	r3, #128	; 0x80
 8001d14:	055b      	lsls	r3, r3, #21
 8001d16:	4013      	ands	r3, r2
 8001d18:	d109      	bne.n	8001d2e <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d1a:	4b89      	ldr	r3, [pc, #548]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001d1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d1e:	4b88      	ldr	r3, [pc, #544]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001d20:	2180      	movs	r1, #128	; 0x80
 8001d22:	0549      	lsls	r1, r1, #21
 8001d24:	430a      	orrs	r2, r1
 8001d26:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001d28:	183b      	adds	r3, r7, r0
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d2e:	4b87      	ldr	r3, [pc, #540]	; (8001f4c <HAL_RCC_OscConfig+0x68c>)
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	2380      	movs	r3, #128	; 0x80
 8001d34:	005b      	lsls	r3, r3, #1
 8001d36:	4013      	ands	r3, r2
 8001d38:	d11a      	bne.n	8001d70 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d3a:	4b84      	ldr	r3, [pc, #528]	; (8001f4c <HAL_RCC_OscConfig+0x68c>)
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	4b83      	ldr	r3, [pc, #524]	; (8001f4c <HAL_RCC_OscConfig+0x68c>)
 8001d40:	2180      	movs	r1, #128	; 0x80
 8001d42:	0049      	lsls	r1, r1, #1
 8001d44:	430a      	orrs	r2, r1
 8001d46:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d48:	f7ff fabc 	bl	80012c4 <HAL_GetTick>
 8001d4c:	0003      	movs	r3, r0
 8001d4e:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d50:	e008      	b.n	8001d64 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d52:	f7ff fab7 	bl	80012c4 <HAL_GetTick>
 8001d56:	0002      	movs	r2, r0
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	2b64      	cmp	r3, #100	; 0x64
 8001d5e:	d901      	bls.n	8001d64 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8001d60:	2303      	movs	r3, #3
 8001d62:	e123      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d64:	4b79      	ldr	r3, [pc, #484]	; (8001f4c <HAL_RCC_OscConfig+0x68c>)
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	2380      	movs	r3, #128	; 0x80
 8001d6a:	005b      	lsls	r3, r3, #1
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	d0f0      	beq.n	8001d52 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	689a      	ldr	r2, [r3, #8]
 8001d74:	2380      	movs	r3, #128	; 0x80
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d107      	bne.n	8001d8c <HAL_RCC_OscConfig+0x4cc>
 8001d7c:	4b70      	ldr	r3, [pc, #448]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001d7e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d80:	4b6f      	ldr	r3, [pc, #444]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001d82:	2180      	movs	r1, #128	; 0x80
 8001d84:	0049      	lsls	r1, r1, #1
 8001d86:	430a      	orrs	r2, r1
 8001d88:	651a      	str	r2, [r3, #80]	; 0x50
 8001d8a:	e031      	b.n	8001df0 <HAL_RCC_OscConfig+0x530>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d10c      	bne.n	8001dae <HAL_RCC_OscConfig+0x4ee>
 8001d94:	4b6a      	ldr	r3, [pc, #424]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001d96:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d98:	4b69      	ldr	r3, [pc, #420]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001d9a:	496b      	ldr	r1, [pc, #428]	; (8001f48 <HAL_RCC_OscConfig+0x688>)
 8001d9c:	400a      	ands	r2, r1
 8001d9e:	651a      	str	r2, [r3, #80]	; 0x50
 8001da0:	4b67      	ldr	r3, [pc, #412]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001da2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001da4:	4b66      	ldr	r3, [pc, #408]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001da6:	496a      	ldr	r1, [pc, #424]	; (8001f50 <HAL_RCC_OscConfig+0x690>)
 8001da8:	400a      	ands	r2, r1
 8001daa:	651a      	str	r2, [r3, #80]	; 0x50
 8001dac:	e020      	b.n	8001df0 <HAL_RCC_OscConfig+0x530>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	689a      	ldr	r2, [r3, #8]
 8001db2:	23a0      	movs	r3, #160	; 0xa0
 8001db4:	00db      	lsls	r3, r3, #3
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d10e      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x518>
 8001dba:	4b61      	ldr	r3, [pc, #388]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001dbc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001dbe:	4b60      	ldr	r3, [pc, #384]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001dc0:	2180      	movs	r1, #128	; 0x80
 8001dc2:	00c9      	lsls	r1, r1, #3
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	651a      	str	r2, [r3, #80]	; 0x50
 8001dc8:	4b5d      	ldr	r3, [pc, #372]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001dca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001dcc:	4b5c      	ldr	r3, [pc, #368]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001dce:	2180      	movs	r1, #128	; 0x80
 8001dd0:	0049      	lsls	r1, r1, #1
 8001dd2:	430a      	orrs	r2, r1
 8001dd4:	651a      	str	r2, [r3, #80]	; 0x50
 8001dd6:	e00b      	b.n	8001df0 <HAL_RCC_OscConfig+0x530>
 8001dd8:	4b59      	ldr	r3, [pc, #356]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001dda:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ddc:	4b58      	ldr	r3, [pc, #352]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001dde:	495a      	ldr	r1, [pc, #360]	; (8001f48 <HAL_RCC_OscConfig+0x688>)
 8001de0:	400a      	ands	r2, r1
 8001de2:	651a      	str	r2, [r3, #80]	; 0x50
 8001de4:	4b56      	ldr	r3, [pc, #344]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001de6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001de8:	4b55      	ldr	r3, [pc, #340]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001dea:	4959      	ldr	r1, [pc, #356]	; (8001f50 <HAL_RCC_OscConfig+0x690>)
 8001dec:	400a      	ands	r2, r1
 8001dee:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d015      	beq.n	8001e24 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001df8:	f7ff fa64 	bl	80012c4 <HAL_GetTick>
 8001dfc:	0003      	movs	r3, r0
 8001dfe:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e00:	e009      	b.n	8001e16 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e02:	f7ff fa5f 	bl	80012c4 <HAL_GetTick>
 8001e06:	0002      	movs	r2, r0
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	4a51      	ldr	r2, [pc, #324]	; (8001f54 <HAL_RCC_OscConfig+0x694>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e0ca      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e16:	4b4a      	ldr	r3, [pc, #296]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001e18:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e1a:	2380      	movs	r3, #128	; 0x80
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	4013      	ands	r3, r2
 8001e20:	d0ef      	beq.n	8001e02 <HAL_RCC_OscConfig+0x542>
 8001e22:	e014      	b.n	8001e4e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e24:	f7ff fa4e 	bl	80012c4 <HAL_GetTick>
 8001e28:	0003      	movs	r3, r0
 8001e2a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001e2c:	e009      	b.n	8001e42 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e2e:	f7ff fa49 	bl	80012c4 <HAL_GetTick>
 8001e32:	0002      	movs	r2, r0
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	4a46      	ldr	r2, [pc, #280]	; (8001f54 <HAL_RCC_OscConfig+0x694>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d901      	bls.n	8001e42 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e0b4      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001e42:	4b3f      	ldr	r3, [pc, #252]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001e44:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e46:	2380      	movs	r3, #128	; 0x80
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	d1ef      	bne.n	8001e2e <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001e4e:	2323      	movs	r3, #35	; 0x23
 8001e50:	18fb      	adds	r3, r7, r3
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d105      	bne.n	8001e64 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e58:	4b39      	ldr	r3, [pc, #228]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001e5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e5c:	4b38      	ldr	r3, [pc, #224]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001e5e:	493e      	ldr	r1, [pc, #248]	; (8001f58 <HAL_RCC_OscConfig+0x698>)
 8001e60:	400a      	ands	r2, r1
 8001e62:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d100      	bne.n	8001e6e <HAL_RCC_OscConfig+0x5ae>
 8001e6c:	e09d      	b.n	8001faa <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	2b0c      	cmp	r3, #12
 8001e72:	d100      	bne.n	8001e76 <HAL_RCC_OscConfig+0x5b6>
 8001e74:	e076      	b.n	8001f64 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d145      	bne.n	8001f0a <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e7e:	4b30      	ldr	r3, [pc, #192]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	4b2f      	ldr	r3, [pc, #188]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001e84:	4935      	ldr	r1, [pc, #212]	; (8001f5c <HAL_RCC_OscConfig+0x69c>)
 8001e86:	400a      	ands	r2, r1
 8001e88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e8a:	f7ff fa1b 	bl	80012c4 <HAL_GetTick>
 8001e8e:	0003      	movs	r3, r0
 8001e90:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001e92:	e008      	b.n	8001ea6 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e94:	f7ff fa16 	bl	80012c4 <HAL_GetTick>
 8001e98:	0002      	movs	r2, r0
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d901      	bls.n	8001ea6 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	e082      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001ea6:	4b26      	ldr	r3, [pc, #152]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	2380      	movs	r3, #128	; 0x80
 8001eac:	049b      	lsls	r3, r3, #18
 8001eae:	4013      	ands	r3, r2
 8001eb0:	d1f0      	bne.n	8001e94 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001eb2:	4b23      	ldr	r3, [pc, #140]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001eb4:	68db      	ldr	r3, [r3, #12]
 8001eb6:	4a2a      	ldr	r2, [pc, #168]	; (8001f60 <HAL_RCC_OscConfig+0x6a0>)
 8001eb8:	4013      	ands	r3, r2
 8001eba:	0019      	movs	r1, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec4:	431a      	orrs	r2, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	431a      	orrs	r2, r3
 8001ecc:	4b1c      	ldr	r3, [pc, #112]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001ece:	430a      	orrs	r2, r1
 8001ed0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ed2:	4b1b      	ldr	r3, [pc, #108]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	4b1a      	ldr	r3, [pc, #104]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001ed8:	2180      	movs	r1, #128	; 0x80
 8001eda:	0449      	lsls	r1, r1, #17
 8001edc:	430a      	orrs	r2, r1
 8001ede:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee0:	f7ff f9f0 	bl	80012c4 <HAL_GetTick>
 8001ee4:	0003      	movs	r3, r0
 8001ee6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001ee8:	e008      	b.n	8001efc <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001eea:	f7ff f9eb 	bl	80012c4 <HAL_GetTick>
 8001eee:	0002      	movs	r2, r0
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d901      	bls.n	8001efc <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	e057      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001efc:	4b10      	ldr	r3, [pc, #64]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	2380      	movs	r3, #128	; 0x80
 8001f02:	049b      	lsls	r3, r3, #18
 8001f04:	4013      	ands	r3, r2
 8001f06:	d0f0      	beq.n	8001eea <HAL_RCC_OscConfig+0x62a>
 8001f08:	e04f      	b.n	8001faa <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f0a:	4b0d      	ldr	r3, [pc, #52]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	4b0c      	ldr	r3, [pc, #48]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001f10:	4912      	ldr	r1, [pc, #72]	; (8001f5c <HAL_RCC_OscConfig+0x69c>)
 8001f12:	400a      	ands	r2, r1
 8001f14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f16:	f7ff f9d5 	bl	80012c4 <HAL_GetTick>
 8001f1a:	0003      	movs	r3, r0
 8001f1c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001f1e:	e008      	b.n	8001f32 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f20:	f7ff f9d0 	bl	80012c4 <HAL_GetTick>
 8001f24:	0002      	movs	r2, r0
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d901      	bls.n	8001f32 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	e03c      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001f32:	4b03      	ldr	r3, [pc, #12]	; (8001f40 <HAL_RCC_OscConfig+0x680>)
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	2380      	movs	r3, #128	; 0x80
 8001f38:	049b      	lsls	r3, r3, #18
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	d1f0      	bne.n	8001f20 <HAL_RCC_OscConfig+0x660>
 8001f3e:	e034      	b.n	8001faa <HAL_RCC_OscConfig+0x6ea>
 8001f40:	40021000 	.word	0x40021000
 8001f44:	ffff1fff 	.word	0xffff1fff
 8001f48:	fffffeff 	.word	0xfffffeff
 8001f4c:	40007000 	.word	0x40007000
 8001f50:	fffffbff 	.word	0xfffffbff
 8001f54:	00001388 	.word	0x00001388
 8001f58:	efffffff 	.word	0xefffffff
 8001f5c:	feffffff 	.word	0xfeffffff
 8001f60:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d101      	bne.n	8001f70 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e01d      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f70:	4b10      	ldr	r3, [pc, #64]	; (8001fb4 <HAL_RCC_OscConfig+0x6f4>)
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f76:	69ba      	ldr	r2, [r7, #24]
 8001f78:	2380      	movs	r3, #128	; 0x80
 8001f7a:	025b      	lsls	r3, r3, #9
 8001f7c:	401a      	ands	r2, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d10f      	bne.n	8001fa6 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001f86:	69ba      	ldr	r2, [r7, #24]
 8001f88:	23f0      	movs	r3, #240	; 0xf0
 8001f8a:	039b      	lsls	r3, r3, #14
 8001f8c:	401a      	ands	r2, r3
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d107      	bne.n	8001fa6 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001f96:	69ba      	ldr	r2, [r7, #24]
 8001f98:	23c0      	movs	r3, #192	; 0xc0
 8001f9a:	041b      	lsls	r3, r3, #16
 8001f9c:	401a      	ands	r2, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d001      	beq.n	8001faa <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e000      	b.n	8001fac <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8001faa:	2300      	movs	r3, #0
}
 8001fac:	0018      	movs	r0, r3
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	b00a      	add	sp, #40	; 0x28
 8001fb2:	bdb0      	pop	{r4, r5, r7, pc}
 8001fb4:	40021000 	.word	0x40021000

08001fb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fb8:	b5b0      	push	{r4, r5, r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d101      	bne.n	8001fcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e128      	b.n	800221e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001fcc:	4b96      	ldr	r3, [pc, #600]	; (8002228 <HAL_RCC_ClockConfig+0x270>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	683a      	ldr	r2, [r7, #0]
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d91e      	bls.n	8002018 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fda:	4b93      	ldr	r3, [pc, #588]	; (8002228 <HAL_RCC_ClockConfig+0x270>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	2201      	movs	r2, #1
 8001fe0:	4393      	bics	r3, r2
 8001fe2:	0019      	movs	r1, r3
 8001fe4:	4b90      	ldr	r3, [pc, #576]	; (8002228 <HAL_RCC_ClockConfig+0x270>)
 8001fe6:	683a      	ldr	r2, [r7, #0]
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001fec:	f7ff f96a 	bl	80012c4 <HAL_GetTick>
 8001ff0:	0003      	movs	r3, r0
 8001ff2:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ff4:	e009      	b.n	800200a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ff6:	f7ff f965 	bl	80012c4 <HAL_GetTick>
 8001ffa:	0002      	movs	r2, r0
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	4a8a      	ldr	r2, [pc, #552]	; (800222c <HAL_RCC_ClockConfig+0x274>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d901      	bls.n	800200a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e109      	b.n	800221e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800200a:	4b87      	ldr	r3, [pc, #540]	; (8002228 <HAL_RCC_ClockConfig+0x270>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2201      	movs	r2, #1
 8002010:	4013      	ands	r3, r2
 8002012:	683a      	ldr	r2, [r7, #0]
 8002014:	429a      	cmp	r2, r3
 8002016:	d1ee      	bne.n	8001ff6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2202      	movs	r2, #2
 800201e:	4013      	ands	r3, r2
 8002020:	d009      	beq.n	8002036 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002022:	4b83      	ldr	r3, [pc, #524]	; (8002230 <HAL_RCC_ClockConfig+0x278>)
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	22f0      	movs	r2, #240	; 0xf0
 8002028:	4393      	bics	r3, r2
 800202a:	0019      	movs	r1, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	689a      	ldr	r2, [r3, #8]
 8002030:	4b7f      	ldr	r3, [pc, #508]	; (8002230 <HAL_RCC_ClockConfig+0x278>)
 8002032:	430a      	orrs	r2, r1
 8002034:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2201      	movs	r2, #1
 800203c:	4013      	ands	r3, r2
 800203e:	d100      	bne.n	8002042 <HAL_RCC_ClockConfig+0x8a>
 8002040:	e089      	b.n	8002156 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	2b02      	cmp	r3, #2
 8002048:	d107      	bne.n	800205a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800204a:	4b79      	ldr	r3, [pc, #484]	; (8002230 <HAL_RCC_ClockConfig+0x278>)
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	2380      	movs	r3, #128	; 0x80
 8002050:	029b      	lsls	r3, r3, #10
 8002052:	4013      	ands	r3, r2
 8002054:	d120      	bne.n	8002098 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e0e1      	b.n	800221e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	2b03      	cmp	r3, #3
 8002060:	d107      	bne.n	8002072 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002062:	4b73      	ldr	r3, [pc, #460]	; (8002230 <HAL_RCC_ClockConfig+0x278>)
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	2380      	movs	r3, #128	; 0x80
 8002068:	049b      	lsls	r3, r3, #18
 800206a:	4013      	ands	r3, r2
 800206c:	d114      	bne.n	8002098 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e0d5      	b.n	800221e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	2b01      	cmp	r3, #1
 8002078:	d106      	bne.n	8002088 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800207a:	4b6d      	ldr	r3, [pc, #436]	; (8002230 <HAL_RCC_ClockConfig+0x278>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	2204      	movs	r2, #4
 8002080:	4013      	ands	r3, r2
 8002082:	d109      	bne.n	8002098 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e0ca      	b.n	800221e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002088:	4b69      	ldr	r3, [pc, #420]	; (8002230 <HAL_RCC_ClockConfig+0x278>)
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	2380      	movs	r3, #128	; 0x80
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	4013      	ands	r3, r2
 8002092:	d101      	bne.n	8002098 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e0c2      	b.n	800221e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002098:	4b65      	ldr	r3, [pc, #404]	; (8002230 <HAL_RCC_ClockConfig+0x278>)
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	2203      	movs	r2, #3
 800209e:	4393      	bics	r3, r2
 80020a0:	0019      	movs	r1, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685a      	ldr	r2, [r3, #4]
 80020a6:	4b62      	ldr	r3, [pc, #392]	; (8002230 <HAL_RCC_ClockConfig+0x278>)
 80020a8:	430a      	orrs	r2, r1
 80020aa:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020ac:	f7ff f90a 	bl	80012c4 <HAL_GetTick>
 80020b0:	0003      	movs	r3, r0
 80020b2:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	2b02      	cmp	r3, #2
 80020ba:	d111      	bne.n	80020e0 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80020bc:	e009      	b.n	80020d2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020be:	f7ff f901 	bl	80012c4 <HAL_GetTick>
 80020c2:	0002      	movs	r2, r0
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	4a58      	ldr	r2, [pc, #352]	; (800222c <HAL_RCC_ClockConfig+0x274>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d901      	bls.n	80020d2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	e0a5      	b.n	800221e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80020d2:	4b57      	ldr	r3, [pc, #348]	; (8002230 <HAL_RCC_ClockConfig+0x278>)
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	220c      	movs	r2, #12
 80020d8:	4013      	ands	r3, r2
 80020da:	2b08      	cmp	r3, #8
 80020dc:	d1ef      	bne.n	80020be <HAL_RCC_ClockConfig+0x106>
 80020de:	e03a      	b.n	8002156 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	2b03      	cmp	r3, #3
 80020e6:	d111      	bne.n	800210c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020e8:	e009      	b.n	80020fe <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020ea:	f7ff f8eb 	bl	80012c4 <HAL_GetTick>
 80020ee:	0002      	movs	r2, r0
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	4a4d      	ldr	r2, [pc, #308]	; (800222c <HAL_RCC_ClockConfig+0x274>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d901      	bls.n	80020fe <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e08f      	b.n	800221e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020fe:	4b4c      	ldr	r3, [pc, #304]	; (8002230 <HAL_RCC_ClockConfig+0x278>)
 8002100:	68db      	ldr	r3, [r3, #12]
 8002102:	220c      	movs	r2, #12
 8002104:	4013      	ands	r3, r2
 8002106:	2b0c      	cmp	r3, #12
 8002108:	d1ef      	bne.n	80020ea <HAL_RCC_ClockConfig+0x132>
 800210a:	e024      	b.n	8002156 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d11b      	bne.n	800214c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002114:	e009      	b.n	800212a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002116:	f7ff f8d5 	bl	80012c4 <HAL_GetTick>
 800211a:	0002      	movs	r2, r0
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	4a42      	ldr	r2, [pc, #264]	; (800222c <HAL_RCC_ClockConfig+0x274>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d901      	bls.n	800212a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002126:	2303      	movs	r3, #3
 8002128:	e079      	b.n	800221e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800212a:	4b41      	ldr	r3, [pc, #260]	; (8002230 <HAL_RCC_ClockConfig+0x278>)
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	220c      	movs	r2, #12
 8002130:	4013      	ands	r3, r2
 8002132:	2b04      	cmp	r3, #4
 8002134:	d1ef      	bne.n	8002116 <HAL_RCC_ClockConfig+0x15e>
 8002136:	e00e      	b.n	8002156 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002138:	f7ff f8c4 	bl	80012c4 <HAL_GetTick>
 800213c:	0002      	movs	r2, r0
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	4a3a      	ldr	r2, [pc, #232]	; (800222c <HAL_RCC_ClockConfig+0x274>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d901      	bls.n	800214c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e068      	b.n	800221e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800214c:	4b38      	ldr	r3, [pc, #224]	; (8002230 <HAL_RCC_ClockConfig+0x278>)
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	220c      	movs	r2, #12
 8002152:	4013      	ands	r3, r2
 8002154:	d1f0      	bne.n	8002138 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002156:	4b34      	ldr	r3, [pc, #208]	; (8002228 <HAL_RCC_ClockConfig+0x270>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	2201      	movs	r2, #1
 800215c:	4013      	ands	r3, r2
 800215e:	683a      	ldr	r2, [r7, #0]
 8002160:	429a      	cmp	r2, r3
 8002162:	d21e      	bcs.n	80021a2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002164:	4b30      	ldr	r3, [pc, #192]	; (8002228 <HAL_RCC_ClockConfig+0x270>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2201      	movs	r2, #1
 800216a:	4393      	bics	r3, r2
 800216c:	0019      	movs	r1, r3
 800216e:	4b2e      	ldr	r3, [pc, #184]	; (8002228 <HAL_RCC_ClockConfig+0x270>)
 8002170:	683a      	ldr	r2, [r7, #0]
 8002172:	430a      	orrs	r2, r1
 8002174:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002176:	f7ff f8a5 	bl	80012c4 <HAL_GetTick>
 800217a:	0003      	movs	r3, r0
 800217c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800217e:	e009      	b.n	8002194 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002180:	f7ff f8a0 	bl	80012c4 <HAL_GetTick>
 8002184:	0002      	movs	r2, r0
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	4a28      	ldr	r2, [pc, #160]	; (800222c <HAL_RCC_ClockConfig+0x274>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d901      	bls.n	8002194 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002190:	2303      	movs	r3, #3
 8002192:	e044      	b.n	800221e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002194:	4b24      	ldr	r3, [pc, #144]	; (8002228 <HAL_RCC_ClockConfig+0x270>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	2201      	movs	r2, #1
 800219a:	4013      	ands	r3, r2
 800219c:	683a      	ldr	r2, [r7, #0]
 800219e:	429a      	cmp	r2, r3
 80021a0:	d1ee      	bne.n	8002180 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	2204      	movs	r2, #4
 80021a8:	4013      	ands	r3, r2
 80021aa:	d009      	beq.n	80021c0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021ac:	4b20      	ldr	r3, [pc, #128]	; (8002230 <HAL_RCC_ClockConfig+0x278>)
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	4a20      	ldr	r2, [pc, #128]	; (8002234 <HAL_RCC_ClockConfig+0x27c>)
 80021b2:	4013      	ands	r3, r2
 80021b4:	0019      	movs	r1, r3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	68da      	ldr	r2, [r3, #12]
 80021ba:	4b1d      	ldr	r3, [pc, #116]	; (8002230 <HAL_RCC_ClockConfig+0x278>)
 80021bc:	430a      	orrs	r2, r1
 80021be:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2208      	movs	r2, #8
 80021c6:	4013      	ands	r3, r2
 80021c8:	d00a      	beq.n	80021e0 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021ca:	4b19      	ldr	r3, [pc, #100]	; (8002230 <HAL_RCC_ClockConfig+0x278>)
 80021cc:	68db      	ldr	r3, [r3, #12]
 80021ce:	4a1a      	ldr	r2, [pc, #104]	; (8002238 <HAL_RCC_ClockConfig+0x280>)
 80021d0:	4013      	ands	r3, r2
 80021d2:	0019      	movs	r1, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	691b      	ldr	r3, [r3, #16]
 80021d8:	00da      	lsls	r2, r3, #3
 80021da:	4b15      	ldr	r3, [pc, #84]	; (8002230 <HAL_RCC_ClockConfig+0x278>)
 80021dc:	430a      	orrs	r2, r1
 80021de:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80021e0:	f000 f832 	bl	8002248 <HAL_RCC_GetSysClockFreq>
 80021e4:	0001      	movs	r1, r0
 80021e6:	4b12      	ldr	r3, [pc, #72]	; (8002230 <HAL_RCC_ClockConfig+0x278>)
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	091b      	lsrs	r3, r3, #4
 80021ec:	220f      	movs	r2, #15
 80021ee:	4013      	ands	r3, r2
 80021f0:	4a12      	ldr	r2, [pc, #72]	; (800223c <HAL_RCC_ClockConfig+0x284>)
 80021f2:	5cd3      	ldrb	r3, [r2, r3]
 80021f4:	000a      	movs	r2, r1
 80021f6:	40da      	lsrs	r2, r3
 80021f8:	4b11      	ldr	r3, [pc, #68]	; (8002240 <HAL_RCC_ClockConfig+0x288>)
 80021fa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80021fc:	4b11      	ldr	r3, [pc, #68]	; (8002244 <HAL_RCC_ClockConfig+0x28c>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	250b      	movs	r5, #11
 8002202:	197c      	adds	r4, r7, r5
 8002204:	0018      	movs	r0, r3
 8002206:	f7ff f817 	bl	8001238 <HAL_InitTick>
 800220a:	0003      	movs	r3, r0
 800220c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800220e:	197b      	adds	r3, r7, r5
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d002      	beq.n	800221c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002216:	197b      	adds	r3, r7, r5
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	e000      	b.n	800221e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800221c:	2300      	movs	r3, #0
}
 800221e:	0018      	movs	r0, r3
 8002220:	46bd      	mov	sp, r7
 8002222:	b004      	add	sp, #16
 8002224:	bdb0      	pop	{r4, r5, r7, pc}
 8002226:	46c0      	nop			; (mov r8, r8)
 8002228:	40022000 	.word	0x40022000
 800222c:	00001388 	.word	0x00001388
 8002230:	40021000 	.word	0x40021000
 8002234:	fffff8ff 	.word	0xfffff8ff
 8002238:	ffffc7ff 	.word	0xffffc7ff
 800223c:	08003130 	.word	0x08003130
 8002240:	20000000 	.word	0x20000000
 8002244:	20000004 	.word	0x20000004

08002248 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002248:	b5b0      	push	{r4, r5, r7, lr}
 800224a:	b08e      	sub	sp, #56	; 0x38
 800224c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800224e:	4b4c      	ldr	r3, [pc, #304]	; (8002380 <HAL_RCC_GetSysClockFreq+0x138>)
 8002250:	68db      	ldr	r3, [r3, #12]
 8002252:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002254:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002256:	230c      	movs	r3, #12
 8002258:	4013      	ands	r3, r2
 800225a:	2b0c      	cmp	r3, #12
 800225c:	d014      	beq.n	8002288 <HAL_RCC_GetSysClockFreq+0x40>
 800225e:	d900      	bls.n	8002262 <HAL_RCC_GetSysClockFreq+0x1a>
 8002260:	e07b      	b.n	800235a <HAL_RCC_GetSysClockFreq+0x112>
 8002262:	2b04      	cmp	r3, #4
 8002264:	d002      	beq.n	800226c <HAL_RCC_GetSysClockFreq+0x24>
 8002266:	2b08      	cmp	r3, #8
 8002268:	d00b      	beq.n	8002282 <HAL_RCC_GetSysClockFreq+0x3a>
 800226a:	e076      	b.n	800235a <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800226c:	4b44      	ldr	r3, [pc, #272]	; (8002380 <HAL_RCC_GetSysClockFreq+0x138>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2210      	movs	r2, #16
 8002272:	4013      	ands	r3, r2
 8002274:	d002      	beq.n	800227c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002276:	4b43      	ldr	r3, [pc, #268]	; (8002384 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002278:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800227a:	e07c      	b.n	8002376 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 800227c:	4b42      	ldr	r3, [pc, #264]	; (8002388 <HAL_RCC_GetSysClockFreq+0x140>)
 800227e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002280:	e079      	b.n	8002376 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002282:	4b42      	ldr	r3, [pc, #264]	; (800238c <HAL_RCC_GetSysClockFreq+0x144>)
 8002284:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002286:	e076      	b.n	8002376 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800228a:	0c9a      	lsrs	r2, r3, #18
 800228c:	230f      	movs	r3, #15
 800228e:	401a      	ands	r2, r3
 8002290:	4b3f      	ldr	r3, [pc, #252]	; (8002390 <HAL_RCC_GetSysClockFreq+0x148>)
 8002292:	5c9b      	ldrb	r3, [r3, r2]
 8002294:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002298:	0d9a      	lsrs	r2, r3, #22
 800229a:	2303      	movs	r3, #3
 800229c:	4013      	ands	r3, r2
 800229e:	3301      	adds	r3, #1
 80022a0:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80022a2:	4b37      	ldr	r3, [pc, #220]	; (8002380 <HAL_RCC_GetSysClockFreq+0x138>)
 80022a4:	68da      	ldr	r2, [r3, #12]
 80022a6:	2380      	movs	r3, #128	; 0x80
 80022a8:	025b      	lsls	r3, r3, #9
 80022aa:	4013      	ands	r3, r2
 80022ac:	d01a      	beq.n	80022e4 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80022ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022b0:	61bb      	str	r3, [r7, #24]
 80022b2:	2300      	movs	r3, #0
 80022b4:	61fb      	str	r3, [r7, #28]
 80022b6:	4a35      	ldr	r2, [pc, #212]	; (800238c <HAL_RCC_GetSysClockFreq+0x144>)
 80022b8:	2300      	movs	r3, #0
 80022ba:	69b8      	ldr	r0, [r7, #24]
 80022bc:	69f9      	ldr	r1, [r7, #28]
 80022be:	f7fe f8b9 	bl	8000434 <__aeabi_lmul>
 80022c2:	0002      	movs	r2, r0
 80022c4:	000b      	movs	r3, r1
 80022c6:	0010      	movs	r0, r2
 80022c8:	0019      	movs	r1, r3
 80022ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022cc:	613b      	str	r3, [r7, #16]
 80022ce:	2300      	movs	r3, #0
 80022d0:	617b      	str	r3, [r7, #20]
 80022d2:	693a      	ldr	r2, [r7, #16]
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	f7fe f88d 	bl	80003f4 <__aeabi_uldivmod>
 80022da:	0002      	movs	r2, r0
 80022dc:	000b      	movs	r3, r1
 80022de:	0013      	movs	r3, r2
 80022e0:	637b      	str	r3, [r7, #52]	; 0x34
 80022e2:	e037      	b.n	8002354 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80022e4:	4b26      	ldr	r3, [pc, #152]	; (8002380 <HAL_RCC_GetSysClockFreq+0x138>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2210      	movs	r2, #16
 80022ea:	4013      	ands	r3, r2
 80022ec:	d01a      	beq.n	8002324 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80022ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022f0:	60bb      	str	r3, [r7, #8]
 80022f2:	2300      	movs	r3, #0
 80022f4:	60fb      	str	r3, [r7, #12]
 80022f6:	4a23      	ldr	r2, [pc, #140]	; (8002384 <HAL_RCC_GetSysClockFreq+0x13c>)
 80022f8:	2300      	movs	r3, #0
 80022fa:	68b8      	ldr	r0, [r7, #8]
 80022fc:	68f9      	ldr	r1, [r7, #12]
 80022fe:	f7fe f899 	bl	8000434 <__aeabi_lmul>
 8002302:	0002      	movs	r2, r0
 8002304:	000b      	movs	r3, r1
 8002306:	0010      	movs	r0, r2
 8002308:	0019      	movs	r1, r3
 800230a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800230c:	603b      	str	r3, [r7, #0]
 800230e:	2300      	movs	r3, #0
 8002310:	607b      	str	r3, [r7, #4]
 8002312:	683a      	ldr	r2, [r7, #0]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f7fe f86d 	bl	80003f4 <__aeabi_uldivmod>
 800231a:	0002      	movs	r2, r0
 800231c:	000b      	movs	r3, r1
 800231e:	0013      	movs	r3, r2
 8002320:	637b      	str	r3, [r7, #52]	; 0x34
 8002322:	e017      	b.n	8002354 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002326:	0018      	movs	r0, r3
 8002328:	2300      	movs	r3, #0
 800232a:	0019      	movs	r1, r3
 800232c:	4a16      	ldr	r2, [pc, #88]	; (8002388 <HAL_RCC_GetSysClockFreq+0x140>)
 800232e:	2300      	movs	r3, #0
 8002330:	f7fe f880 	bl	8000434 <__aeabi_lmul>
 8002334:	0002      	movs	r2, r0
 8002336:	000b      	movs	r3, r1
 8002338:	0010      	movs	r0, r2
 800233a:	0019      	movs	r1, r3
 800233c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800233e:	001c      	movs	r4, r3
 8002340:	2300      	movs	r3, #0
 8002342:	001d      	movs	r5, r3
 8002344:	0022      	movs	r2, r4
 8002346:	002b      	movs	r3, r5
 8002348:	f7fe f854 	bl	80003f4 <__aeabi_uldivmod>
 800234c:	0002      	movs	r2, r0
 800234e:	000b      	movs	r3, r1
 8002350:	0013      	movs	r3, r2
 8002352:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002354:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002356:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002358:	e00d      	b.n	8002376 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800235a:	4b09      	ldr	r3, [pc, #36]	; (8002380 <HAL_RCC_GetSysClockFreq+0x138>)
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	0b5b      	lsrs	r3, r3, #13
 8002360:	2207      	movs	r2, #7
 8002362:	4013      	ands	r3, r2
 8002364:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002366:	6a3b      	ldr	r3, [r7, #32]
 8002368:	3301      	adds	r3, #1
 800236a:	2280      	movs	r2, #128	; 0x80
 800236c:	0212      	lsls	r2, r2, #8
 800236e:	409a      	lsls	r2, r3
 8002370:	0013      	movs	r3, r2
 8002372:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002374:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002378:	0018      	movs	r0, r3
 800237a:	46bd      	mov	sp, r7
 800237c:	b00e      	add	sp, #56	; 0x38
 800237e:	bdb0      	pop	{r4, r5, r7, pc}
 8002380:	40021000 	.word	0x40021000
 8002384:	003d0900 	.word	0x003d0900
 8002388:	00f42400 	.word	0x00f42400
 800238c:	007a1200 	.word	0x007a1200
 8002390:	08003148 	.word	0x08003148

08002394 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002398:	4b02      	ldr	r3, [pc, #8]	; (80023a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800239a:	681b      	ldr	r3, [r3, #0]
}
 800239c:	0018      	movs	r0, r3
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	46c0      	nop			; (mov r8, r8)
 80023a4:	20000000 	.word	0x20000000

080023a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80023ac:	f7ff fff2 	bl	8002394 <HAL_RCC_GetHCLKFreq>
 80023b0:	0001      	movs	r1, r0
 80023b2:	4b06      	ldr	r3, [pc, #24]	; (80023cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	0a1b      	lsrs	r3, r3, #8
 80023b8:	2207      	movs	r2, #7
 80023ba:	4013      	ands	r3, r2
 80023bc:	4a04      	ldr	r2, [pc, #16]	; (80023d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80023be:	5cd3      	ldrb	r3, [r2, r3]
 80023c0:	40d9      	lsrs	r1, r3
 80023c2:	000b      	movs	r3, r1
}
 80023c4:	0018      	movs	r0, r3
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	46c0      	nop			; (mov r8, r8)
 80023cc:	40021000 	.word	0x40021000
 80023d0:	08003140 	.word	0x08003140

080023d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80023d8:	f7ff ffdc 	bl	8002394 <HAL_RCC_GetHCLKFreq>
 80023dc:	0001      	movs	r1, r0
 80023de:	4b06      	ldr	r3, [pc, #24]	; (80023f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	0adb      	lsrs	r3, r3, #11
 80023e4:	2207      	movs	r2, #7
 80023e6:	4013      	ands	r3, r2
 80023e8:	4a04      	ldr	r2, [pc, #16]	; (80023fc <HAL_RCC_GetPCLK2Freq+0x28>)
 80023ea:	5cd3      	ldrb	r3, [r2, r3]
 80023ec:	40d9      	lsrs	r1, r3
 80023ee:	000b      	movs	r3, r1
}
 80023f0:	0018      	movs	r0, r3
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	40021000 	.word	0x40021000
 80023fc:	08003140 	.word	0x08003140

08002400 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b086      	sub	sp, #24
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002408:	2017      	movs	r0, #23
 800240a:	183b      	adds	r3, r7, r0
 800240c:	2200      	movs	r2, #0
 800240e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2220      	movs	r2, #32
 8002416:	4013      	ands	r3, r2
 8002418:	d100      	bne.n	800241c <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800241a:	e0c2      	b.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800241c:	4b81      	ldr	r3, [pc, #516]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800241e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002420:	2380      	movs	r3, #128	; 0x80
 8002422:	055b      	lsls	r3, r3, #21
 8002424:	4013      	ands	r3, r2
 8002426:	d109      	bne.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002428:	4b7e      	ldr	r3, [pc, #504]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800242a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800242c:	4b7d      	ldr	r3, [pc, #500]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800242e:	2180      	movs	r1, #128	; 0x80
 8002430:	0549      	lsls	r1, r1, #21
 8002432:	430a      	orrs	r2, r1
 8002434:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002436:	183b      	adds	r3, r7, r0
 8002438:	2201      	movs	r2, #1
 800243a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800243c:	4b7a      	ldr	r3, [pc, #488]	; (8002628 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	2380      	movs	r3, #128	; 0x80
 8002442:	005b      	lsls	r3, r3, #1
 8002444:	4013      	ands	r3, r2
 8002446:	d11a      	bne.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002448:	4b77      	ldr	r3, [pc, #476]	; (8002628 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	4b76      	ldr	r3, [pc, #472]	; (8002628 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800244e:	2180      	movs	r1, #128	; 0x80
 8002450:	0049      	lsls	r1, r1, #1
 8002452:	430a      	orrs	r2, r1
 8002454:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002456:	f7fe ff35 	bl	80012c4 <HAL_GetTick>
 800245a:	0003      	movs	r3, r0
 800245c:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800245e:	e008      	b.n	8002472 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002460:	f7fe ff30 	bl	80012c4 <HAL_GetTick>
 8002464:	0002      	movs	r2, r0
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	2b64      	cmp	r3, #100	; 0x64
 800246c:	d901      	bls.n	8002472 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 800246e:	2303      	movs	r3, #3
 8002470:	e0d4      	b.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x21c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002472:	4b6d      	ldr	r3, [pc, #436]	; (8002628 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	2380      	movs	r3, #128	; 0x80
 8002478:	005b      	lsls	r3, r3, #1
 800247a:	4013      	ands	r3, r2
 800247c:	d0f0      	beq.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800247e:	4b69      	ldr	r3, [pc, #420]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	23c0      	movs	r3, #192	; 0xc0
 8002484:	039b      	lsls	r3, r3, #14
 8002486:	4013      	ands	r3, r2
 8002488:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	685a      	ldr	r2, [r3, #4]
 800248e:	23c0      	movs	r3, #192	; 0xc0
 8002490:	039b      	lsls	r3, r3, #14
 8002492:	4013      	ands	r3, r2
 8002494:	68fa      	ldr	r2, [r7, #12]
 8002496:	429a      	cmp	r2, r3
 8002498:	d013      	beq.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685a      	ldr	r2, [r3, #4]
 800249e:	23c0      	movs	r3, #192	; 0xc0
 80024a0:	029b      	lsls	r3, r3, #10
 80024a2:	401a      	ands	r2, r3
 80024a4:	23c0      	movs	r3, #192	; 0xc0
 80024a6:	029b      	lsls	r3, r3, #10
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d10a      	bne.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80024ac:	4b5d      	ldr	r3, [pc, #372]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	2380      	movs	r3, #128	; 0x80
 80024b2:	029b      	lsls	r3, r3, #10
 80024b4:	401a      	ands	r2, r3
 80024b6:	2380      	movs	r3, #128	; 0x80
 80024b8:	029b      	lsls	r3, r3, #10
 80024ba:	429a      	cmp	r2, r3
 80024bc:	d101      	bne.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e0ac      	b.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x21c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80024c2:	4b58      	ldr	r3, [pc, #352]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80024c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80024c6:	23c0      	movs	r3, #192	; 0xc0
 80024c8:	029b      	lsls	r3, r3, #10
 80024ca:	4013      	ands	r3, r2
 80024cc:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d03b      	beq.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	685a      	ldr	r2, [r3, #4]
 80024d8:	23c0      	movs	r3, #192	; 0xc0
 80024da:	029b      	lsls	r3, r3, #10
 80024dc:	4013      	ands	r3, r2
 80024de:	68fa      	ldr	r2, [r7, #12]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d033      	beq.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2220      	movs	r2, #32
 80024ea:	4013      	ands	r3, r2
 80024ec:	d02e      	beq.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80024ee:	4b4d      	ldr	r3, [pc, #308]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80024f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024f2:	4a4e      	ldr	r2, [pc, #312]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80024f4:	4013      	ands	r3, r2
 80024f6:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80024f8:	4b4a      	ldr	r3, [pc, #296]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80024fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80024fc:	4b49      	ldr	r3, [pc, #292]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80024fe:	2180      	movs	r1, #128	; 0x80
 8002500:	0309      	lsls	r1, r1, #12
 8002502:	430a      	orrs	r2, r1
 8002504:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002506:	4b47      	ldr	r3, [pc, #284]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002508:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800250a:	4b46      	ldr	r3, [pc, #280]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800250c:	4948      	ldr	r1, [pc, #288]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800250e:	400a      	ands	r2, r1
 8002510:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002512:	4b44      	ldr	r3, [pc, #272]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002514:	68fa      	ldr	r2, [r7, #12]
 8002516:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002518:	68fa      	ldr	r2, [r7, #12]
 800251a:	2380      	movs	r3, #128	; 0x80
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	4013      	ands	r3, r2
 8002520:	d014      	beq.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002522:	f7fe fecf 	bl	80012c4 <HAL_GetTick>
 8002526:	0003      	movs	r3, r0
 8002528:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800252a:	e009      	b.n	8002540 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800252c:	f7fe feca 	bl	80012c4 <HAL_GetTick>
 8002530:	0002      	movs	r2, r0
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	4a3f      	ldr	r2, [pc, #252]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d901      	bls.n	8002540 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	e06d      	b.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x21c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002540:	4b38      	ldr	r3, [pc, #224]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002542:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002544:	2380      	movs	r3, #128	; 0x80
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	4013      	ands	r3, r2
 800254a:	d0ef      	beq.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	685a      	ldr	r2, [r3, #4]
 8002550:	23c0      	movs	r3, #192	; 0xc0
 8002552:	029b      	lsls	r3, r3, #10
 8002554:	401a      	ands	r2, r3
 8002556:	23c0      	movs	r3, #192	; 0xc0
 8002558:	029b      	lsls	r3, r3, #10
 800255a:	429a      	cmp	r2, r3
 800255c:	d10c      	bne.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x178>
 800255e:	4b31      	ldr	r3, [pc, #196]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a35      	ldr	r2, [pc, #212]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002564:	4013      	ands	r3, r2
 8002566:	0019      	movs	r1, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685a      	ldr	r2, [r3, #4]
 800256c:	23c0      	movs	r3, #192	; 0xc0
 800256e:	039b      	lsls	r3, r3, #14
 8002570:	401a      	ands	r2, r3
 8002572:	4b2c      	ldr	r3, [pc, #176]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002574:	430a      	orrs	r2, r1
 8002576:	601a      	str	r2, [r3, #0]
 8002578:	4b2a      	ldr	r3, [pc, #168]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800257a:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	685a      	ldr	r2, [r3, #4]
 8002580:	23c0      	movs	r3, #192	; 0xc0
 8002582:	029b      	lsls	r3, r3, #10
 8002584:	401a      	ands	r2, r3
 8002586:	4b27      	ldr	r3, [pc, #156]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002588:	430a      	orrs	r2, r1
 800258a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800258c:	2317      	movs	r3, #23
 800258e:	18fb      	adds	r3, r7, r3
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d105      	bne.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002596:	4b23      	ldr	r3, [pc, #140]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002598:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800259a:	4b22      	ldr	r3, [pc, #136]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800259c:	4927      	ldr	r1, [pc, #156]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800259e:	400a      	ands	r2, r1
 80025a0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2202      	movs	r2, #2
 80025a8:	4013      	ands	r3, r2
 80025aa:	d009      	beq.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80025ac:	4b1d      	ldr	r3, [pc, #116]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80025ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025b0:	220c      	movs	r2, #12
 80025b2:	4393      	bics	r3, r2
 80025b4:	0019      	movs	r1, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	689a      	ldr	r2, [r3, #8]
 80025ba:	4b1a      	ldr	r3, [pc, #104]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80025bc:	430a      	orrs	r2, r1
 80025be:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2204      	movs	r2, #4
 80025c6:	4013      	ands	r3, r2
 80025c8:	d009      	beq.n	80025de <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80025ca:	4b16      	ldr	r3, [pc, #88]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80025cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ce:	4a1c      	ldr	r2, [pc, #112]	; (8002640 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80025d0:	4013      	ands	r3, r2
 80025d2:	0019      	movs	r1, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	68da      	ldr	r2, [r3, #12]
 80025d8:	4b12      	ldr	r3, [pc, #72]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80025da:	430a      	orrs	r2, r1
 80025dc:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2208      	movs	r2, #8
 80025e4:	4013      	ands	r3, r2
 80025e6:	d009      	beq.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80025e8:	4b0e      	ldr	r3, [pc, #56]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80025ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ec:	4a15      	ldr	r2, [pc, #84]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80025ee:	4013      	ands	r3, r2
 80025f0:	0019      	movs	r1, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	691a      	ldr	r2, [r3, #16]
 80025f6:	4b0b      	ldr	r3, [pc, #44]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80025f8:	430a      	orrs	r2, r1
 80025fa:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2280      	movs	r2, #128	; 0x80
 8002602:	4013      	ands	r3, r2
 8002604:	d009      	beq.n	800261a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002606:	4b07      	ldr	r3, [pc, #28]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800260a:	4a0f      	ldr	r2, [pc, #60]	; (8002648 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800260c:	4013      	ands	r3, r2
 800260e:	0019      	movs	r1, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	695a      	ldr	r2, [r3, #20]
 8002614:	4b03      	ldr	r3, [pc, #12]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002616:	430a      	orrs	r2, r1
 8002618:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800261a:	2300      	movs	r3, #0
}
 800261c:	0018      	movs	r0, r3
 800261e:	46bd      	mov	sp, r7
 8002620:	b006      	add	sp, #24
 8002622:	bd80      	pop	{r7, pc}
 8002624:	40021000 	.word	0x40021000
 8002628:	40007000 	.word	0x40007000
 800262c:	fffcffff 	.word	0xfffcffff
 8002630:	fff7ffff 	.word	0xfff7ffff
 8002634:	00001388 	.word	0x00001388
 8002638:	ffcfffff 	.word	0xffcfffff
 800263c:	efffffff 	.word	0xefffffff
 8002640:	fffff3ff 	.word	0xfffff3ff
 8002644:	ffffcfff 	.word	0xffffcfff
 8002648:	fff3ffff 	.word	0xfff3ffff

0800264c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d101      	bne.n	800265e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e044      	b.n	80026e8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002662:	2b00      	cmp	r3, #0
 8002664:	d107      	bne.n	8002676 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2274      	movs	r2, #116	; 0x74
 800266a:	2100      	movs	r1, #0
 800266c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	0018      	movs	r0, r3
 8002672:	f7fe fcd3 	bl	800101c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2224      	movs	r2, #36	; 0x24
 800267a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	2101      	movs	r1, #1
 8002688:	438a      	bics	r2, r1
 800268a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	0018      	movs	r0, r3
 8002690:	f000 f830 	bl	80026f4 <UART_SetConfig>
 8002694:	0003      	movs	r3, r0
 8002696:	2b01      	cmp	r3, #1
 8002698:	d101      	bne.n	800269e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e024      	b.n	80026e8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d003      	beq.n	80026ae <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	0018      	movs	r0, r3
 80026aa:	f000 fa6d 	bl	8002b88 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	685a      	ldr	r2, [r3, #4]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	490d      	ldr	r1, [pc, #52]	; (80026f0 <HAL_UART_Init+0xa4>)
 80026ba:	400a      	ands	r2, r1
 80026bc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	689a      	ldr	r2, [r3, #8]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	212a      	movs	r1, #42	; 0x2a
 80026ca:	438a      	bics	r2, r1
 80026cc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2101      	movs	r1, #1
 80026da:	430a      	orrs	r2, r1
 80026dc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	0018      	movs	r0, r3
 80026e2:	f000 fb05 	bl	8002cf0 <UART_CheckIdleState>
 80026e6:	0003      	movs	r3, r0
}
 80026e8:	0018      	movs	r0, r3
 80026ea:	46bd      	mov	sp, r7
 80026ec:	b002      	add	sp, #8
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	ffffb7ff 	.word	0xffffb7ff

080026f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80026f4:	b5b0      	push	{r4, r5, r7, lr}
 80026f6:	b08e      	sub	sp, #56	; 0x38
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80026fc:	231a      	movs	r3, #26
 80026fe:	2218      	movs	r2, #24
 8002700:	189b      	adds	r3, r3, r2
 8002702:	19db      	adds	r3, r3, r7
 8002704:	2200      	movs	r2, #0
 8002706:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	689a      	ldr	r2, [r3, #8]
 800270c:	69fb      	ldr	r3, [r7, #28]
 800270e:	691b      	ldr	r3, [r3, #16]
 8002710:	431a      	orrs	r2, r3
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	431a      	orrs	r2, r3
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	69db      	ldr	r3, [r3, #28]
 800271c:	4313      	orrs	r3, r2
 800271e:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002720:	69fb      	ldr	r3, [r7, #28]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4ab4      	ldr	r2, [pc, #720]	; (80029f8 <UART_SetConfig+0x304>)
 8002728:	4013      	ands	r3, r2
 800272a:	0019      	movs	r1, r3
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002732:	430a      	orrs	r2, r1
 8002734:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	4aaf      	ldr	r2, [pc, #700]	; (80029fc <UART_SetConfig+0x308>)
 800273e:	4013      	ands	r3, r2
 8002740:	0019      	movs	r1, r3
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	68da      	ldr	r2, [r3, #12]
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	430a      	orrs	r2, r1
 800274c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	699b      	ldr	r3, [r3, #24]
 8002752:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4aa9      	ldr	r2, [pc, #676]	; (8002a00 <UART_SetConfig+0x30c>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d004      	beq.n	8002768 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800275e:	69fb      	ldr	r3, [r7, #28]
 8002760:	6a1b      	ldr	r3, [r3, #32]
 8002762:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002764:	4313      	orrs	r3, r2
 8002766:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	4aa5      	ldr	r2, [pc, #660]	; (8002a04 <UART_SetConfig+0x310>)
 8002770:	4013      	ands	r3, r2
 8002772:	0019      	movs	r1, r3
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800277a:	430a      	orrs	r2, r1
 800277c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4aa1      	ldr	r2, [pc, #644]	; (8002a08 <UART_SetConfig+0x314>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d131      	bne.n	80027ec <UART_SetConfig+0xf8>
 8002788:	4ba0      	ldr	r3, [pc, #640]	; (8002a0c <UART_SetConfig+0x318>)
 800278a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800278c:	220c      	movs	r2, #12
 800278e:	4013      	ands	r3, r2
 8002790:	2b0c      	cmp	r3, #12
 8002792:	d01d      	beq.n	80027d0 <UART_SetConfig+0xdc>
 8002794:	d823      	bhi.n	80027de <UART_SetConfig+0xea>
 8002796:	2b08      	cmp	r3, #8
 8002798:	d00c      	beq.n	80027b4 <UART_SetConfig+0xc0>
 800279a:	d820      	bhi.n	80027de <UART_SetConfig+0xea>
 800279c:	2b00      	cmp	r3, #0
 800279e:	d002      	beq.n	80027a6 <UART_SetConfig+0xb2>
 80027a0:	2b04      	cmp	r3, #4
 80027a2:	d00e      	beq.n	80027c2 <UART_SetConfig+0xce>
 80027a4:	e01b      	b.n	80027de <UART_SetConfig+0xea>
 80027a6:	231b      	movs	r3, #27
 80027a8:	2218      	movs	r2, #24
 80027aa:	189b      	adds	r3, r3, r2
 80027ac:	19db      	adds	r3, r3, r7
 80027ae:	2200      	movs	r2, #0
 80027b0:	701a      	strb	r2, [r3, #0]
 80027b2:	e065      	b.n	8002880 <UART_SetConfig+0x18c>
 80027b4:	231b      	movs	r3, #27
 80027b6:	2218      	movs	r2, #24
 80027b8:	189b      	adds	r3, r3, r2
 80027ba:	19db      	adds	r3, r3, r7
 80027bc:	2202      	movs	r2, #2
 80027be:	701a      	strb	r2, [r3, #0]
 80027c0:	e05e      	b.n	8002880 <UART_SetConfig+0x18c>
 80027c2:	231b      	movs	r3, #27
 80027c4:	2218      	movs	r2, #24
 80027c6:	189b      	adds	r3, r3, r2
 80027c8:	19db      	adds	r3, r3, r7
 80027ca:	2204      	movs	r2, #4
 80027cc:	701a      	strb	r2, [r3, #0]
 80027ce:	e057      	b.n	8002880 <UART_SetConfig+0x18c>
 80027d0:	231b      	movs	r3, #27
 80027d2:	2218      	movs	r2, #24
 80027d4:	189b      	adds	r3, r3, r2
 80027d6:	19db      	adds	r3, r3, r7
 80027d8:	2208      	movs	r2, #8
 80027da:	701a      	strb	r2, [r3, #0]
 80027dc:	e050      	b.n	8002880 <UART_SetConfig+0x18c>
 80027de:	231b      	movs	r3, #27
 80027e0:	2218      	movs	r2, #24
 80027e2:	189b      	adds	r3, r3, r2
 80027e4:	19db      	adds	r3, r3, r7
 80027e6:	2210      	movs	r2, #16
 80027e8:	701a      	strb	r2, [r3, #0]
 80027ea:	e049      	b.n	8002880 <UART_SetConfig+0x18c>
 80027ec:	69fb      	ldr	r3, [r7, #28]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a83      	ldr	r2, [pc, #524]	; (8002a00 <UART_SetConfig+0x30c>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d13e      	bne.n	8002874 <UART_SetConfig+0x180>
 80027f6:	4b85      	ldr	r3, [pc, #532]	; (8002a0c <UART_SetConfig+0x318>)
 80027f8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80027fa:	23c0      	movs	r3, #192	; 0xc0
 80027fc:	011b      	lsls	r3, r3, #4
 80027fe:	4013      	ands	r3, r2
 8002800:	22c0      	movs	r2, #192	; 0xc0
 8002802:	0112      	lsls	r2, r2, #4
 8002804:	4293      	cmp	r3, r2
 8002806:	d027      	beq.n	8002858 <UART_SetConfig+0x164>
 8002808:	22c0      	movs	r2, #192	; 0xc0
 800280a:	0112      	lsls	r2, r2, #4
 800280c:	4293      	cmp	r3, r2
 800280e:	d82a      	bhi.n	8002866 <UART_SetConfig+0x172>
 8002810:	2280      	movs	r2, #128	; 0x80
 8002812:	0112      	lsls	r2, r2, #4
 8002814:	4293      	cmp	r3, r2
 8002816:	d011      	beq.n	800283c <UART_SetConfig+0x148>
 8002818:	2280      	movs	r2, #128	; 0x80
 800281a:	0112      	lsls	r2, r2, #4
 800281c:	4293      	cmp	r3, r2
 800281e:	d822      	bhi.n	8002866 <UART_SetConfig+0x172>
 8002820:	2b00      	cmp	r3, #0
 8002822:	d004      	beq.n	800282e <UART_SetConfig+0x13a>
 8002824:	2280      	movs	r2, #128	; 0x80
 8002826:	00d2      	lsls	r2, r2, #3
 8002828:	4293      	cmp	r3, r2
 800282a:	d00e      	beq.n	800284a <UART_SetConfig+0x156>
 800282c:	e01b      	b.n	8002866 <UART_SetConfig+0x172>
 800282e:	231b      	movs	r3, #27
 8002830:	2218      	movs	r2, #24
 8002832:	189b      	adds	r3, r3, r2
 8002834:	19db      	adds	r3, r3, r7
 8002836:	2200      	movs	r2, #0
 8002838:	701a      	strb	r2, [r3, #0]
 800283a:	e021      	b.n	8002880 <UART_SetConfig+0x18c>
 800283c:	231b      	movs	r3, #27
 800283e:	2218      	movs	r2, #24
 8002840:	189b      	adds	r3, r3, r2
 8002842:	19db      	adds	r3, r3, r7
 8002844:	2202      	movs	r2, #2
 8002846:	701a      	strb	r2, [r3, #0]
 8002848:	e01a      	b.n	8002880 <UART_SetConfig+0x18c>
 800284a:	231b      	movs	r3, #27
 800284c:	2218      	movs	r2, #24
 800284e:	189b      	adds	r3, r3, r2
 8002850:	19db      	adds	r3, r3, r7
 8002852:	2204      	movs	r2, #4
 8002854:	701a      	strb	r2, [r3, #0]
 8002856:	e013      	b.n	8002880 <UART_SetConfig+0x18c>
 8002858:	231b      	movs	r3, #27
 800285a:	2218      	movs	r2, #24
 800285c:	189b      	adds	r3, r3, r2
 800285e:	19db      	adds	r3, r3, r7
 8002860:	2208      	movs	r2, #8
 8002862:	701a      	strb	r2, [r3, #0]
 8002864:	e00c      	b.n	8002880 <UART_SetConfig+0x18c>
 8002866:	231b      	movs	r3, #27
 8002868:	2218      	movs	r2, #24
 800286a:	189b      	adds	r3, r3, r2
 800286c:	19db      	adds	r3, r3, r7
 800286e:	2210      	movs	r2, #16
 8002870:	701a      	strb	r2, [r3, #0]
 8002872:	e005      	b.n	8002880 <UART_SetConfig+0x18c>
 8002874:	231b      	movs	r3, #27
 8002876:	2218      	movs	r2, #24
 8002878:	189b      	adds	r3, r3, r2
 800287a:	19db      	adds	r3, r3, r7
 800287c:	2210      	movs	r2, #16
 800287e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a5e      	ldr	r2, [pc, #376]	; (8002a00 <UART_SetConfig+0x30c>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d000      	beq.n	800288c <UART_SetConfig+0x198>
 800288a:	e084      	b.n	8002996 <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800288c:	231b      	movs	r3, #27
 800288e:	2218      	movs	r2, #24
 8002890:	189b      	adds	r3, r3, r2
 8002892:	19db      	adds	r3, r3, r7
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	2b08      	cmp	r3, #8
 8002898:	d01d      	beq.n	80028d6 <UART_SetConfig+0x1e2>
 800289a:	dc20      	bgt.n	80028de <UART_SetConfig+0x1ea>
 800289c:	2b04      	cmp	r3, #4
 800289e:	d015      	beq.n	80028cc <UART_SetConfig+0x1d8>
 80028a0:	dc1d      	bgt.n	80028de <UART_SetConfig+0x1ea>
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d002      	beq.n	80028ac <UART_SetConfig+0x1b8>
 80028a6:	2b02      	cmp	r3, #2
 80028a8:	d005      	beq.n	80028b6 <UART_SetConfig+0x1c2>
 80028aa:	e018      	b.n	80028de <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80028ac:	f7ff fd7c 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 80028b0:	0003      	movs	r3, r0
 80028b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80028b4:	e01c      	b.n	80028f0 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80028b6:	4b55      	ldr	r3, [pc, #340]	; (8002a0c <UART_SetConfig+0x318>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2210      	movs	r2, #16
 80028bc:	4013      	ands	r3, r2
 80028be:	d002      	beq.n	80028c6 <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80028c0:	4b53      	ldr	r3, [pc, #332]	; (8002a10 <UART_SetConfig+0x31c>)
 80028c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80028c4:	e014      	b.n	80028f0 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 80028c6:	4b53      	ldr	r3, [pc, #332]	; (8002a14 <UART_SetConfig+0x320>)
 80028c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80028ca:	e011      	b.n	80028f0 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80028cc:	f7ff fcbc 	bl	8002248 <HAL_RCC_GetSysClockFreq>
 80028d0:	0003      	movs	r3, r0
 80028d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80028d4:	e00c      	b.n	80028f0 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80028d6:	2380      	movs	r3, #128	; 0x80
 80028d8:	021b      	lsls	r3, r3, #8
 80028da:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80028dc:	e008      	b.n	80028f0 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 80028de:	2300      	movs	r3, #0
 80028e0:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80028e2:	231a      	movs	r3, #26
 80028e4:	2218      	movs	r2, #24
 80028e6:	189b      	adds	r3, r3, r2
 80028e8:	19db      	adds	r3, r3, r7
 80028ea:	2201      	movs	r2, #1
 80028ec:	701a      	strb	r2, [r3, #0]
        break;
 80028ee:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80028f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d100      	bne.n	80028f8 <UART_SetConfig+0x204>
 80028f6:	e130      	b.n	8002b5a <UART_SetConfig+0x466>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80028f8:	69fb      	ldr	r3, [r7, #28]
 80028fa:	685a      	ldr	r2, [r3, #4]
 80028fc:	0013      	movs	r3, r2
 80028fe:	005b      	lsls	r3, r3, #1
 8002900:	189b      	adds	r3, r3, r2
 8002902:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002904:	429a      	cmp	r2, r3
 8002906:	d305      	bcc.n	8002914 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800290e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002910:	429a      	cmp	r2, r3
 8002912:	d906      	bls.n	8002922 <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8002914:	231a      	movs	r3, #26
 8002916:	2218      	movs	r2, #24
 8002918:	189b      	adds	r3, r3, r2
 800291a:	19db      	adds	r3, r3, r7
 800291c:	2201      	movs	r2, #1
 800291e:	701a      	strb	r2, [r3, #0]
 8002920:	e11b      	b.n	8002b5a <UART_SetConfig+0x466>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002924:	613b      	str	r3, [r7, #16]
 8002926:	2300      	movs	r3, #0
 8002928:	617b      	str	r3, [r7, #20]
 800292a:	6939      	ldr	r1, [r7, #16]
 800292c:	697a      	ldr	r2, [r7, #20]
 800292e:	000b      	movs	r3, r1
 8002930:	0e1b      	lsrs	r3, r3, #24
 8002932:	0010      	movs	r0, r2
 8002934:	0205      	lsls	r5, r0, #8
 8002936:	431d      	orrs	r5, r3
 8002938:	000b      	movs	r3, r1
 800293a:	021c      	lsls	r4, r3, #8
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	085b      	lsrs	r3, r3, #1
 8002942:	60bb      	str	r3, [r7, #8]
 8002944:	2300      	movs	r3, #0
 8002946:	60fb      	str	r3, [r7, #12]
 8002948:	68b8      	ldr	r0, [r7, #8]
 800294a:	68f9      	ldr	r1, [r7, #12]
 800294c:	1900      	adds	r0, r0, r4
 800294e:	4169      	adcs	r1, r5
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	603b      	str	r3, [r7, #0]
 8002956:	2300      	movs	r3, #0
 8002958:	607b      	str	r3, [r7, #4]
 800295a:	683a      	ldr	r2, [r7, #0]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f7fd fd49 	bl	80003f4 <__aeabi_uldivmod>
 8002962:	0002      	movs	r2, r0
 8002964:	000b      	movs	r3, r1
 8002966:	0013      	movs	r3, r2
 8002968:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800296a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800296c:	23c0      	movs	r3, #192	; 0xc0
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	429a      	cmp	r2, r3
 8002972:	d309      	bcc.n	8002988 <UART_SetConfig+0x294>
 8002974:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002976:	2380      	movs	r3, #128	; 0x80
 8002978:	035b      	lsls	r3, r3, #13
 800297a:	429a      	cmp	r2, r3
 800297c:	d204      	bcs.n	8002988 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002984:	60da      	str	r2, [r3, #12]
 8002986:	e0e8      	b.n	8002b5a <UART_SetConfig+0x466>
        }
        else
        {
          ret = HAL_ERROR;
 8002988:	231a      	movs	r3, #26
 800298a:	2218      	movs	r2, #24
 800298c:	189b      	adds	r3, r3, r2
 800298e:	19db      	adds	r3, r3, r7
 8002990:	2201      	movs	r2, #1
 8002992:	701a      	strb	r2, [r3, #0]
 8002994:	e0e1      	b.n	8002b5a <UART_SetConfig+0x466>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002996:	69fb      	ldr	r3, [r7, #28]
 8002998:	69da      	ldr	r2, [r3, #28]
 800299a:	2380      	movs	r3, #128	; 0x80
 800299c:	021b      	lsls	r3, r3, #8
 800299e:	429a      	cmp	r2, r3
 80029a0:	d000      	beq.n	80029a4 <UART_SetConfig+0x2b0>
 80029a2:	e083      	b.n	8002aac <UART_SetConfig+0x3b8>
  {
    switch (clocksource)
 80029a4:	231b      	movs	r3, #27
 80029a6:	2218      	movs	r2, #24
 80029a8:	189b      	adds	r3, r3, r2
 80029aa:	19db      	adds	r3, r3, r7
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	2b08      	cmp	r3, #8
 80029b0:	d834      	bhi.n	8002a1c <UART_SetConfig+0x328>
 80029b2:	009a      	lsls	r2, r3, #2
 80029b4:	4b18      	ldr	r3, [pc, #96]	; (8002a18 <UART_SetConfig+0x324>)
 80029b6:	18d3      	adds	r3, r2, r3
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80029bc:	f7ff fcf4 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 80029c0:	0003      	movs	r3, r0
 80029c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80029c4:	e033      	b.n	8002a2e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80029c6:	f7ff fd05 	bl	80023d4 <HAL_RCC_GetPCLK2Freq>
 80029ca:	0003      	movs	r3, r0
 80029cc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80029ce:	e02e      	b.n	8002a2e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80029d0:	4b0e      	ldr	r3, [pc, #56]	; (8002a0c <UART_SetConfig+0x318>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	2210      	movs	r2, #16
 80029d6:	4013      	ands	r3, r2
 80029d8:	d002      	beq.n	80029e0 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80029da:	4b0d      	ldr	r3, [pc, #52]	; (8002a10 <UART_SetConfig+0x31c>)
 80029dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80029de:	e026      	b.n	8002a2e <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 80029e0:	4b0c      	ldr	r3, [pc, #48]	; (8002a14 <UART_SetConfig+0x320>)
 80029e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80029e4:	e023      	b.n	8002a2e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80029e6:	f7ff fc2f 	bl	8002248 <HAL_RCC_GetSysClockFreq>
 80029ea:	0003      	movs	r3, r0
 80029ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80029ee:	e01e      	b.n	8002a2e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80029f0:	2380      	movs	r3, #128	; 0x80
 80029f2:	021b      	lsls	r3, r3, #8
 80029f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80029f6:	e01a      	b.n	8002a2e <UART_SetConfig+0x33a>
 80029f8:	efff69f3 	.word	0xefff69f3
 80029fc:	ffffcfff 	.word	0xffffcfff
 8002a00:	40004800 	.word	0x40004800
 8002a04:	fffff4ff 	.word	0xfffff4ff
 8002a08:	40004400 	.word	0x40004400
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	003d0900 	.word	0x003d0900
 8002a14:	00f42400 	.word	0x00f42400
 8002a18:	08003154 	.word	0x08003154
      default:
        pclk = 0U;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002a20:	231a      	movs	r3, #26
 8002a22:	2218      	movs	r2, #24
 8002a24:	189b      	adds	r3, r3, r2
 8002a26:	19db      	adds	r3, r3, r7
 8002a28:	2201      	movs	r2, #1
 8002a2a:	701a      	strb	r2, [r3, #0]
        break;
 8002a2c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d100      	bne.n	8002a36 <UART_SetConfig+0x342>
 8002a34:	e091      	b.n	8002b5a <UART_SetConfig+0x466>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a38:	005a      	lsls	r2, r3, #1
 8002a3a:	69fb      	ldr	r3, [r7, #28]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	085b      	lsrs	r3, r3, #1
 8002a40:	18d2      	adds	r2, r2, r3
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	0019      	movs	r1, r3
 8002a48:	0010      	movs	r0, r2
 8002a4a:	f7fd fb5d 	bl	8000108 <__udivsi3>
 8002a4e:	0003      	movs	r3, r0
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a56:	2b0f      	cmp	r3, #15
 8002a58:	d921      	bls.n	8002a9e <UART_SetConfig+0x3aa>
 8002a5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a5c:	2380      	movs	r3, #128	; 0x80
 8002a5e:	025b      	lsls	r3, r3, #9
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d21c      	bcs.n	8002a9e <UART_SetConfig+0x3aa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a66:	b29a      	uxth	r2, r3
 8002a68:	200e      	movs	r0, #14
 8002a6a:	2418      	movs	r4, #24
 8002a6c:	1903      	adds	r3, r0, r4
 8002a6e:	19db      	adds	r3, r3, r7
 8002a70:	210f      	movs	r1, #15
 8002a72:	438a      	bics	r2, r1
 8002a74:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a78:	085b      	lsrs	r3, r3, #1
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	2207      	movs	r2, #7
 8002a7e:	4013      	ands	r3, r2
 8002a80:	b299      	uxth	r1, r3
 8002a82:	1903      	adds	r3, r0, r4
 8002a84:	19db      	adds	r3, r3, r7
 8002a86:	1902      	adds	r2, r0, r4
 8002a88:	19d2      	adds	r2, r2, r7
 8002a8a:	8812      	ldrh	r2, [r2, #0]
 8002a8c:	430a      	orrs	r2, r1
 8002a8e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	1902      	adds	r2, r0, r4
 8002a96:	19d2      	adds	r2, r2, r7
 8002a98:	8812      	ldrh	r2, [r2, #0]
 8002a9a:	60da      	str	r2, [r3, #12]
 8002a9c:	e05d      	b.n	8002b5a <UART_SetConfig+0x466>
      }
      else
      {
        ret = HAL_ERROR;
 8002a9e:	231a      	movs	r3, #26
 8002aa0:	2218      	movs	r2, #24
 8002aa2:	189b      	adds	r3, r3, r2
 8002aa4:	19db      	adds	r3, r3, r7
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	701a      	strb	r2, [r3, #0]
 8002aaa:	e056      	b.n	8002b5a <UART_SetConfig+0x466>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002aac:	231b      	movs	r3, #27
 8002aae:	2218      	movs	r2, #24
 8002ab0:	189b      	adds	r3, r3, r2
 8002ab2:	19db      	adds	r3, r3, r7
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	2b08      	cmp	r3, #8
 8002ab8:	d822      	bhi.n	8002b00 <UART_SetConfig+0x40c>
 8002aba:	009a      	lsls	r2, r3, #2
 8002abc:	4b2e      	ldr	r3, [pc, #184]	; (8002b78 <UART_SetConfig+0x484>)
 8002abe:	18d3      	adds	r3, r2, r3
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ac4:	f7ff fc70 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 8002ac8:	0003      	movs	r3, r0
 8002aca:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002acc:	e021      	b.n	8002b12 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002ace:	f7ff fc81 	bl	80023d4 <HAL_RCC_GetPCLK2Freq>
 8002ad2:	0003      	movs	r3, r0
 8002ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ad6:	e01c      	b.n	8002b12 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002ad8:	4b28      	ldr	r3, [pc, #160]	; (8002b7c <UART_SetConfig+0x488>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2210      	movs	r2, #16
 8002ade:	4013      	ands	r3, r2
 8002ae0:	d002      	beq.n	8002ae8 <UART_SetConfig+0x3f4>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002ae2:	4b27      	ldr	r3, [pc, #156]	; (8002b80 <UART_SetConfig+0x48c>)
 8002ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002ae6:	e014      	b.n	8002b12 <UART_SetConfig+0x41e>
          pclk = (uint32_t) HSI_VALUE;
 8002ae8:	4b26      	ldr	r3, [pc, #152]	; (8002b84 <UART_SetConfig+0x490>)
 8002aea:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002aec:	e011      	b.n	8002b12 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002aee:	f7ff fbab 	bl	8002248 <HAL_RCC_GetSysClockFreq>
 8002af2:	0003      	movs	r3, r0
 8002af4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002af6:	e00c      	b.n	8002b12 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002af8:	2380      	movs	r3, #128	; 0x80
 8002afa:	021b      	lsls	r3, r3, #8
 8002afc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002afe:	e008      	b.n	8002b12 <UART_SetConfig+0x41e>
      default:
        pclk = 0U;
 8002b00:	2300      	movs	r3, #0
 8002b02:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002b04:	231a      	movs	r3, #26
 8002b06:	2218      	movs	r2, #24
 8002b08:	189b      	adds	r3, r3, r2
 8002b0a:	19db      	adds	r3, r3, r7
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	701a      	strb	r2, [r3, #0]
        break;
 8002b10:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002b12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d020      	beq.n	8002b5a <UART_SetConfig+0x466>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	085a      	lsrs	r2, r3, #1
 8002b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b20:	18d2      	adds	r2, r2, r3
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	0019      	movs	r1, r3
 8002b28:	0010      	movs	r0, r2
 8002b2a:	f7fd faed 	bl	8000108 <__udivsi3>
 8002b2e:	0003      	movs	r3, r0
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b36:	2b0f      	cmp	r3, #15
 8002b38:	d909      	bls.n	8002b4e <UART_SetConfig+0x45a>
 8002b3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b3c:	2380      	movs	r3, #128	; 0x80
 8002b3e:	025b      	lsls	r3, r3, #9
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d204      	bcs.n	8002b4e <UART_SetConfig+0x45a>
      {
        huart->Instance->BRR = usartdiv;
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b4a:	60da      	str	r2, [r3, #12]
 8002b4c:	e005      	b.n	8002b5a <UART_SetConfig+0x466>
      }
      else
      {
        ret = HAL_ERROR;
 8002b4e:	231a      	movs	r3, #26
 8002b50:	2218      	movs	r2, #24
 8002b52:	189b      	adds	r3, r3, r2
 8002b54:	19db      	adds	r3, r3, r7
 8002b56:	2201      	movs	r2, #1
 8002b58:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	2200      	movs	r2, #0
 8002b64:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002b66:	231a      	movs	r3, #26
 8002b68:	2218      	movs	r2, #24
 8002b6a:	189b      	adds	r3, r3, r2
 8002b6c:	19db      	adds	r3, r3, r7
 8002b6e:	781b      	ldrb	r3, [r3, #0]
}
 8002b70:	0018      	movs	r0, r3
 8002b72:	46bd      	mov	sp, r7
 8002b74:	b00e      	add	sp, #56	; 0x38
 8002b76:	bdb0      	pop	{r4, r5, r7, pc}
 8002b78:	08003178 	.word	0x08003178
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	003d0900 	.word	0x003d0900
 8002b84:	00f42400 	.word	0x00f42400

08002b88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b94:	2201      	movs	r2, #1
 8002b96:	4013      	ands	r3, r2
 8002b98:	d00b      	beq.n	8002bb2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	4a4a      	ldr	r2, [pc, #296]	; (8002ccc <UART_AdvFeatureConfig+0x144>)
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	0019      	movs	r1, r3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	430a      	orrs	r2, r1
 8002bb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb6:	2202      	movs	r2, #2
 8002bb8:	4013      	ands	r3, r2
 8002bba:	d00b      	beq.n	8002bd4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	4a43      	ldr	r2, [pc, #268]	; (8002cd0 <UART_AdvFeatureConfig+0x148>)
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	0019      	movs	r1, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd8:	2204      	movs	r2, #4
 8002bda:	4013      	ands	r3, r2
 8002bdc:	d00b      	beq.n	8002bf6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	4a3b      	ldr	r2, [pc, #236]	; (8002cd4 <UART_AdvFeatureConfig+0x14c>)
 8002be6:	4013      	ands	r3, r2
 8002be8:	0019      	movs	r1, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bfa:	2208      	movs	r2, #8
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	d00b      	beq.n	8002c18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	4a34      	ldr	r2, [pc, #208]	; (8002cd8 <UART_AdvFeatureConfig+0x150>)
 8002c08:	4013      	ands	r3, r2
 8002c0a:	0019      	movs	r1, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	430a      	orrs	r2, r1
 8002c16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c1c:	2210      	movs	r2, #16
 8002c1e:	4013      	ands	r3, r2
 8002c20:	d00b      	beq.n	8002c3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	4a2c      	ldr	r2, [pc, #176]	; (8002cdc <UART_AdvFeatureConfig+0x154>)
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	0019      	movs	r1, r3
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	430a      	orrs	r2, r1
 8002c38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3e:	2220      	movs	r2, #32
 8002c40:	4013      	ands	r3, r2
 8002c42:	d00b      	beq.n	8002c5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	4a25      	ldr	r2, [pc, #148]	; (8002ce0 <UART_AdvFeatureConfig+0x158>)
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	0019      	movs	r1, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	430a      	orrs	r2, r1
 8002c5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c60:	2240      	movs	r2, #64	; 0x40
 8002c62:	4013      	ands	r3, r2
 8002c64:	d01d      	beq.n	8002ca2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	4a1d      	ldr	r2, [pc, #116]	; (8002ce4 <UART_AdvFeatureConfig+0x15c>)
 8002c6e:	4013      	ands	r3, r2
 8002c70:	0019      	movs	r1, r3
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c82:	2380      	movs	r3, #128	; 0x80
 8002c84:	035b      	lsls	r3, r3, #13
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d10b      	bne.n	8002ca2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	4a15      	ldr	r2, [pc, #84]	; (8002ce8 <UART_AdvFeatureConfig+0x160>)
 8002c92:	4013      	ands	r3, r2
 8002c94:	0019      	movs	r1, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	430a      	orrs	r2, r1
 8002ca0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca6:	2280      	movs	r2, #128	; 0x80
 8002ca8:	4013      	ands	r3, r2
 8002caa:	d00b      	beq.n	8002cc4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	4a0e      	ldr	r2, [pc, #56]	; (8002cec <UART_AdvFeatureConfig+0x164>)
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	0019      	movs	r1, r3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	605a      	str	r2, [r3, #4]
  }
}
 8002cc4:	46c0      	nop			; (mov r8, r8)
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	b002      	add	sp, #8
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	fffdffff 	.word	0xfffdffff
 8002cd0:	fffeffff 	.word	0xfffeffff
 8002cd4:	fffbffff 	.word	0xfffbffff
 8002cd8:	ffff7fff 	.word	0xffff7fff
 8002cdc:	ffffefff 	.word	0xffffefff
 8002ce0:	ffffdfff 	.word	0xffffdfff
 8002ce4:	ffefffff 	.word	0xffefffff
 8002ce8:	ff9fffff 	.word	0xff9fffff
 8002cec:	fff7ffff 	.word	0xfff7ffff

08002cf0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b086      	sub	sp, #24
 8002cf4:	af02      	add	r7, sp, #8
 8002cf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2280      	movs	r2, #128	; 0x80
 8002cfc:	2100      	movs	r1, #0
 8002cfe:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002d00:	f7fe fae0 	bl	80012c4 <HAL_GetTick>
 8002d04:	0003      	movs	r3, r0
 8002d06:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2208      	movs	r2, #8
 8002d10:	4013      	ands	r3, r2
 8002d12:	2b08      	cmp	r3, #8
 8002d14:	d10c      	bne.n	8002d30 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2280      	movs	r2, #128	; 0x80
 8002d1a:	0391      	lsls	r1, r2, #14
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	4a17      	ldr	r2, [pc, #92]	; (8002d7c <UART_CheckIdleState+0x8c>)
 8002d20:	9200      	str	r2, [sp, #0]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f000 f82c 	bl	8002d80 <UART_WaitOnFlagUntilTimeout>
 8002d28:	1e03      	subs	r3, r0, #0
 8002d2a:	d001      	beq.n	8002d30 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e021      	b.n	8002d74 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	2204      	movs	r2, #4
 8002d38:	4013      	ands	r3, r2
 8002d3a:	2b04      	cmp	r3, #4
 8002d3c:	d10c      	bne.n	8002d58 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2280      	movs	r2, #128	; 0x80
 8002d42:	03d1      	lsls	r1, r2, #15
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	4a0d      	ldr	r2, [pc, #52]	; (8002d7c <UART_CheckIdleState+0x8c>)
 8002d48:	9200      	str	r2, [sp, #0]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	f000 f818 	bl	8002d80 <UART_WaitOnFlagUntilTimeout>
 8002d50:	1e03      	subs	r3, r0, #0
 8002d52:	d001      	beq.n	8002d58 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002d54:	2303      	movs	r3, #3
 8002d56:	e00d      	b.n	8002d74 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2220      	movs	r2, #32
 8002d5c:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2220      	movs	r2, #32
 8002d62:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2274      	movs	r2, #116	; 0x74
 8002d6e:	2100      	movs	r1, #0
 8002d70:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	0018      	movs	r0, r3
 8002d76:	46bd      	mov	sp, r7
 8002d78:	b004      	add	sp, #16
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	01ffffff 	.word	0x01ffffff

08002d80 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b094      	sub	sp, #80	; 0x50
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	60b9      	str	r1, [r7, #8]
 8002d8a:	603b      	str	r3, [r7, #0]
 8002d8c:	1dfb      	adds	r3, r7, #7
 8002d8e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d90:	e0a3      	b.n	8002eda <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d92:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d94:	3301      	adds	r3, #1
 8002d96:	d100      	bne.n	8002d9a <UART_WaitOnFlagUntilTimeout+0x1a>
 8002d98:	e09f      	b.n	8002eda <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d9a:	f7fe fa93 	bl	80012c4 <HAL_GetTick>
 8002d9e:	0002      	movs	r2, r0
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d302      	bcc.n	8002db0 <UART_WaitOnFlagUntilTimeout+0x30>
 8002daa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d13d      	bne.n	8002e2c <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002db0:	f3ef 8310 	mrs	r3, PRIMASK
 8002db4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002db8:	647b      	str	r3, [r7, #68]	; 0x44
 8002dba:	2301      	movs	r3, #1
 8002dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dc0:	f383 8810 	msr	PRIMASK, r3
}
 8002dc4:	46c0      	nop			; (mov r8, r8)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	494c      	ldr	r1, [pc, #304]	; (8002f04 <UART_WaitOnFlagUntilTimeout+0x184>)
 8002dd2:	400a      	ands	r2, r1
 8002dd4:	601a      	str	r2, [r3, #0]
 8002dd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002dd8:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ddc:	f383 8810 	msr	PRIMASK, r3
}
 8002de0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002de2:	f3ef 8310 	mrs	r3, PRIMASK
 8002de6:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002de8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dea:	643b      	str	r3, [r7, #64]	; 0x40
 8002dec:	2301      	movs	r3, #1
 8002dee:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002df2:	f383 8810 	msr	PRIMASK, r3
}
 8002df6:	46c0      	nop			; (mov r8, r8)
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	689a      	ldr	r2, [r3, #8]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2101      	movs	r1, #1
 8002e04:	438a      	bics	r2, r1
 8002e06:	609a      	str	r2, [r3, #8]
 8002e08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e0e:	f383 8810 	msr	PRIMASK, r3
}
 8002e12:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2220      	movs	r2, #32
 8002e18:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2220      	movs	r2, #32
 8002e1e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2274      	movs	r2, #116	; 0x74
 8002e24:	2100      	movs	r1, #0
 8002e26:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002e28:	2303      	movs	r3, #3
 8002e2a:	e067      	b.n	8002efc <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	2204      	movs	r2, #4
 8002e34:	4013      	ands	r3, r2
 8002e36:	d050      	beq.n	8002eda <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	69da      	ldr	r2, [r3, #28]
 8002e3e:	2380      	movs	r3, #128	; 0x80
 8002e40:	011b      	lsls	r3, r3, #4
 8002e42:	401a      	ands	r2, r3
 8002e44:	2380      	movs	r3, #128	; 0x80
 8002e46:	011b      	lsls	r3, r3, #4
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d146      	bne.n	8002eda <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2280      	movs	r2, #128	; 0x80
 8002e52:	0112      	lsls	r2, r2, #4
 8002e54:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e56:	f3ef 8310 	mrs	r3, PRIMASK
 8002e5a:	613b      	str	r3, [r7, #16]
  return(result);
 8002e5c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002e5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e60:	2301      	movs	r3, #1
 8002e62:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	f383 8810 	msr	PRIMASK, r3
}
 8002e6a:	46c0      	nop			; (mov r8, r8)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4923      	ldr	r1, [pc, #140]	; (8002f04 <UART_WaitOnFlagUntilTimeout+0x184>)
 8002e78:	400a      	ands	r2, r1
 8002e7a:	601a      	str	r2, [r3, #0]
 8002e7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e7e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	f383 8810 	msr	PRIMASK, r3
}
 8002e86:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e88:	f3ef 8310 	mrs	r3, PRIMASK
 8002e8c:	61fb      	str	r3, [r7, #28]
  return(result);
 8002e8e:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e90:	64bb      	str	r3, [r7, #72]	; 0x48
 8002e92:	2301      	movs	r3, #1
 8002e94:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e96:	6a3b      	ldr	r3, [r7, #32]
 8002e98:	f383 8810 	msr	PRIMASK, r3
}
 8002e9c:	46c0      	nop			; (mov r8, r8)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	689a      	ldr	r2, [r3, #8]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	2101      	movs	r1, #1
 8002eaa:	438a      	bics	r2, r1
 8002eac:	609a      	str	r2, [r3, #8]
 8002eae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002eb0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb4:	f383 8810 	msr	PRIMASK, r3
}
 8002eb8:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2220      	movs	r2, #32
 8002ebe:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2220      	movs	r2, #32
 8002ec4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2280      	movs	r2, #128	; 0x80
 8002eca:	2120      	movs	r1, #32
 8002ecc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2274      	movs	r2, #116	; 0x74
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e010      	b.n	8002efc <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	69db      	ldr	r3, [r3, #28]
 8002ee0:	68ba      	ldr	r2, [r7, #8]
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	425a      	negs	r2, r3
 8002eea:	4153      	adcs	r3, r2
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	001a      	movs	r2, r3
 8002ef0:	1dfb      	adds	r3, r7, #7
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d100      	bne.n	8002efa <UART_WaitOnFlagUntilTimeout+0x17a>
 8002ef8:	e74b      	b.n	8002d92 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002efa:	2300      	movs	r3, #0
}
 8002efc:	0018      	movs	r0, r3
 8002efe:	46bd      	mov	sp, r7
 8002f00:	b014      	add	sp, #80	; 0x50
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	fffffe5f 	.word	0xfffffe5f

08002f08 <__errno>:
 8002f08:	4b01      	ldr	r3, [pc, #4]	; (8002f10 <__errno+0x8>)
 8002f0a:	6818      	ldr	r0, [r3, #0]
 8002f0c:	4770      	bx	lr
 8002f0e:	46c0      	nop			; (mov r8, r8)
 8002f10:	2000000c 	.word	0x2000000c

08002f14 <__libc_init_array>:
 8002f14:	b570      	push	{r4, r5, r6, lr}
 8002f16:	2600      	movs	r6, #0
 8002f18:	4d0c      	ldr	r5, [pc, #48]	; (8002f4c <__libc_init_array+0x38>)
 8002f1a:	4c0d      	ldr	r4, [pc, #52]	; (8002f50 <__libc_init_array+0x3c>)
 8002f1c:	1b64      	subs	r4, r4, r5
 8002f1e:	10a4      	asrs	r4, r4, #2
 8002f20:	42a6      	cmp	r6, r4
 8002f22:	d109      	bne.n	8002f38 <__libc_init_array+0x24>
 8002f24:	2600      	movs	r6, #0
 8002f26:	f000 f8f1 	bl	800310c <_init>
 8002f2a:	4d0a      	ldr	r5, [pc, #40]	; (8002f54 <__libc_init_array+0x40>)
 8002f2c:	4c0a      	ldr	r4, [pc, #40]	; (8002f58 <__libc_init_array+0x44>)
 8002f2e:	1b64      	subs	r4, r4, r5
 8002f30:	10a4      	asrs	r4, r4, #2
 8002f32:	42a6      	cmp	r6, r4
 8002f34:	d105      	bne.n	8002f42 <__libc_init_array+0x2e>
 8002f36:	bd70      	pop	{r4, r5, r6, pc}
 8002f38:	00b3      	lsls	r3, r6, #2
 8002f3a:	58eb      	ldr	r3, [r5, r3]
 8002f3c:	4798      	blx	r3
 8002f3e:	3601      	adds	r6, #1
 8002f40:	e7ee      	b.n	8002f20 <__libc_init_array+0xc>
 8002f42:	00b3      	lsls	r3, r6, #2
 8002f44:	58eb      	ldr	r3, [r5, r3]
 8002f46:	4798      	blx	r3
 8002f48:	3601      	adds	r6, #1
 8002f4a:	e7f2      	b.n	8002f32 <__libc_init_array+0x1e>
 8002f4c:	080031a4 	.word	0x080031a4
 8002f50:	080031a4 	.word	0x080031a4
 8002f54:	080031a4 	.word	0x080031a4
 8002f58:	080031a8 	.word	0x080031a8

08002f5c <malloc>:
 8002f5c:	b510      	push	{r4, lr}
 8002f5e:	4b03      	ldr	r3, [pc, #12]	; (8002f6c <malloc+0x10>)
 8002f60:	0001      	movs	r1, r0
 8002f62:	6818      	ldr	r0, [r3, #0]
 8002f64:	f000 f838 	bl	8002fd8 <_malloc_r>
 8002f68:	bd10      	pop	{r4, pc}
 8002f6a:	46c0      	nop			; (mov r8, r8)
 8002f6c:	2000000c 	.word	0x2000000c

08002f70 <memcpy>:
 8002f70:	2300      	movs	r3, #0
 8002f72:	b510      	push	{r4, lr}
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d100      	bne.n	8002f7a <memcpy+0xa>
 8002f78:	bd10      	pop	{r4, pc}
 8002f7a:	5ccc      	ldrb	r4, [r1, r3]
 8002f7c:	54c4      	strb	r4, [r0, r3]
 8002f7e:	3301      	adds	r3, #1
 8002f80:	e7f8      	b.n	8002f74 <memcpy+0x4>

08002f82 <memset>:
 8002f82:	0003      	movs	r3, r0
 8002f84:	1882      	adds	r2, r0, r2
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d100      	bne.n	8002f8c <memset+0xa>
 8002f8a:	4770      	bx	lr
 8002f8c:	7019      	strb	r1, [r3, #0]
 8002f8e:	3301      	adds	r3, #1
 8002f90:	e7f9      	b.n	8002f86 <memset+0x4>
	...

08002f94 <sbrk_aligned>:
 8002f94:	b570      	push	{r4, r5, r6, lr}
 8002f96:	4e0f      	ldr	r6, [pc, #60]	; (8002fd4 <sbrk_aligned+0x40>)
 8002f98:	000d      	movs	r5, r1
 8002f9a:	6831      	ldr	r1, [r6, #0]
 8002f9c:	0004      	movs	r4, r0
 8002f9e:	2900      	cmp	r1, #0
 8002fa0:	d102      	bne.n	8002fa8 <sbrk_aligned+0x14>
 8002fa2:	f000 f88f 	bl	80030c4 <_sbrk_r>
 8002fa6:	6030      	str	r0, [r6, #0]
 8002fa8:	0029      	movs	r1, r5
 8002faa:	0020      	movs	r0, r4
 8002fac:	f000 f88a 	bl	80030c4 <_sbrk_r>
 8002fb0:	1c43      	adds	r3, r0, #1
 8002fb2:	d00a      	beq.n	8002fca <sbrk_aligned+0x36>
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	1cc5      	adds	r5, r0, #3
 8002fb8:	439d      	bics	r5, r3
 8002fba:	42a8      	cmp	r0, r5
 8002fbc:	d007      	beq.n	8002fce <sbrk_aligned+0x3a>
 8002fbe:	1a29      	subs	r1, r5, r0
 8002fc0:	0020      	movs	r0, r4
 8002fc2:	f000 f87f 	bl	80030c4 <_sbrk_r>
 8002fc6:	1c43      	adds	r3, r0, #1
 8002fc8:	d101      	bne.n	8002fce <sbrk_aligned+0x3a>
 8002fca:	2501      	movs	r5, #1
 8002fcc:	426d      	negs	r5, r5
 8002fce:	0028      	movs	r0, r5
 8002fd0:	bd70      	pop	{r4, r5, r6, pc}
 8002fd2:	46c0      	nop			; (mov r8, r8)
 8002fd4:	200001e4 	.word	0x200001e4

08002fd8 <_malloc_r>:
 8002fd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002fda:	2203      	movs	r2, #3
 8002fdc:	1ccb      	adds	r3, r1, #3
 8002fde:	4393      	bics	r3, r2
 8002fe0:	3308      	adds	r3, #8
 8002fe2:	0006      	movs	r6, r0
 8002fe4:	001f      	movs	r7, r3
 8002fe6:	2b0c      	cmp	r3, #12
 8002fe8:	d232      	bcs.n	8003050 <_malloc_r+0x78>
 8002fea:	270c      	movs	r7, #12
 8002fec:	42b9      	cmp	r1, r7
 8002fee:	d831      	bhi.n	8003054 <_malloc_r+0x7c>
 8002ff0:	0030      	movs	r0, r6
 8002ff2:	f000 f879 	bl	80030e8 <__malloc_lock>
 8002ff6:	4d32      	ldr	r5, [pc, #200]	; (80030c0 <_malloc_r+0xe8>)
 8002ff8:	682b      	ldr	r3, [r5, #0]
 8002ffa:	001c      	movs	r4, r3
 8002ffc:	2c00      	cmp	r4, #0
 8002ffe:	d12e      	bne.n	800305e <_malloc_r+0x86>
 8003000:	0039      	movs	r1, r7
 8003002:	0030      	movs	r0, r6
 8003004:	f7ff ffc6 	bl	8002f94 <sbrk_aligned>
 8003008:	0004      	movs	r4, r0
 800300a:	1c43      	adds	r3, r0, #1
 800300c:	d11e      	bne.n	800304c <_malloc_r+0x74>
 800300e:	682c      	ldr	r4, [r5, #0]
 8003010:	0025      	movs	r5, r4
 8003012:	2d00      	cmp	r5, #0
 8003014:	d14a      	bne.n	80030ac <_malloc_r+0xd4>
 8003016:	6823      	ldr	r3, [r4, #0]
 8003018:	0029      	movs	r1, r5
 800301a:	18e3      	adds	r3, r4, r3
 800301c:	0030      	movs	r0, r6
 800301e:	9301      	str	r3, [sp, #4]
 8003020:	f000 f850 	bl	80030c4 <_sbrk_r>
 8003024:	9b01      	ldr	r3, [sp, #4]
 8003026:	4283      	cmp	r3, r0
 8003028:	d143      	bne.n	80030b2 <_malloc_r+0xda>
 800302a:	6823      	ldr	r3, [r4, #0]
 800302c:	3703      	adds	r7, #3
 800302e:	1aff      	subs	r7, r7, r3
 8003030:	2303      	movs	r3, #3
 8003032:	439f      	bics	r7, r3
 8003034:	3708      	adds	r7, #8
 8003036:	2f0c      	cmp	r7, #12
 8003038:	d200      	bcs.n	800303c <_malloc_r+0x64>
 800303a:	270c      	movs	r7, #12
 800303c:	0039      	movs	r1, r7
 800303e:	0030      	movs	r0, r6
 8003040:	f7ff ffa8 	bl	8002f94 <sbrk_aligned>
 8003044:	1c43      	adds	r3, r0, #1
 8003046:	d034      	beq.n	80030b2 <_malloc_r+0xda>
 8003048:	6823      	ldr	r3, [r4, #0]
 800304a:	19df      	adds	r7, r3, r7
 800304c:	6027      	str	r7, [r4, #0]
 800304e:	e013      	b.n	8003078 <_malloc_r+0xa0>
 8003050:	2b00      	cmp	r3, #0
 8003052:	dacb      	bge.n	8002fec <_malloc_r+0x14>
 8003054:	230c      	movs	r3, #12
 8003056:	2500      	movs	r5, #0
 8003058:	6033      	str	r3, [r6, #0]
 800305a:	0028      	movs	r0, r5
 800305c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800305e:	6822      	ldr	r2, [r4, #0]
 8003060:	1bd1      	subs	r1, r2, r7
 8003062:	d420      	bmi.n	80030a6 <_malloc_r+0xce>
 8003064:	290b      	cmp	r1, #11
 8003066:	d917      	bls.n	8003098 <_malloc_r+0xc0>
 8003068:	19e2      	adds	r2, r4, r7
 800306a:	6027      	str	r7, [r4, #0]
 800306c:	42a3      	cmp	r3, r4
 800306e:	d111      	bne.n	8003094 <_malloc_r+0xbc>
 8003070:	602a      	str	r2, [r5, #0]
 8003072:	6863      	ldr	r3, [r4, #4]
 8003074:	6011      	str	r1, [r2, #0]
 8003076:	6053      	str	r3, [r2, #4]
 8003078:	0030      	movs	r0, r6
 800307a:	0025      	movs	r5, r4
 800307c:	f000 f83c 	bl	80030f8 <__malloc_unlock>
 8003080:	2207      	movs	r2, #7
 8003082:	350b      	adds	r5, #11
 8003084:	1d23      	adds	r3, r4, #4
 8003086:	4395      	bics	r5, r2
 8003088:	1aea      	subs	r2, r5, r3
 800308a:	429d      	cmp	r5, r3
 800308c:	d0e5      	beq.n	800305a <_malloc_r+0x82>
 800308e:	1b5b      	subs	r3, r3, r5
 8003090:	50a3      	str	r3, [r4, r2]
 8003092:	e7e2      	b.n	800305a <_malloc_r+0x82>
 8003094:	605a      	str	r2, [r3, #4]
 8003096:	e7ec      	b.n	8003072 <_malloc_r+0x9a>
 8003098:	6862      	ldr	r2, [r4, #4]
 800309a:	42a3      	cmp	r3, r4
 800309c:	d101      	bne.n	80030a2 <_malloc_r+0xca>
 800309e:	602a      	str	r2, [r5, #0]
 80030a0:	e7ea      	b.n	8003078 <_malloc_r+0xa0>
 80030a2:	605a      	str	r2, [r3, #4]
 80030a4:	e7e8      	b.n	8003078 <_malloc_r+0xa0>
 80030a6:	0023      	movs	r3, r4
 80030a8:	6864      	ldr	r4, [r4, #4]
 80030aa:	e7a7      	b.n	8002ffc <_malloc_r+0x24>
 80030ac:	002c      	movs	r4, r5
 80030ae:	686d      	ldr	r5, [r5, #4]
 80030b0:	e7af      	b.n	8003012 <_malloc_r+0x3a>
 80030b2:	230c      	movs	r3, #12
 80030b4:	0030      	movs	r0, r6
 80030b6:	6033      	str	r3, [r6, #0]
 80030b8:	f000 f81e 	bl	80030f8 <__malloc_unlock>
 80030bc:	e7cd      	b.n	800305a <_malloc_r+0x82>
 80030be:	46c0      	nop			; (mov r8, r8)
 80030c0:	200001e0 	.word	0x200001e0

080030c4 <_sbrk_r>:
 80030c4:	2300      	movs	r3, #0
 80030c6:	b570      	push	{r4, r5, r6, lr}
 80030c8:	4d06      	ldr	r5, [pc, #24]	; (80030e4 <_sbrk_r+0x20>)
 80030ca:	0004      	movs	r4, r0
 80030cc:	0008      	movs	r0, r1
 80030ce:	602b      	str	r3, [r5, #0]
 80030d0:	f7fd ff3e 	bl	8000f50 <_sbrk>
 80030d4:	1c43      	adds	r3, r0, #1
 80030d6:	d103      	bne.n	80030e0 <_sbrk_r+0x1c>
 80030d8:	682b      	ldr	r3, [r5, #0]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d000      	beq.n	80030e0 <_sbrk_r+0x1c>
 80030de:	6023      	str	r3, [r4, #0]
 80030e0:	bd70      	pop	{r4, r5, r6, pc}
 80030e2:	46c0      	nop			; (mov r8, r8)
 80030e4:	200001e8 	.word	0x200001e8

080030e8 <__malloc_lock>:
 80030e8:	b510      	push	{r4, lr}
 80030ea:	4802      	ldr	r0, [pc, #8]	; (80030f4 <__malloc_lock+0xc>)
 80030ec:	f000 f80c 	bl	8003108 <__retarget_lock_acquire_recursive>
 80030f0:	bd10      	pop	{r4, pc}
 80030f2:	46c0      	nop			; (mov r8, r8)
 80030f4:	200001ec 	.word	0x200001ec

080030f8 <__malloc_unlock>:
 80030f8:	b510      	push	{r4, lr}
 80030fa:	4802      	ldr	r0, [pc, #8]	; (8003104 <__malloc_unlock+0xc>)
 80030fc:	f000 f805 	bl	800310a <__retarget_lock_release_recursive>
 8003100:	bd10      	pop	{r4, pc}
 8003102:	46c0      	nop			; (mov r8, r8)
 8003104:	200001ec 	.word	0x200001ec

08003108 <__retarget_lock_acquire_recursive>:
 8003108:	4770      	bx	lr

0800310a <__retarget_lock_release_recursive>:
 800310a:	4770      	bx	lr

0800310c <_init>:
 800310c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800310e:	46c0      	nop			; (mov r8, r8)
 8003110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003112:	bc08      	pop	{r3}
 8003114:	469e      	mov	lr, r3
 8003116:	4770      	bx	lr

08003118 <_fini>:
 8003118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800311a:	46c0      	nop			; (mov r8, r8)
 800311c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800311e:	bc08      	pop	{r3}
 8003120:	469e      	mov	lr, r3
 8003122:	4770      	bx	lr
