git clone --depth 1 --no-tags https://github.com/nevragurses/32Bit-MipsProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/241983549
git clone --depth 1 --no-tags https://github.com/NickWroble/ECEN-2350-Digital-Logic.git f:/verilog_sva_gh_scraper/data/full_repos/244745876
git clone --depth 1 --no-tags https://github.com/SamGrisey/ee115cKMS.git f:/verilog_sva_gh_scraper/data/full_repos/244815078
git clone --depth 1 --no-tags https://github.com/PHIQW/Tetris-DE2-Edition.git f:/verilog_sva_gh_scraper/data/full_repos/245538875
git clone --depth 1 --no-tags https://github.com/rishikdutta/EE599_rishikdutta_9364123005.git f:/verilog_sva_gh_scraper/data/full_repos/245564526
git clone --depth 1 --no-tags https://github.com/Lotherxuan/MIPS_CPUdesign.git f:/verilog_sva_gh_scraper/data/full_repos/245751232
git clone --depth 1 --no-tags https://github.com/Kuurouukuu/fpga-spartan3a-led.git f:/verilog_sva_gh_scraper/data/full_repos/246602868
git clone --depth 1 --no-tags https://github.com/SkyWentaoJiang/AudioMixer.git f:/verilog_sva_gh_scraper/data/full_repos/246711196
git clone --depth 1 --no-tags https://github.com/moiiiiit/Digital_Logic_Project_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/245291369
git clone --depth 1 --no-tags https://github.com/wuerges/sistemas_digitais.git f:/verilog_sva_gh_scraper/data/full_repos/245252293
git clone --depth 1 --no-tags https://github.com/JustinBrackett/122.git f:/verilog_sva_gh_scraper/data/full_repos/245279975
git clone --depth 1 --no-tags https://github.com/MuskanM1/Linear-Discriminant-Analysis-for-image-compression.git f:/verilog_sva_gh_scraper/data/full_repos/246092335
git clone --depth 1 --no-tags https://github.com/freddster1018/design_verification.git f:/verilog_sva_gh_scraper/data/full_repos/246034865
git clone --depth 1 --no-tags https://github.com/chanterren13/PongChaos.git f:/verilog_sva_gh_scraper/data/full_repos/246172583
git clone --depth 1 --no-tags https://github.com/PingKami/CA.git f:/verilog_sva_gh_scraper/data/full_repos/245375828
git clone --depth 1 --no-tags https://github.com/a60504a60504/NCKU-CSIE-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/245322917
git clone --depth 1 --no-tags https://github.com/abhishekunnithan/verilogIntro.git f:/verilog_sva_gh_scraper/data/full_repos/247102695
git clone --depth 1 --no-tags https://github.com/rasenganr/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/239853069
git clone --depth 1 --no-tags https://github.com/moamoai/chisel_uart.git f:/verilog_sva_gh_scraper/data/full_repos/244099314
git clone --depth 1 --no-tags https://github.com/ml6206/clock-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/243672951
git clone --depth 1 --no-tags https://github.com/cleanertxc/Tetris-Game-with-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/244505609
git clone --depth 1 --no-tags https://github.com/harshitkumarmishra/BTP.git f:/verilog_sva_gh_scraper/data/full_repos/244387392
git clone --depth 1 --no-tags https://github.com/beatrospeed/Virtual-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/244234532
git clone --depth 1 --no-tags https://github.com/JohnnieMiralda/prueba.git f:/verilog_sva_gh_scraper/data/full_repos/244517384
git clone --depth 1 --no-tags https://github.com/kamalraaj-pixel/MISC-16bit-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/244536231
git clone --depth 1 --no-tags https://github.com/CSCB58-FP-TRON/Project.git f:/verilog_sva_gh_scraper/data/full_repos/246369000
git clone --depth 1 --no-tags https://github.com/aaronshappell/DE1SpaceInvaders.git f:/verilog_sva_gh_scraper/data/full_repos/247176877
git clone --depth 1 --no-tags https://github.com/cdalag/Verification-Validation-FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/246952830
git clone --depth 1 --no-tags https://github.com/choubobo/Tetris.git f:/verilog_sva_gh_scraper/data/full_repos/241430508
git clone --depth 1 --no-tags https://github.com/LuHaofan/ECE437.git f:/verilog_sva_gh_scraper/data/full_repos/241496709
git clone --depth 1 --no-tags https://github.com/simsongqin/ce2003-lab1.git f:/verilog_sva_gh_scraper/data/full_repos/241501952
git clone --depth 1 --no-tags https://github.com/astrakhov-design/PS2_MOUSE.git f:/verilog_sva_gh_scraper/data/full_repos/241203749
git clone --depth 1 --no-tags https://github.com/ruchin98/Embedded_Systems.git f:/verilog_sva_gh_scraper/data/full_repos/240844747
git clone --depth 1 --no-tags https://github.com/zjulzy/pipelined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/240619957
git clone --depth 1 --no-tags https://github.com/yasnakateb/Blinky.git f:/verilog_sva_gh_scraper/data/full_repos/241698592
git clone --depth 1 --no-tags https://github.com/xiyezry/ComputerOrganizationAndDesign.git f:/verilog_sva_gh_scraper/data/full_repos/244874208
git clone --depth 1 --no-tags https://github.com/NotATempUser/ECE385LAB7.git f:/verilog_sva_gh_scraper/data/full_repos/245744403
git clone --depth 1 --no-tags https://github.com/SchizoidBat/RISC-V-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/245702242
git clone --depth 1 --no-tags https://github.com/terrenceng88/Turkey-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/245951393
git clone --depth 1 --no-tags https://github.com/Hameon4/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/246536841
git clone --depth 1 --no-tags https://github.com/sushma417/pwm.git f:/verilog_sva_gh_scraper/data/full_repos/242926793
git clone --depth 1 --no-tags https://github.com/MartinYuanNJU/FPGA-Programming.git f:/verilog_sva_gh_scraper/data/full_repos/243234172
git clone --depth 1 --no-tags https://github.com/rainyhello/quartus.git f:/verilog_sva_gh_scraper/data/full_repos/240870952
git clone --depth 1 --no-tags https://github.com/patoglu/structural_32bit_alu.git f:/verilog_sva_gh_scraper/data/full_repos/240679132
git clone --depth 1 --no-tags https://github.com/deadmau224/lab2-vik.git f:/verilog_sva_gh_scraper/data/full_repos/240778494
git clone --depth 1 --no-tags https://github.com/Jing-You/payload.git f:/verilog_sva_gh_scraper/data/full_repos/242664503
git clone --depth 1 --no-tags https://github.com/johnnyrsm/SPARC-MCU.git f:/verilog_sva_gh_scraper/data/full_repos/242059702
git clone --depth 1 --no-tags https://github.com/ShirishVaddepalli/Counter.git f:/verilog_sva_gh_scraper/data/full_repos/241071921
git clone --depth 1 --no-tags https://github.com/SureddiRajesh/PWM-Dc-Motor.git f:/verilog_sva_gh_scraper/data/full_repos/243193119
git clone --depth 1 --no-tags https://github.com/bakios/test.git f:/verilog_sva_gh_scraper/data/full_repos/242421278
git clone --depth 1 --no-tags https://github.com/shyamven/Elevator.git f:/verilog_sva_gh_scraper/data/full_repos/242598844
git clone --depth 1 --no-tags https://github.com/andrewhollabaugh/8b-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/242422483
git clone --depth 1 --no-tags https://github.com/claytonshafer/processor.git f:/verilog_sva_gh_scraper/data/full_repos/240967890
git clone --depth 1 --no-tags https://github.com/ecsmaple123/ECE241.git f:/verilog_sva_gh_scraper/data/full_repos/239882388
git clone --depth 1 --no-tags https://github.com/conor-mcavoy/interleaver-component.git f:/verilog_sva_gh_scraper/data/full_repos/241482307
git clone --depth 1 --no-tags https://github.com/tannguyencoder/FPAU-exponent_32bits_sel_5bits.git f:/verilog_sva_gh_scraper/data/full_repos/243513467
git clone --depth 1 --no-tags https://github.com/tannguyencoder/FPAU-add_sub_32bits_RCA.git f:/verilog_sva_gh_scraper/data/full_repos/243512997
git clone --depth 1 --no-tags https://github.com/djcmerc/reaction-game.git f:/verilog_sva_gh_scraper/data/full_repos/243432654
git clone --depth 1 --no-tags https://github.com/Lmx2315/Modelsim_pj.git f:/verilog_sva_gh_scraper/data/full_repos/244621296
git clone --depth 1 --no-tags https://github.com/Leonard-98/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/244999783
git clone --depth 1 --no-tags https://github.com/robmig626/lab4.git f:/verilog_sva_gh_scraper/data/full_repos/245744421
git clone --depth 1 --no-tags https://github.com/isamumu/digital-piano-project.git f:/verilog_sva_gh_scraper/data/full_repos/245767317
git clone --depth 1 --no-tags https://github.com/alu0101119373/uc-monociclo.git f:/verilog_sva_gh_scraper/data/full_repos/243749840
git clone --depth 1 --no-tags https://github.com/LordLittleItaly/ip_misc.git f:/verilog_sva_gh_scraper/data/full_repos/243658129
git clone --depth 1 --no-tags https://github.com/smithch/uart_cmd_inter.git f:/verilog_sva_gh_scraper/data/full_repos/243887569
git clone --depth 1 --no-tags https://github.com/cristinamaria01/11-Bit-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/243815914
git clone --depth 1 --no-tags https://github.com/hahn2017/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/245223227
git clone --depth 1 --no-tags https://github.com/Hyunmo-Jeong/digital-keyboard.git f:/verilog_sva_gh_scraper/data/full_repos/246909427
git clone --depth 1 --no-tags https://github.com/gamzeknbrgl/CSE331.git f:/verilog_sva_gh_scraper/data/full_repos/239517585
git clone --depth 1 --no-tags https://github.com/dipaolo15/Bike-Lights.git f:/verilog_sva_gh_scraper/data/full_repos/239873943
git clone --depth 1 --no-tags https://github.com/403page/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/239706071
git clone --depth 1 --no-tags https://github.com/victor-espinoza/16_Bit_RISC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/239045653
git clone --depth 1 --no-tags https://github.com/victor-espinoza/16_Bit_RISC_Overlapping_Sequence_Detector.git f:/verilog_sva_gh_scraper/data/full_repos/239044525
git clone --depth 1 --no-tags https://github.com/Yuhung-Huang/DL_IC_LAB5.git f:/verilog_sva_gh_scraper/data/full_repos/241567455
git clone --depth 1 --no-tags https://github.com/Avinash2468/32-bit-2-stage-pipelined-mips-processor.git f:/verilog_sva_gh_scraper/data/full_repos/241634789
git clone --depth 1 --no-tags https://github.com/xiaowu0162/2048-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/245084507
git clone --depth 1 --no-tags https://github.com/flaskur/pipelined_full_adder.git f:/verilog_sva_gh_scraper/data/full_repos/244508380
git clone --depth 1 --no-tags https://github.com/cristinamaria01/Not-So-Simple-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/243819065
git clone --depth 1 --no-tags https://github.com/AbChatt/Altera-Paint-VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/246439798
git clone --depth 1 --no-tags https://github.com/NMikhail/verilog_module.git f:/verilog_sva_gh_scraper/data/full_repos/247091551
git clone --depth 1 --no-tags https://github.com/jinu0124/HDL_Rhythm_Game.git f:/verilog_sva_gh_scraper/data/full_repos/246607944
git clone --depth 1 --no-tags https://github.com/bethewind/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/245653281
git clone --depth 1 --no-tags https://github.com/ysc0327/MIPS_Single_Cycle_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/245770641
git clone --depth 1 --no-tags https://github.com/johnrivera0987/CPE114-Experiment2.git f:/verilog_sva_gh_scraper/data/full_repos/246344048
git clone --depth 1 --no-tags https://github.com/Simar-B/CSCB58_FP_Tron.git f:/verilog_sva_gh_scraper/data/full_repos/246364944
git clone --depth 1 --no-tags https://github.com/PedroSousa97/Automatic-Vending-Machine-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/245252082
git clone --depth 1 --no-tags https://github.com/wuyujie1/SnakeBattleGame.git f:/verilog_sva_gh_scraper/data/full_repos/240807255
git clone --depth 1 --no-tags https://github.com/SunKr95/cmosTran.git f:/verilog_sva_gh_scraper/data/full_repos/240840813
git clone --depth 1 --no-tags https://github.com/laaragm/SD.git f:/verilog_sva_gh_scraper/data/full_repos/244767099
git clone --depth 1 --no-tags https://github.com/average-avancha/digital_systems.git f:/verilog_sva_gh_scraper/data/full_repos/242587901
git clone --depth 1 --no-tags https://github.com/GershowLab/trig3_board_pllphase_de0nano-firmware.git f:/verilog_sva_gh_scraper/data/full_repos/241480383
git clone --depth 1 --no-tags https://github.com/LukasPettersson/ENGR696.git f:/verilog_sva_gh_scraper/data/full_repos/241471880
git clone --depth 1 --no-tags https://github.com/astrakhov-design/FPGA_LABS.git f:/verilog_sva_gh_scraper/data/full_repos/242410594
git clone --depth 1 --no-tags https://github.com/DillonHeinen/fpga_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/242646595
git clone --depth 1 --no-tags https://github.com/vandelvan/semArq.git f:/verilog_sva_gh_scraper/data/full_repos/241894988
git clone --depth 1 --no-tags https://github.com/AKHILESWARCHOWDARY/PWM.git f:/verilog_sva_gh_scraper/data/full_repos/243193204
git clone --depth 1 --no-tags https://github.com/Mintsteam/repository.git f:/verilog_sva_gh_scraper/data/full_repos/239473534
git clone --depth 1 --no-tags https://github.com/Martech123/streaming_code.git f:/verilog_sva_gh_scraper/data/full_repos/243502345
git clone --depth 1 --no-tags https://github.com/BeatrizMartinsA/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/243831395
git clone --depth 1 --no-tags https://github.com/qinyudiao/Digital_Systems_Desgin_lab7.git f:/verilog_sva_gh_scraper/data/full_repos/241019695
