
TIM_Capture_IR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005368  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  08005548  08005548  00015548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800562c  0800562c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800562c  0800562c  0001562c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005634  08005634  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005634  08005634  00015634  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005638  08005638  00015638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800563c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000015c  20000070  080056ac  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001cc  080056ac  000201cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000132f5  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002516  00000000  00000000  00033395  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001098  00000000  00000000  000358b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fb0  00000000  00000000  00036948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f224  00000000  00000000  000378f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012d38  00000000  00000000  00056b1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7607  00000000  00000000  00069854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00130e5b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004de0  00000000  00000000  00130eac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005530 	.word	0x08005530

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	08005530 	.word	0x08005530

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005d0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80005d4:	f003 0301 	and.w	r3, r3, #1
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d013      	beq.n	8000604 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005dc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005e0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005e4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d00b      	beq.n	8000604 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005ec:	e000      	b.n	80005f0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005ee:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005f0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d0f9      	beq.n	80005ee <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005fa:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005fe:	687a      	ldr	r2, [r7, #4]
 8000600:	b2d2      	uxtb	r2, r2
 8000602:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000604:	687b      	ldr	r3, [r7, #4]
}
 8000606:	4618      	mov	r0, r3
 8000608:	370c      	adds	r7, #12
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr

08000612 <_write>:

extern UART_HandleTypeDef huart1;

#ifdef SWV_CONSOLE
	int _write(int file, char *ptr, int len)
	{
 8000612:	b580      	push	{r7, lr}
 8000614:	b086      	sub	sp, #24
 8000616:	af00      	add	r7, sp, #0
 8000618:	60f8      	str	r0, [r7, #12]
 800061a:	60b9      	str	r1, [r7, #8]
 800061c:	607a      	str	r2, [r7, #4]
		(void)file;
		int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 800061e:	2300      	movs	r3, #0
 8000620:	617b      	str	r3, [r7, #20]
 8000622:	e009      	b.n	8000638 <_write+0x26>
		{
			ITM_SendChar(*ptr++);
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	1c5a      	adds	r2, r3, #1
 8000628:	60ba      	str	r2, [r7, #8]
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	4618      	mov	r0, r3
 800062e:	f7ff ffc9 	bl	80005c4 <ITM_SendChar>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	3301      	adds	r3, #1
 8000636:	617b      	str	r3, [r7, #20]
 8000638:	697a      	ldr	r2, [r7, #20]
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	429a      	cmp	r2, r3
 800063e:	dbf1      	blt.n	8000624 <_write+0x12>
		}
		return len;
 8000640:	687b      	ldr	r3, [r7, #4]
	}
 8000642:	4618      	mov	r0, r3
 8000644:	3718      	adds	r7, #24
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
	...

0800064c <HAL_TIM_IC_CaptureCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
	signal = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000654:	2100      	movs	r1, #0
 8000656:	6878      	ldr	r0, [r7, #4]
 8000658:	f002 fcf8 	bl	800304c <HAL_TIM_ReadCapturedValue>
 800065c:	4603      	mov	r3, r0
 800065e:	b29a      	uxth	r2, r3
 8000660:	4b2a      	ldr	r3, [pc, #168]	; (800070c <HAL_TIM_IC_CaptureCallback+0xc0>)
 8000662:	801a      	strh	r2, [r3, #0]
	if (signal > 3000) {
 8000664:	4b29      	ldr	r3, [pc, #164]	; (800070c <HAL_TIM_IC_CaptureCallback+0xc0>)
 8000666:	881b      	ldrh	r3, [r3, #0]
 8000668:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800066c:	4293      	cmp	r3, r2
 800066e:	d903      	bls.n	8000678 <HAL_TIM_IC_CaptureCallback+0x2c>
		n = 0;
 8000670:	4b27      	ldr	r3, [pc, #156]	; (8000710 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8000672:	2200      	movs	r2, #0
 8000674:	701a      	strb	r2, [r3, #0]

			}
			n = 0;
		}
	}
}
 8000676:	e045      	b.n	8000704 <HAL_TIM_IC_CaptureCallback+0xb8>
		ir_signal[n] = signal;
 8000678:	4b25      	ldr	r3, [pc, #148]	; (8000710 <HAL_TIM_IC_CaptureCallback+0xc4>)
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	461a      	mov	r2, r3
 800067e:	4b23      	ldr	r3, [pc, #140]	; (800070c <HAL_TIM_IC_CaptureCallback+0xc0>)
 8000680:	8819      	ldrh	r1, [r3, #0]
 8000682:	4b24      	ldr	r3, [pc, #144]	; (8000714 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000684:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		n++;
 8000688:	4b21      	ldr	r3, [pc, #132]	; (8000710 <HAL_TIM_IC_CaptureCallback+0xc4>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	3301      	adds	r3, #1
 800068e:	b2da      	uxtb	r2, r3
 8000690:	4b1f      	ldr	r3, [pc, #124]	; (8000710 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8000692:	701a      	strb	r2, [r3, #0]
		if (n == 32) {
 8000694:	4b1e      	ldr	r3, [pc, #120]	; (8000710 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	2b20      	cmp	r3, #32
 800069a:	d133      	bne.n	8000704 <HAL_TIM_IC_CaptureCallback+0xb8>
			for (uint8_t i=16; i<32; i++) {
 800069c:	2310      	movs	r3, #16
 800069e:	73fb      	strb	r3, [r7, #15]
 80006a0:	e016      	b.n	80006d0 <HAL_TIM_IC_CaptureCallback+0x84>
				value = value << 1;
 80006a2:	4b1d      	ldr	r3, [pc, #116]	; (8000718 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80006a4:	881b      	ldrh	r3, [r3, #0]
 80006a6:	005b      	lsls	r3, r3, #1
 80006a8:	b29a      	uxth	r2, r3
 80006aa:	4b1b      	ldr	r3, [pc, #108]	; (8000718 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80006ac:	801a      	strh	r2, [r3, #0]
				if (ir_signal[i] > 2000) {
 80006ae:	7bfb      	ldrb	r3, [r7, #15]
 80006b0:	4a18      	ldr	r2, [pc, #96]	; (8000714 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80006b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006b6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80006ba:	d906      	bls.n	80006ca <HAL_TIM_IC_CaptureCallback+0x7e>
					value = value | 1;
 80006bc:	4b16      	ldr	r3, [pc, #88]	; (8000718 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80006be:	881b      	ldrh	r3, [r3, #0]
 80006c0:	f043 0301 	orr.w	r3, r3, #1
 80006c4:	b29a      	uxth	r2, r3
 80006c6:	4b14      	ldr	r3, [pc, #80]	; (8000718 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80006c8:	801a      	strh	r2, [r3, #0]
			for (uint8_t i=16; i<32; i++) {
 80006ca:	7bfb      	ldrb	r3, [r7, #15]
 80006cc:	3301      	adds	r3, #1
 80006ce:	73fb      	strb	r3, [r7, #15]
 80006d0:	7bfb      	ldrb	r3, [r7, #15]
 80006d2:	2b1f      	cmp	r3, #31
 80006d4:	d9e5      	bls.n	80006a2 <HAL_TIM_IC_CaptureCallback+0x56>
			uint8_t cmd1 = ~value;
 80006d6:	4b10      	ldr	r3, [pc, #64]	; (8000718 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80006d8:	881b      	ldrh	r3, [r3, #0]
 80006da:	b2db      	uxtb	r3, r3
 80006dc:	43db      	mvns	r3, r3
 80006de:	73bb      	strb	r3, [r7, #14]
			uint8_t cmdh = value >> 8;
 80006e0:	4b0d      	ldr	r3, [pc, #52]	; (8000718 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80006e2:	881b      	ldrh	r3, [r3, #0]
 80006e4:	0a1b      	lsrs	r3, r3, #8
 80006e6:	b29b      	uxth	r3, r3
 80006e8:	737b      	strb	r3, [r7, #13]
			if (cmd1 == cmdh) {
 80006ea:	7bba      	ldrb	r2, [r7, #14]
 80006ec:	7b7b      	ldrb	r3, [r7, #13]
 80006ee:	429a      	cmp	r2, r3
 80006f0:	d105      	bne.n	80006fe <HAL_TIM_IC_CaptureCallback+0xb2>
				printf("Code: %d\r\n", value);
 80006f2:	4b09      	ldr	r3, [pc, #36]	; (8000718 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80006f4:	881b      	ldrh	r3, [r3, #0]
 80006f6:	4619      	mov	r1, r3
 80006f8:	4808      	ldr	r0, [pc, #32]	; (800071c <HAL_TIM_IC_CaptureCallback+0xd0>)
 80006fa:	f003 ff8b 	bl	8004614 <iprintf>
			n = 0;
 80006fe:	4b04      	ldr	r3, [pc, #16]	; (8000710 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8000700:	2200      	movs	r2, #0
 8000702:	701a      	strb	r2, [r3, #0]
}
 8000704:	bf00      	nop
 8000706:	3710      	adds	r7, #16
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}
 800070c:	200001ac 	.word	0x200001ac
 8000710:	200001ae 	.word	0x200001ae
 8000714:	2000016c 	.word	0x2000016c
 8000718:	200001b0 	.word	0x200001b0
 800071c:	08005548 	.word	0x08005548

08000720 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000724:	f000 fb8d 	bl	8000e42 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000728:	f000 f812 	bl	8000750 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800072c:	f000 f944 	bl	80009b8 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000730:	f000 f858 	bl	80007e4 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000734:	f000 f8f4 	bl	8000920 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8000738:	2100      	movs	r1, #0
 800073a:	4804      	ldr	r0, [pc, #16]	; (800074c <main+0x2c>)
 800073c:	f002 f81c 	bl	8002778 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start(&htim3, TIM_CHANNEL_2);
 8000740:	2104      	movs	r1, #4
 8000742:	4802      	ldr	r0, [pc, #8]	; (800074c <main+0x2c>)
 8000744:	f001 ff22 	bl	800258c <HAL_TIM_IC_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000748:	e7fe      	b.n	8000748 <main+0x28>
 800074a:	bf00      	nop
 800074c:	2000008c 	.word	0x2000008c

08000750 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b094      	sub	sp, #80	; 0x50
 8000754:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000756:	f107 0318 	add.w	r3, r7, #24
 800075a:	2238      	movs	r2, #56	; 0x38
 800075c:	2100      	movs	r1, #0
 800075e:	4618      	mov	r0, r3
 8000760:	f003 ff50 	bl	8004604 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000764:	1d3b      	adds	r3, r7, #4
 8000766:	2200      	movs	r2, #0
 8000768:	601a      	str	r2, [r3, #0]
 800076a:	605a      	str	r2, [r3, #4]
 800076c:	609a      	str	r2, [r3, #8]
 800076e:	60da      	str	r2, [r3, #12]
 8000770:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000772:	2000      	movs	r0, #0
 8000774:	f000 fe80 	bl	8001478 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000778:	2301      	movs	r3, #1
 800077a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800077c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000780:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000782:	2302      	movs	r3, #2
 8000784:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000786:	2303      	movs	r3, #3
 8000788:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800078a:	2302      	movs	r3, #2
 800078c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800078e:	2355      	movs	r3, #85	; 0x55
 8000790:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000792:	2302      	movs	r3, #2
 8000794:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000796:	2302      	movs	r3, #2
 8000798:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800079a:	2302      	movs	r3, #2
 800079c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800079e:	f107 0318 	add.w	r3, r7, #24
 80007a2:	4618      	mov	r0, r3
 80007a4:	f000 ff1c 	bl	80015e0 <HAL_RCC_OscConfig>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80007ae:	f000 f967 	bl	8000a80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b2:	230f      	movs	r3, #15
 80007b4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007b6:	2303      	movs	r3, #3
 80007b8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ba:	2300      	movs	r3, #0
 80007bc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007be:	2300      	movs	r3, #0
 80007c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007c2:	2300      	movs	r3, #0
 80007c4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007c6:	1d3b      	adds	r3, r7, #4
 80007c8:	2104      	movs	r1, #4
 80007ca:	4618      	mov	r0, r3
 80007cc:	f001 fa1a 	bl	8001c04 <HAL_RCC_ClockConfig>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80007d6:	f000 f953 	bl	8000a80 <Error_Handler>
  }
}
 80007da:	bf00      	nop
 80007dc:	3750      	adds	r7, #80	; 0x50
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
	...

080007e4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b090      	sub	sp, #64	; 0x40
 80007e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007ea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007ee:	2200      	movs	r2, #0
 80007f0:	601a      	str	r2, [r3, #0]
 80007f2:	605a      	str	r2, [r3, #4]
 80007f4:	609a      	str	r2, [r3, #8]
 80007f6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80007f8:	f107 031c 	add.w	r3, r7, #28
 80007fc:	2200      	movs	r2, #0
 80007fe:	601a      	str	r2, [r3, #0]
 8000800:	605a      	str	r2, [r3, #4]
 8000802:	609a      	str	r2, [r3, #8]
 8000804:	60da      	str	r2, [r3, #12]
 8000806:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000808:	f107 030c 	add.w	r3, r7, #12
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
 8000810:	605a      	str	r2, [r3, #4]
 8000812:	609a      	str	r2, [r3, #8]
 8000814:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000816:	463b      	mov	r3, r7
 8000818:	2200      	movs	r2, #0
 800081a:	601a      	str	r2, [r3, #0]
 800081c:	605a      	str	r2, [r3, #4]
 800081e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000820:	4b3d      	ldr	r3, [pc, #244]	; (8000918 <MX_TIM3_Init+0x134>)
 8000822:	4a3e      	ldr	r2, [pc, #248]	; (800091c <MX_TIM3_Init+0x138>)
 8000824:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 170-1;
 8000826:	4b3c      	ldr	r3, [pc, #240]	; (8000918 <MX_TIM3_Init+0x134>)
 8000828:	22a9      	movs	r2, #169	; 0xa9
 800082a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800082c:	4b3a      	ldr	r3, [pc, #232]	; (8000918 <MX_TIM3_Init+0x134>)
 800082e:	2200      	movs	r2, #0
 8000830:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000832:	4b39      	ldr	r3, [pc, #228]	; (8000918 <MX_TIM3_Init+0x134>)
 8000834:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000838:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800083a:	4b37      	ldr	r3, [pc, #220]	; (8000918 <MX_TIM3_Init+0x134>)
 800083c:	2200      	movs	r2, #0
 800083e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000840:	4b35      	ldr	r3, [pc, #212]	; (8000918 <MX_TIM3_Init+0x134>)
 8000842:	2200      	movs	r2, #0
 8000844:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000846:	4834      	ldr	r0, [pc, #208]	; (8000918 <MX_TIM3_Init+0x134>)
 8000848:	f001 fde8 	bl	800241c <HAL_TIM_Base_Init>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8000852:	f000 f915 	bl	8000a80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000856:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800085a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800085c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000860:	4619      	mov	r1, r3
 8000862:	482d      	ldr	r0, [pc, #180]	; (8000918 <MX_TIM3_Init+0x134>)
 8000864:	f002 fab6 	bl	8002dd4 <HAL_TIM_ConfigClockSource>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 800086e:	f000 f907 	bl	8000a80 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8000872:	4829      	ldr	r0, [pc, #164]	; (8000918 <MX_TIM3_Init+0x134>)
 8000874:	f001 fe29 	bl	80024ca <HAL_TIM_IC_Init>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800087e:	f000 f8ff 	bl	8000a80 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000882:	2304      	movs	r3, #4
 8000884:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000886:	2350      	movs	r3, #80	; 0x50
 8000888:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800088a:	2300      	movs	r3, #0
 800088c:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800088e:	2300      	movs	r3, #0
 8000890:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8000892:	2300      	movs	r3, #0
 8000894:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8000896:	f107 031c 	add.w	r3, r7, #28
 800089a:	4619      	mov	r1, r3
 800089c:	481e      	ldr	r0, [pc, #120]	; (8000918 <MX_TIM3_Init+0x134>)
 800089e:	f002 fb93 	bl	8002fc8 <HAL_TIM_SlaveConfigSynchro>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 80008a8:	f000 f8ea 	bl	8000a80 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80008ac:	2300      	movs	r3, #0
 80008ae:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80008b0:	2301      	movs	r3, #1
 80008b2:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80008b4:	2300      	movs	r3, #0
 80008b6:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 80008b8:	2300      	movs	r3, #0
 80008ba:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80008bc:	f107 030c 	add.w	r3, r7, #12
 80008c0:	2200      	movs	r2, #0
 80008c2:	4619      	mov	r1, r3
 80008c4:	4814      	ldr	r0, [pc, #80]	; (8000918 <MX_TIM3_Init+0x134>)
 80008c6:	f002 f9e8 	bl	8002c9a <HAL_TIM_IC_ConfigChannel>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 80008d0:	f000 f8d6 	bl	8000a80 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80008d4:	2302      	movs	r3, #2
 80008d6:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80008d8:	2302      	movs	r3, #2
 80008da:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80008dc:	f107 030c 	add.w	r3, r7, #12
 80008e0:	2204      	movs	r2, #4
 80008e2:	4619      	mov	r1, r3
 80008e4:	480c      	ldr	r0, [pc, #48]	; (8000918 <MX_TIM3_Init+0x134>)
 80008e6:	f002 f9d8 	bl	8002c9a <HAL_TIM_IC_ConfigChannel>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <MX_TIM3_Init+0x110>
  {
    Error_Handler();
 80008f0:	f000 f8c6 	bl	8000a80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008f4:	2300      	movs	r3, #0
 80008f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008f8:	2300      	movs	r3, #0
 80008fa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80008fc:	463b      	mov	r3, r7
 80008fe:	4619      	mov	r1, r3
 8000900:	4805      	ldr	r0, [pc, #20]	; (8000918 <MX_TIM3_Init+0x134>)
 8000902:	f002 ff4f 	bl	80037a4 <HAL_TIMEx_MasterConfigSynchronization>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_TIM3_Init+0x12c>
  {
    Error_Handler();
 800090c:	f000 f8b8 	bl	8000a80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000910:	bf00      	nop
 8000912:	3740      	adds	r7, #64	; 0x40
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	2000008c 	.word	0x2000008c
 800091c:	40000400 	.word	0x40000400

08000920 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000924:	4b22      	ldr	r3, [pc, #136]	; (80009b0 <MX_USART1_UART_Init+0x90>)
 8000926:	4a23      	ldr	r2, [pc, #140]	; (80009b4 <MX_USART1_UART_Init+0x94>)
 8000928:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800092a:	4b21      	ldr	r3, [pc, #132]	; (80009b0 <MX_USART1_UART_Init+0x90>)
 800092c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000930:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000932:	4b1f      	ldr	r3, [pc, #124]	; (80009b0 <MX_USART1_UART_Init+0x90>)
 8000934:	2200      	movs	r2, #0
 8000936:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000938:	4b1d      	ldr	r3, [pc, #116]	; (80009b0 <MX_USART1_UART_Init+0x90>)
 800093a:	2200      	movs	r2, #0
 800093c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800093e:	4b1c      	ldr	r3, [pc, #112]	; (80009b0 <MX_USART1_UART_Init+0x90>)
 8000940:	2200      	movs	r2, #0
 8000942:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000944:	4b1a      	ldr	r3, [pc, #104]	; (80009b0 <MX_USART1_UART_Init+0x90>)
 8000946:	220c      	movs	r2, #12
 8000948:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800094a:	4b19      	ldr	r3, [pc, #100]	; (80009b0 <MX_USART1_UART_Init+0x90>)
 800094c:	2200      	movs	r2, #0
 800094e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000950:	4b17      	ldr	r3, [pc, #92]	; (80009b0 <MX_USART1_UART_Init+0x90>)
 8000952:	2200      	movs	r2, #0
 8000954:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000956:	4b16      	ldr	r3, [pc, #88]	; (80009b0 <MX_USART1_UART_Init+0x90>)
 8000958:	2200      	movs	r2, #0
 800095a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800095c:	4b14      	ldr	r3, [pc, #80]	; (80009b0 <MX_USART1_UART_Init+0x90>)
 800095e:	2200      	movs	r2, #0
 8000960:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000962:	4b13      	ldr	r3, [pc, #76]	; (80009b0 <MX_USART1_UART_Init+0x90>)
 8000964:	2200      	movs	r2, #0
 8000966:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000968:	4811      	ldr	r0, [pc, #68]	; (80009b0 <MX_USART1_UART_Init+0x90>)
 800096a:	f002 ffe3 	bl	8003934 <HAL_UART_Init>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000974:	f000 f884 	bl	8000a80 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000978:	2100      	movs	r1, #0
 800097a:	480d      	ldr	r0, [pc, #52]	; (80009b0 <MX_USART1_UART_Init+0x90>)
 800097c:	f003 fd4e 	bl	800441c <HAL_UARTEx_SetTxFifoThreshold>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000986:	f000 f87b 	bl	8000a80 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800098a:	2100      	movs	r1, #0
 800098c:	4808      	ldr	r0, [pc, #32]	; (80009b0 <MX_USART1_UART_Init+0x90>)
 800098e:	f003 fd83 	bl	8004498 <HAL_UARTEx_SetRxFifoThreshold>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d001      	beq.n	800099c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000998:	f000 f872 	bl	8000a80 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800099c:	4804      	ldr	r0, [pc, #16]	; (80009b0 <MX_USART1_UART_Init+0x90>)
 800099e:	f003 fd04 	bl	80043aa <HAL_UARTEx_DisableFifoMode>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80009a8:	f000 f86a 	bl	8000a80 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009ac:	bf00      	nop
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	200000d8 	.word	0x200000d8
 80009b4:	40013800 	.word	0x40013800

080009b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b08a      	sub	sp, #40	; 0x28
 80009bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009be:	f107 0314 	add.w	r3, r7, #20
 80009c2:	2200      	movs	r2, #0
 80009c4:	601a      	str	r2, [r3, #0]
 80009c6:	605a      	str	r2, [r3, #4]
 80009c8:	609a      	str	r2, [r3, #8]
 80009ca:	60da      	str	r2, [r3, #12]
 80009cc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009ce:	4b2a      	ldr	r3, [pc, #168]	; (8000a78 <MX_GPIO_Init+0xc0>)
 80009d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009d2:	4a29      	ldr	r2, [pc, #164]	; (8000a78 <MX_GPIO_Init+0xc0>)
 80009d4:	f043 0304 	orr.w	r3, r3, #4
 80009d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009da:	4b27      	ldr	r3, [pc, #156]	; (8000a78 <MX_GPIO_Init+0xc0>)
 80009dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009de:	f003 0304 	and.w	r3, r3, #4
 80009e2:	613b      	str	r3, [r7, #16]
 80009e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009e6:	4b24      	ldr	r3, [pc, #144]	; (8000a78 <MX_GPIO_Init+0xc0>)
 80009e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ea:	4a23      	ldr	r2, [pc, #140]	; (8000a78 <MX_GPIO_Init+0xc0>)
 80009ec:	f043 0320 	orr.w	r3, r3, #32
 80009f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009f2:	4b21      	ldr	r3, [pc, #132]	; (8000a78 <MX_GPIO_Init+0xc0>)
 80009f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009f6:	f003 0320 	and.w	r3, r3, #32
 80009fa:	60fb      	str	r3, [r7, #12]
 80009fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009fe:	4b1e      	ldr	r3, [pc, #120]	; (8000a78 <MX_GPIO_Init+0xc0>)
 8000a00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a02:	4a1d      	ldr	r2, [pc, #116]	; (8000a78 <MX_GPIO_Init+0xc0>)
 8000a04:	f043 0301 	orr.w	r3, r3, #1
 8000a08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a0a:	4b1b      	ldr	r3, [pc, #108]	; (8000a78 <MX_GPIO_Init+0xc0>)
 8000a0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a0e:	f003 0301 	and.w	r3, r3, #1
 8000a12:	60bb      	str	r3, [r7, #8]
 8000a14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a16:	4b18      	ldr	r3, [pc, #96]	; (8000a78 <MX_GPIO_Init+0xc0>)
 8000a18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a1a:	4a17      	ldr	r2, [pc, #92]	; (8000a78 <MX_GPIO_Init+0xc0>)
 8000a1c:	f043 0302 	orr.w	r3, r3, #2
 8000a20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a22:	4b15      	ldr	r3, [pc, #84]	; (8000a78 <MX_GPIO_Init+0xc0>)
 8000a24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a26:	f003 0302 	and.w	r3, r3, #2
 8000a2a:	607b      	str	r3, [r7, #4]
 8000a2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000a2e:	2200      	movs	r2, #0
 8000a30:	2140      	movs	r1, #64	; 0x40
 8000a32:	4812      	ldr	r0, [pc, #72]	; (8000a7c <MX_GPIO_Init+0xc4>)
 8000a34:	f000 fd08 	bl	8001448 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8000a38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a42:	2302      	movs	r3, #2
 8000a44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8000a46:	f107 0314 	add.w	r3, r7, #20
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	480b      	ldr	r0, [pc, #44]	; (8000a7c <MX_GPIO_Init+0xc4>)
 8000a4e:	f000 fb79 	bl	8001144 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000a52:	2340      	movs	r3, #64	; 0x40
 8000a54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a56:	2301      	movs	r3, #1
 8000a58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000a62:	f107 0314 	add.w	r3, r7, #20
 8000a66:	4619      	mov	r1, r3
 8000a68:	4804      	ldr	r0, [pc, #16]	; (8000a7c <MX_GPIO_Init+0xc4>)
 8000a6a:	f000 fb6b 	bl	8001144 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a6e:	bf00      	nop
 8000a70:	3728      	adds	r7, #40	; 0x28
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	40021000 	.word	0x40021000
 8000a7c:	48000800 	.word	0x48000800

08000a80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a84:	b672      	cpsid	i
}
 8000a86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a88:	e7fe      	b.n	8000a88 <Error_Handler+0x8>
	...

08000a8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a92:	4b0f      	ldr	r3, [pc, #60]	; (8000ad0 <HAL_MspInit+0x44>)
 8000a94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a96:	4a0e      	ldr	r2, [pc, #56]	; (8000ad0 <HAL_MspInit+0x44>)
 8000a98:	f043 0301 	orr.w	r3, r3, #1
 8000a9c:	6613      	str	r3, [r2, #96]	; 0x60
 8000a9e:	4b0c      	ldr	r3, [pc, #48]	; (8000ad0 <HAL_MspInit+0x44>)
 8000aa0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000aa2:	f003 0301 	and.w	r3, r3, #1
 8000aa6:	607b      	str	r3, [r7, #4]
 8000aa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aaa:	4b09      	ldr	r3, [pc, #36]	; (8000ad0 <HAL_MspInit+0x44>)
 8000aac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aae:	4a08      	ldr	r2, [pc, #32]	; (8000ad0 <HAL_MspInit+0x44>)
 8000ab0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ab4:	6593      	str	r3, [r2, #88]	; 0x58
 8000ab6:	4b06      	ldr	r3, [pc, #24]	; (8000ad0 <HAL_MspInit+0x44>)
 8000ab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000abe:	603b      	str	r3, [r7, #0]
 8000ac0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000ac2:	f000 fd7d 	bl	80015c0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ac6:	bf00      	nop
 8000ac8:	3708      	adds	r7, #8
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40021000 	.word	0x40021000

08000ad4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b08a      	sub	sp, #40	; 0x28
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000adc:	f107 0314 	add.w	r3, r7, #20
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
 8000ae8:	60da      	str	r2, [r3, #12]
 8000aea:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a1b      	ldr	r2, [pc, #108]	; (8000b60 <HAL_TIM_Base_MspInit+0x8c>)
 8000af2:	4293      	cmp	r3, r2
 8000af4:	d130      	bne.n	8000b58 <HAL_TIM_Base_MspInit+0x84>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000af6:	4b1b      	ldr	r3, [pc, #108]	; (8000b64 <HAL_TIM_Base_MspInit+0x90>)
 8000af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000afa:	4a1a      	ldr	r2, [pc, #104]	; (8000b64 <HAL_TIM_Base_MspInit+0x90>)
 8000afc:	f043 0302 	orr.w	r3, r3, #2
 8000b00:	6593      	str	r3, [r2, #88]	; 0x58
 8000b02:	4b18      	ldr	r3, [pc, #96]	; (8000b64 <HAL_TIM_Base_MspInit+0x90>)
 8000b04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b06:	f003 0302 	and.w	r3, r3, #2
 8000b0a:	613b      	str	r3, [r7, #16]
 8000b0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b0e:	4b15      	ldr	r3, [pc, #84]	; (8000b64 <HAL_TIM_Base_MspInit+0x90>)
 8000b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b12:	4a14      	ldr	r2, [pc, #80]	; (8000b64 <HAL_TIM_Base_MspInit+0x90>)
 8000b14:	f043 0301 	orr.w	r3, r3, #1
 8000b18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b1a:	4b12      	ldr	r3, [pc, #72]	; (8000b64 <HAL_TIM_Base_MspInit+0x90>)
 8000b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	60fb      	str	r3, [r7, #12]
 8000b24:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000b26:	2340      	movs	r3, #64	; 0x40
 8000b28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b2a:	2302      	movs	r3, #2
 8000b2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b32:	2300      	movs	r3, #0
 8000b34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000b36:	2302      	movs	r3, #2
 8000b38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b3a:	f107 0314 	add.w	r3, r7, #20
 8000b3e:	4619      	mov	r1, r3
 8000b40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b44:	f000 fafe 	bl	8001144 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000b48:	2200      	movs	r2, #0
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	201d      	movs	r0, #29
 8000b4e:	f000 fac4 	bl	80010da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000b52:	201d      	movs	r0, #29
 8000b54:	f000 fadb 	bl	800110e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000b58:	bf00      	nop
 8000b5a:	3728      	adds	r7, #40	; 0x28
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	40000400 	.word	0x40000400
 8000b64:	40021000 	.word	0x40021000

08000b68 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b09c      	sub	sp, #112	; 0x70
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b70:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
 8000b78:	605a      	str	r2, [r3, #4]
 8000b7a:	609a      	str	r2, [r3, #8]
 8000b7c:	60da      	str	r2, [r3, #12]
 8000b7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b80:	f107 0318 	add.w	r3, r7, #24
 8000b84:	2244      	movs	r2, #68	; 0x44
 8000b86:	2100      	movs	r1, #0
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f003 fd3b 	bl	8004604 <memset>
  if(huart->Instance==USART1)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a2d      	ldr	r2, [pc, #180]	; (8000c48 <HAL_UART_MspInit+0xe0>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d153      	bne.n	8000c40 <HAL_UART_MspInit+0xd8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000b98:	2301      	movs	r3, #1
 8000b9a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ba0:	f107 0318 	add.w	r3, r7, #24
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f001 fa49 	bl	800203c <HAL_RCCEx_PeriphCLKConfig>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000bb0:	f7ff ff66 	bl	8000a80 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bb4:	4b25      	ldr	r3, [pc, #148]	; (8000c4c <HAL_UART_MspInit+0xe4>)
 8000bb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bb8:	4a24      	ldr	r2, [pc, #144]	; (8000c4c <HAL_UART_MspInit+0xe4>)
 8000bba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bbe:	6613      	str	r3, [r2, #96]	; 0x60
 8000bc0:	4b22      	ldr	r3, [pc, #136]	; (8000c4c <HAL_UART_MspInit+0xe4>)
 8000bc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bc4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bc8:	617b      	str	r3, [r7, #20]
 8000bca:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bcc:	4b1f      	ldr	r3, [pc, #124]	; (8000c4c <HAL_UART_MspInit+0xe4>)
 8000bce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bd0:	4a1e      	ldr	r2, [pc, #120]	; (8000c4c <HAL_UART_MspInit+0xe4>)
 8000bd2:	f043 0304 	orr.w	r3, r3, #4
 8000bd6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bd8:	4b1c      	ldr	r3, [pc, #112]	; (8000c4c <HAL_UART_MspInit+0xe4>)
 8000bda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bdc:	f003 0304 	and.w	r3, r3, #4
 8000be0:	613b      	str	r3, [r7, #16]
 8000be2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be4:	4b19      	ldr	r3, [pc, #100]	; (8000c4c <HAL_UART_MspInit+0xe4>)
 8000be6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000be8:	4a18      	ldr	r2, [pc, #96]	; (8000c4c <HAL_UART_MspInit+0xe4>)
 8000bea:	f043 0301 	orr.w	r3, r3, #1
 8000bee:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bf0:	4b16      	ldr	r3, [pc, #88]	; (8000c4c <HAL_UART_MspInit+0xe4>)
 8000bf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bf4:	f003 0301 	and.w	r3, r3, #1
 8000bf8:	60fb      	str	r3, [r7, #12]
 8000bfa:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000bfc:	2310      	movs	r3, #16
 8000bfe:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c00:	2302      	movs	r3, #2
 8000c02:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c04:	2300      	movs	r3, #0
 8000c06:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c0c:	2307      	movs	r3, #7
 8000c0e:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c10:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000c14:	4619      	mov	r1, r3
 8000c16:	480e      	ldr	r0, [pc, #56]	; (8000c50 <HAL_UART_MspInit+0xe8>)
 8000c18:	f000 fa94 	bl	8001144 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c20:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c22:	2302      	movs	r3, #2
 8000c24:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c26:	2300      	movs	r3, #0
 8000c28:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c2e:	2307      	movs	r3, #7
 8000c30:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c32:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000c36:	4619      	mov	r1, r3
 8000c38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c3c:	f000 fa82 	bl	8001144 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000c40:	bf00      	nop
 8000c42:	3770      	adds	r7, #112	; 0x70
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	40013800 	.word	0x40013800
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	48000800 	.word	0x48000800

08000c54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c58:	e7fe      	b.n	8000c58 <NMI_Handler+0x4>

08000c5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c5a:	b480      	push	{r7}
 8000c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c5e:	e7fe      	b.n	8000c5e <HardFault_Handler+0x4>

08000c60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c64:	e7fe      	b.n	8000c64 <MemManage_Handler+0x4>

08000c66 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c66:	b480      	push	{r7}
 8000c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c6a:	e7fe      	b.n	8000c6a <BusFault_Handler+0x4>

08000c6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c70:	e7fe      	b.n	8000c70 <UsageFault_Handler+0x4>

08000c72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c72:	b480      	push	{r7}
 8000c74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c76:	bf00      	nop
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr

08000c80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c84:	bf00      	nop
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr

08000c8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c8e:	b480      	push	{r7}
 8000c90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c92:	bf00      	nop
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr

08000c9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ca0:	f000 f922 	bl	8000ee8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ca4:	bf00      	nop
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000cac:	4802      	ldr	r0, [pc, #8]	; (8000cb8 <TIM3_IRQHandler+0x10>)
 8000cae:	f001 fea5 	bl	80029fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000cb2:	bf00      	nop
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	2000008c 	.word	0x2000008c

08000cbc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b086      	sub	sp, #24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	60f8      	str	r0, [r7, #12]
 8000cc4:	60b9      	str	r1, [r7, #8]
 8000cc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cc8:	2300      	movs	r3, #0
 8000cca:	617b      	str	r3, [r7, #20]
 8000ccc:	e00a      	b.n	8000ce4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000cce:	f3af 8000 	nop.w
 8000cd2:	4601      	mov	r1, r0
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	1c5a      	adds	r2, r3, #1
 8000cd8:	60ba      	str	r2, [r7, #8]
 8000cda:	b2ca      	uxtb	r2, r1
 8000cdc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cde:	697b      	ldr	r3, [r7, #20]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	617b      	str	r3, [r7, #20]
 8000ce4:	697a      	ldr	r2, [r7, #20]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	dbf0      	blt.n	8000cce <_read+0x12>
  }

  return len;
 8000cec:	687b      	ldr	r3, [r7, #4]
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3718      	adds	r7, #24
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}

08000cf6 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000cf6:	b480      	push	{r7}
 8000cf8:	b083      	sub	sp, #12
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cfe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	370c      	adds	r7, #12
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr

08000d0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d0e:	b480      	push	{r7}
 8000d10:	b083      	sub	sp, #12
 8000d12:	af00      	add	r7, sp, #0
 8000d14:	6078      	str	r0, [r7, #4]
 8000d16:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d1e:	605a      	str	r2, [r3, #4]
  return 0;
 8000d20:	2300      	movs	r3, #0
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	370c      	adds	r7, #12
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr

08000d2e <_isatty>:

int _isatty(int file)
{
 8000d2e:	b480      	push	{r7}
 8000d30:	b083      	sub	sp, #12
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d36:	2301      	movs	r3, #1
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	370c      	adds	r7, #12
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr

08000d44 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b085      	sub	sp, #20
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	60f8      	str	r0, [r7, #12]
 8000d4c:	60b9      	str	r1, [r7, #8]
 8000d4e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d50:	2300      	movs	r3, #0
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	3714      	adds	r7, #20
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
	...

08000d60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b086      	sub	sp, #24
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d68:	4a14      	ldr	r2, [pc, #80]	; (8000dbc <_sbrk+0x5c>)
 8000d6a:	4b15      	ldr	r3, [pc, #84]	; (8000dc0 <_sbrk+0x60>)
 8000d6c:	1ad3      	subs	r3, r2, r3
 8000d6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d74:	4b13      	ldr	r3, [pc, #76]	; (8000dc4 <_sbrk+0x64>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d102      	bne.n	8000d82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d7c:	4b11      	ldr	r3, [pc, #68]	; (8000dc4 <_sbrk+0x64>)
 8000d7e:	4a12      	ldr	r2, [pc, #72]	; (8000dc8 <_sbrk+0x68>)
 8000d80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d82:	4b10      	ldr	r3, [pc, #64]	; (8000dc4 <_sbrk+0x64>)
 8000d84:	681a      	ldr	r2, [r3, #0]
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	4413      	add	r3, r2
 8000d8a:	693a      	ldr	r2, [r7, #16]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	d207      	bcs.n	8000da0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d90:	f003 fc0e 	bl	80045b0 <__errno>
 8000d94:	4603      	mov	r3, r0
 8000d96:	220c      	movs	r2, #12
 8000d98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d9e:	e009      	b.n	8000db4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000da0:	4b08      	ldr	r3, [pc, #32]	; (8000dc4 <_sbrk+0x64>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000da6:	4b07      	ldr	r3, [pc, #28]	; (8000dc4 <_sbrk+0x64>)
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4413      	add	r3, r2
 8000dae:	4a05      	ldr	r2, [pc, #20]	; (8000dc4 <_sbrk+0x64>)
 8000db0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000db2:	68fb      	ldr	r3, [r7, #12]
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	3718      	adds	r7, #24
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	20008000 	.word	0x20008000
 8000dc0:	00000400 	.word	0x00000400
 8000dc4:	200001b4 	.word	0x200001b4
 8000dc8:	200001d0 	.word	0x200001d0

08000dcc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000dd0:	4b06      	ldr	r3, [pc, #24]	; (8000dec <SystemInit+0x20>)
 8000dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000dd6:	4a05      	ldr	r2, [pc, #20]	; (8000dec <SystemInit+0x20>)
 8000dd8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ddc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000de0:	bf00      	nop
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	e000ed00 	.word	0xe000ed00

08000df0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000df0:	480d      	ldr	r0, [pc, #52]	; (8000e28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000df2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000df4:	f7ff ffea 	bl	8000dcc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000df8:	480c      	ldr	r0, [pc, #48]	; (8000e2c <LoopForever+0x6>)
  ldr r1, =_edata
 8000dfa:	490d      	ldr	r1, [pc, #52]	; (8000e30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000dfc:	4a0d      	ldr	r2, [pc, #52]	; (8000e34 <LoopForever+0xe>)
  movs r3, #0
 8000dfe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000e00:	e002      	b.n	8000e08 <LoopCopyDataInit>

08000e02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e06:	3304      	adds	r3, #4

08000e08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e0c:	d3f9      	bcc.n	8000e02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e0e:	4a0a      	ldr	r2, [pc, #40]	; (8000e38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e10:	4c0a      	ldr	r4, [pc, #40]	; (8000e3c <LoopForever+0x16>)
  movs r3, #0
 8000e12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e14:	e001      	b.n	8000e1a <LoopFillZerobss>

08000e16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e18:	3204      	adds	r2, #4

08000e1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e1c:	d3fb      	bcc.n	8000e16 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000e1e:	f003 fbcd 	bl	80045bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e22:	f7ff fc7d 	bl	8000720 <main>

08000e26 <LoopForever>:

LoopForever:
    b LoopForever
 8000e26:	e7fe      	b.n	8000e26 <LoopForever>
  ldr   r0, =_estack
 8000e28:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000e2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e30:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000e34:	0800563c 	.word	0x0800563c
  ldr r2, =_sbss
 8000e38:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000e3c:	200001cc 	.word	0x200001cc

08000e40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e40:	e7fe      	b.n	8000e40 <ADC1_2_IRQHandler>

08000e42 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e42:	b580      	push	{r7, lr}
 8000e44:	b082      	sub	sp, #8
 8000e46:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e4c:	2003      	movs	r0, #3
 8000e4e:	f000 f939 	bl	80010c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e52:	200f      	movs	r0, #15
 8000e54:	f000 f80e 	bl	8000e74 <HAL_InitTick>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d002      	beq.n	8000e64 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	71fb      	strb	r3, [r7, #7]
 8000e62:	e001      	b.n	8000e68 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e64:	f7ff fe12 	bl	8000a8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e68:	79fb      	ldrb	r3, [r7, #7]

}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3708      	adds	r7, #8
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
	...

08000e74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000e80:	4b16      	ldr	r3, [pc, #88]	; (8000edc <HAL_InitTick+0x68>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d022      	beq.n	8000ece <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000e88:	4b15      	ldr	r3, [pc, #84]	; (8000ee0 <HAL_InitTick+0x6c>)
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	4b13      	ldr	r3, [pc, #76]	; (8000edc <HAL_InitTick+0x68>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e94:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f000 f944 	bl	800112a <HAL_SYSTICK_Config>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d10f      	bne.n	8000ec8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2b0f      	cmp	r3, #15
 8000eac:	d809      	bhi.n	8000ec2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eae:	2200      	movs	r2, #0
 8000eb0:	6879      	ldr	r1, [r7, #4]
 8000eb2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000eb6:	f000 f910 	bl	80010da <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000eba:	4a0a      	ldr	r2, [pc, #40]	; (8000ee4 <HAL_InitTick+0x70>)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	6013      	str	r3, [r2, #0]
 8000ec0:	e007      	b.n	8000ed2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	73fb      	strb	r3, [r7, #15]
 8000ec6:	e004      	b.n	8000ed2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	73fb      	strb	r3, [r7, #15]
 8000ecc:	e001      	b.n	8000ed2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ed2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	3710      	adds	r7, #16
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	20000008 	.word	0x20000008
 8000ee0:	20000000 	.word	0x20000000
 8000ee4:	20000004 	.word	0x20000004

08000ee8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000eec:	4b05      	ldr	r3, [pc, #20]	; (8000f04 <HAL_IncTick+0x1c>)
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	4b05      	ldr	r3, [pc, #20]	; (8000f08 <HAL_IncTick+0x20>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	4a03      	ldr	r2, [pc, #12]	; (8000f04 <HAL_IncTick+0x1c>)
 8000ef8:	6013      	str	r3, [r2, #0]
}
 8000efa:	bf00      	nop
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr
 8000f04:	200001b8 	.word	0x200001b8
 8000f08:	20000008 	.word	0x20000008

08000f0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f10:	4b03      	ldr	r3, [pc, #12]	; (8000f20 <HAL_GetTick+0x14>)
 8000f12:	681b      	ldr	r3, [r3, #0]
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	200001b8 	.word	0x200001b8

08000f24 <__NVIC_SetPriorityGrouping>:
{
 8000f24:	b480      	push	{r7}
 8000f26:	b085      	sub	sp, #20
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	f003 0307 	and.w	r3, r3, #7
 8000f32:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f34:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <__NVIC_SetPriorityGrouping+0x44>)
 8000f36:	68db      	ldr	r3, [r3, #12]
 8000f38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f3a:	68ba      	ldr	r2, [r7, #8]
 8000f3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f40:	4013      	ands	r3, r2
 8000f42:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f56:	4a04      	ldr	r2, [pc, #16]	; (8000f68 <__NVIC_SetPriorityGrouping+0x44>)
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	60d3      	str	r3, [r2, #12]
}
 8000f5c:	bf00      	nop
 8000f5e:	3714      	adds	r7, #20
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr
 8000f68:	e000ed00 	.word	0xe000ed00

08000f6c <__NVIC_GetPriorityGrouping>:
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f70:	4b04      	ldr	r3, [pc, #16]	; (8000f84 <__NVIC_GetPriorityGrouping+0x18>)
 8000f72:	68db      	ldr	r3, [r3, #12]
 8000f74:	0a1b      	lsrs	r3, r3, #8
 8000f76:	f003 0307 	and.w	r3, r3, #7
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr
 8000f84:	e000ed00 	.word	0xe000ed00

08000f88 <__NVIC_EnableIRQ>:
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	db0b      	blt.n	8000fb2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f9a:	79fb      	ldrb	r3, [r7, #7]
 8000f9c:	f003 021f 	and.w	r2, r3, #31
 8000fa0:	4907      	ldr	r1, [pc, #28]	; (8000fc0 <__NVIC_EnableIRQ+0x38>)
 8000fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa6:	095b      	lsrs	r3, r3, #5
 8000fa8:	2001      	movs	r0, #1
 8000faa:	fa00 f202 	lsl.w	r2, r0, r2
 8000fae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000fb2:	bf00      	nop
 8000fb4:	370c      	adds	r7, #12
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	e000e100 	.word	0xe000e100

08000fc4 <__NVIC_SetPriority>:
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	4603      	mov	r3, r0
 8000fcc:	6039      	str	r1, [r7, #0]
 8000fce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	db0a      	blt.n	8000fee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	b2da      	uxtb	r2, r3
 8000fdc:	490c      	ldr	r1, [pc, #48]	; (8001010 <__NVIC_SetPriority+0x4c>)
 8000fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe2:	0112      	lsls	r2, r2, #4
 8000fe4:	b2d2      	uxtb	r2, r2
 8000fe6:	440b      	add	r3, r1
 8000fe8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000fec:	e00a      	b.n	8001004 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	b2da      	uxtb	r2, r3
 8000ff2:	4908      	ldr	r1, [pc, #32]	; (8001014 <__NVIC_SetPriority+0x50>)
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	f003 030f 	and.w	r3, r3, #15
 8000ffa:	3b04      	subs	r3, #4
 8000ffc:	0112      	lsls	r2, r2, #4
 8000ffe:	b2d2      	uxtb	r2, r2
 8001000:	440b      	add	r3, r1
 8001002:	761a      	strb	r2, [r3, #24]
}
 8001004:	bf00      	nop
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	e000e100 	.word	0xe000e100
 8001014:	e000ed00 	.word	0xe000ed00

08001018 <NVIC_EncodePriority>:
{
 8001018:	b480      	push	{r7}
 800101a:	b089      	sub	sp, #36	; 0x24
 800101c:	af00      	add	r7, sp, #0
 800101e:	60f8      	str	r0, [r7, #12]
 8001020:	60b9      	str	r1, [r7, #8]
 8001022:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	f003 0307 	and.w	r3, r3, #7
 800102a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800102c:	69fb      	ldr	r3, [r7, #28]
 800102e:	f1c3 0307 	rsb	r3, r3, #7
 8001032:	2b04      	cmp	r3, #4
 8001034:	bf28      	it	cs
 8001036:	2304      	movcs	r3, #4
 8001038:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	3304      	adds	r3, #4
 800103e:	2b06      	cmp	r3, #6
 8001040:	d902      	bls.n	8001048 <NVIC_EncodePriority+0x30>
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	3b03      	subs	r3, #3
 8001046:	e000      	b.n	800104a <NVIC_EncodePriority+0x32>
 8001048:	2300      	movs	r3, #0
 800104a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800104c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001050:	69bb      	ldr	r3, [r7, #24]
 8001052:	fa02 f303 	lsl.w	r3, r2, r3
 8001056:	43da      	mvns	r2, r3
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	401a      	ands	r2, r3
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001060:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	fa01 f303 	lsl.w	r3, r1, r3
 800106a:	43d9      	mvns	r1, r3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001070:	4313      	orrs	r3, r2
}
 8001072:	4618      	mov	r0, r3
 8001074:	3724      	adds	r7, #36	; 0x24
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
	...

08001080 <SysTick_Config>:
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	3b01      	subs	r3, #1
 800108c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001090:	d301      	bcc.n	8001096 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001092:	2301      	movs	r3, #1
 8001094:	e00f      	b.n	80010b6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001096:	4a0a      	ldr	r2, [pc, #40]	; (80010c0 <SysTick_Config+0x40>)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	3b01      	subs	r3, #1
 800109c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800109e:	210f      	movs	r1, #15
 80010a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80010a4:	f7ff ff8e 	bl	8000fc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010a8:	4b05      	ldr	r3, [pc, #20]	; (80010c0 <SysTick_Config+0x40>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ae:	4b04      	ldr	r3, [pc, #16]	; (80010c0 <SysTick_Config+0x40>)
 80010b0:	2207      	movs	r2, #7
 80010b2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80010b4:	2300      	movs	r3, #0
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	e000e010 	.word	0xe000e010

080010c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010cc:	6878      	ldr	r0, [r7, #4]
 80010ce:	f7ff ff29 	bl	8000f24 <__NVIC_SetPriorityGrouping>
}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}

080010da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010da:	b580      	push	{r7, lr}
 80010dc:	b086      	sub	sp, #24
 80010de:	af00      	add	r7, sp, #0
 80010e0:	4603      	mov	r3, r0
 80010e2:	60b9      	str	r1, [r7, #8]
 80010e4:	607a      	str	r2, [r7, #4]
 80010e6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80010e8:	f7ff ff40 	bl	8000f6c <__NVIC_GetPriorityGrouping>
 80010ec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010ee:	687a      	ldr	r2, [r7, #4]
 80010f0:	68b9      	ldr	r1, [r7, #8]
 80010f2:	6978      	ldr	r0, [r7, #20]
 80010f4:	f7ff ff90 	bl	8001018 <NVIC_EncodePriority>
 80010f8:	4602      	mov	r2, r0
 80010fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010fe:	4611      	mov	r1, r2
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff ff5f 	bl	8000fc4 <__NVIC_SetPriority>
}
 8001106:	bf00      	nop
 8001108:	3718      	adds	r7, #24
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}

0800110e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800110e:	b580      	push	{r7, lr}
 8001110:	b082      	sub	sp, #8
 8001112:	af00      	add	r7, sp, #0
 8001114:	4603      	mov	r3, r0
 8001116:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001118:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff ff33 	bl	8000f88 <__NVIC_EnableIRQ>
}
 8001122:	bf00      	nop
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}

0800112a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800112a:	b580      	push	{r7, lr}
 800112c:	b082      	sub	sp, #8
 800112e:	af00      	add	r7, sp, #0
 8001130:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001132:	6878      	ldr	r0, [r7, #4]
 8001134:	f7ff ffa4 	bl	8001080 <SysTick_Config>
 8001138:	4603      	mov	r3, r0
}
 800113a:	4618      	mov	r0, r3
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
	...

08001144 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001144:	b480      	push	{r7}
 8001146:	b087      	sub	sp, #28
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800114e:	2300      	movs	r3, #0
 8001150:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001152:	e15a      	b.n	800140a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	681a      	ldr	r2, [r3, #0]
 8001158:	2101      	movs	r1, #1
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	fa01 f303 	lsl.w	r3, r1, r3
 8001160:	4013      	ands	r3, r2
 8001162:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	2b00      	cmp	r3, #0
 8001168:	f000 814c 	beq.w	8001404 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f003 0303 	and.w	r3, r3, #3
 8001174:	2b01      	cmp	r3, #1
 8001176:	d005      	beq.n	8001184 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001180:	2b02      	cmp	r3, #2
 8001182:	d130      	bne.n	80011e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	2203      	movs	r2, #3
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	43db      	mvns	r3, r3
 8001196:	693a      	ldr	r2, [r7, #16]
 8001198:	4013      	ands	r3, r2
 800119a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	68da      	ldr	r2, [r3, #12]
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	005b      	lsls	r3, r3, #1
 80011a4:	fa02 f303 	lsl.w	r3, r2, r3
 80011a8:	693a      	ldr	r2, [r7, #16]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	693a      	ldr	r2, [r7, #16]
 80011b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80011ba:	2201      	movs	r2, #1
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	43db      	mvns	r3, r3
 80011c4:	693a      	ldr	r2, [r7, #16]
 80011c6:	4013      	ands	r3, r2
 80011c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	091b      	lsrs	r3, r3, #4
 80011d0:	f003 0201 	and.w	r2, r3, #1
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	fa02 f303 	lsl.w	r3, r2, r3
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	4313      	orrs	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	f003 0303 	and.w	r3, r3, #3
 80011ee:	2b03      	cmp	r3, #3
 80011f0:	d017      	beq.n	8001222 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	68db      	ldr	r3, [r3, #12]
 80011f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	2203      	movs	r2, #3
 80011fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001202:	43db      	mvns	r3, r3
 8001204:	693a      	ldr	r2, [r7, #16]
 8001206:	4013      	ands	r3, r2
 8001208:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	689a      	ldr	r2, [r3, #8]
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	fa02 f303 	lsl.w	r3, r2, r3
 8001216:	693a      	ldr	r2, [r7, #16]
 8001218:	4313      	orrs	r3, r2
 800121a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	f003 0303 	and.w	r3, r3, #3
 800122a:	2b02      	cmp	r3, #2
 800122c:	d123      	bne.n	8001276 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	08da      	lsrs	r2, r3, #3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	3208      	adds	r2, #8
 8001236:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800123a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	f003 0307 	and.w	r3, r3, #7
 8001242:	009b      	lsls	r3, r3, #2
 8001244:	220f      	movs	r2, #15
 8001246:	fa02 f303 	lsl.w	r3, r2, r3
 800124a:	43db      	mvns	r3, r3
 800124c:	693a      	ldr	r2, [r7, #16]
 800124e:	4013      	ands	r3, r2
 8001250:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	691a      	ldr	r2, [r3, #16]
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	f003 0307 	and.w	r3, r3, #7
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	fa02 f303 	lsl.w	r3, r2, r3
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	4313      	orrs	r3, r2
 8001266:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	08da      	lsrs	r2, r3, #3
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	3208      	adds	r2, #8
 8001270:	6939      	ldr	r1, [r7, #16]
 8001272:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	2203      	movs	r2, #3
 8001282:	fa02 f303 	lsl.w	r3, r2, r3
 8001286:	43db      	mvns	r3, r3
 8001288:	693a      	ldr	r2, [r7, #16]
 800128a:	4013      	ands	r3, r2
 800128c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f003 0203 	and.w	r2, r3, #3
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	fa02 f303 	lsl.w	r3, r2, r3
 800129e:	693a      	ldr	r2, [r7, #16]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	f000 80a6 	beq.w	8001404 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012b8:	4b5b      	ldr	r3, [pc, #364]	; (8001428 <HAL_GPIO_Init+0x2e4>)
 80012ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012bc:	4a5a      	ldr	r2, [pc, #360]	; (8001428 <HAL_GPIO_Init+0x2e4>)
 80012be:	f043 0301 	orr.w	r3, r3, #1
 80012c2:	6613      	str	r3, [r2, #96]	; 0x60
 80012c4:	4b58      	ldr	r3, [pc, #352]	; (8001428 <HAL_GPIO_Init+0x2e4>)
 80012c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012c8:	f003 0301 	and.w	r3, r3, #1
 80012cc:	60bb      	str	r3, [r7, #8]
 80012ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012d0:	4a56      	ldr	r2, [pc, #344]	; (800142c <HAL_GPIO_Init+0x2e8>)
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	089b      	lsrs	r3, r3, #2
 80012d6:	3302      	adds	r3, #2
 80012d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	f003 0303 	and.w	r3, r3, #3
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	220f      	movs	r2, #15
 80012e8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ec:	43db      	mvns	r3, r3
 80012ee:	693a      	ldr	r2, [r7, #16]
 80012f0:	4013      	ands	r3, r2
 80012f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80012fa:	d01f      	beq.n	800133c <HAL_GPIO_Init+0x1f8>
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	4a4c      	ldr	r2, [pc, #304]	; (8001430 <HAL_GPIO_Init+0x2ec>)
 8001300:	4293      	cmp	r3, r2
 8001302:	d019      	beq.n	8001338 <HAL_GPIO_Init+0x1f4>
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	4a4b      	ldr	r2, [pc, #300]	; (8001434 <HAL_GPIO_Init+0x2f0>)
 8001308:	4293      	cmp	r3, r2
 800130a:	d013      	beq.n	8001334 <HAL_GPIO_Init+0x1f0>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	4a4a      	ldr	r2, [pc, #296]	; (8001438 <HAL_GPIO_Init+0x2f4>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d00d      	beq.n	8001330 <HAL_GPIO_Init+0x1ec>
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	4a49      	ldr	r2, [pc, #292]	; (800143c <HAL_GPIO_Init+0x2f8>)
 8001318:	4293      	cmp	r3, r2
 800131a:	d007      	beq.n	800132c <HAL_GPIO_Init+0x1e8>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	4a48      	ldr	r2, [pc, #288]	; (8001440 <HAL_GPIO_Init+0x2fc>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d101      	bne.n	8001328 <HAL_GPIO_Init+0x1e4>
 8001324:	2305      	movs	r3, #5
 8001326:	e00a      	b.n	800133e <HAL_GPIO_Init+0x1fa>
 8001328:	2306      	movs	r3, #6
 800132a:	e008      	b.n	800133e <HAL_GPIO_Init+0x1fa>
 800132c:	2304      	movs	r3, #4
 800132e:	e006      	b.n	800133e <HAL_GPIO_Init+0x1fa>
 8001330:	2303      	movs	r3, #3
 8001332:	e004      	b.n	800133e <HAL_GPIO_Init+0x1fa>
 8001334:	2302      	movs	r3, #2
 8001336:	e002      	b.n	800133e <HAL_GPIO_Init+0x1fa>
 8001338:	2301      	movs	r3, #1
 800133a:	e000      	b.n	800133e <HAL_GPIO_Init+0x1fa>
 800133c:	2300      	movs	r3, #0
 800133e:	697a      	ldr	r2, [r7, #20]
 8001340:	f002 0203 	and.w	r2, r2, #3
 8001344:	0092      	lsls	r2, r2, #2
 8001346:	4093      	lsls	r3, r2
 8001348:	693a      	ldr	r2, [r7, #16]
 800134a:	4313      	orrs	r3, r2
 800134c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800134e:	4937      	ldr	r1, [pc, #220]	; (800142c <HAL_GPIO_Init+0x2e8>)
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	089b      	lsrs	r3, r3, #2
 8001354:	3302      	adds	r3, #2
 8001356:	693a      	ldr	r2, [r7, #16]
 8001358:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800135c:	4b39      	ldr	r3, [pc, #228]	; (8001444 <HAL_GPIO_Init+0x300>)
 800135e:	689b      	ldr	r3, [r3, #8]
 8001360:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	43db      	mvns	r3, r3
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	4013      	ands	r3, r2
 800136a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001374:	2b00      	cmp	r3, #0
 8001376:	d003      	beq.n	8001380 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001378:	693a      	ldr	r2, [r7, #16]
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	4313      	orrs	r3, r2
 800137e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001380:	4a30      	ldr	r2, [pc, #192]	; (8001444 <HAL_GPIO_Init+0x300>)
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001386:	4b2f      	ldr	r3, [pc, #188]	; (8001444 <HAL_GPIO_Init+0x300>)
 8001388:	68db      	ldr	r3, [r3, #12]
 800138a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	43db      	mvns	r3, r3
 8001390:	693a      	ldr	r2, [r7, #16]
 8001392:	4013      	ands	r3, r2
 8001394:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d003      	beq.n	80013aa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	4313      	orrs	r3, r2
 80013a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80013aa:	4a26      	ldr	r2, [pc, #152]	; (8001444 <HAL_GPIO_Init+0x300>)
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80013b0:	4b24      	ldr	r3, [pc, #144]	; (8001444 <HAL_GPIO_Init+0x300>)
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	43db      	mvns	r3, r3
 80013ba:	693a      	ldr	r2, [r7, #16]
 80013bc:	4013      	ands	r3, r2
 80013be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d003      	beq.n	80013d4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80013cc:	693a      	ldr	r2, [r7, #16]
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80013d4:	4a1b      	ldr	r2, [pc, #108]	; (8001444 <HAL_GPIO_Init+0x300>)
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80013da:	4b1a      	ldr	r3, [pc, #104]	; (8001444 <HAL_GPIO_Init+0x300>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	43db      	mvns	r3, r3
 80013e4:	693a      	ldr	r2, [r7, #16]
 80013e6:	4013      	ands	r3, r2
 80013e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d003      	beq.n	80013fe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80013f6:	693a      	ldr	r2, [r7, #16]
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	4313      	orrs	r3, r2
 80013fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80013fe:	4a11      	ldr	r2, [pc, #68]	; (8001444 <HAL_GPIO_Init+0x300>)
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	3301      	adds	r3, #1
 8001408:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	fa22 f303 	lsr.w	r3, r2, r3
 8001414:	2b00      	cmp	r3, #0
 8001416:	f47f ae9d 	bne.w	8001154 <HAL_GPIO_Init+0x10>
  }
}
 800141a:	bf00      	nop
 800141c:	bf00      	nop
 800141e:	371c      	adds	r7, #28
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr
 8001428:	40021000 	.word	0x40021000
 800142c:	40010000 	.word	0x40010000
 8001430:	48000400 	.word	0x48000400
 8001434:	48000800 	.word	0x48000800
 8001438:	48000c00 	.word	0x48000c00
 800143c:	48001000 	.word	0x48001000
 8001440:	48001400 	.word	0x48001400
 8001444:	40010400 	.word	0x40010400

08001448 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	460b      	mov	r3, r1
 8001452:	807b      	strh	r3, [r7, #2]
 8001454:	4613      	mov	r3, r2
 8001456:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001458:	787b      	ldrb	r3, [r7, #1]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d003      	beq.n	8001466 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800145e:	887a      	ldrh	r2, [r7, #2]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001464:	e002      	b.n	800146c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001466:	887a      	ldrh	r2, [r7, #2]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800146c:	bf00      	nop
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr

08001478 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001478:	b480      	push	{r7}
 800147a:	b085      	sub	sp, #20
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d141      	bne.n	800150a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001486:	4b4b      	ldr	r3, [pc, #300]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800148e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001492:	d131      	bne.n	80014f8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001494:	4b47      	ldr	r3, [pc, #284]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001496:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800149a:	4a46      	ldr	r2, [pc, #280]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800149c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014a0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80014a4:	4b43      	ldr	r3, [pc, #268]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80014ac:	4a41      	ldr	r2, [pc, #260]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014b2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80014b4:	4b40      	ldr	r3, [pc, #256]	; (80015b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2232      	movs	r2, #50	; 0x32
 80014ba:	fb02 f303 	mul.w	r3, r2, r3
 80014be:	4a3f      	ldr	r2, [pc, #252]	; (80015bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80014c0:	fba2 2303 	umull	r2, r3, r2, r3
 80014c4:	0c9b      	lsrs	r3, r3, #18
 80014c6:	3301      	adds	r3, #1
 80014c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014ca:	e002      	b.n	80014d2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	3b01      	subs	r3, #1
 80014d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014d2:	4b38      	ldr	r3, [pc, #224]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014d4:	695b      	ldr	r3, [r3, #20]
 80014d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014de:	d102      	bne.n	80014e6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d1f2      	bne.n	80014cc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014e6:	4b33      	ldr	r3, [pc, #204]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014e8:	695b      	ldr	r3, [r3, #20]
 80014ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014f2:	d158      	bne.n	80015a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80014f4:	2303      	movs	r3, #3
 80014f6:	e057      	b.n	80015a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80014f8:	4b2e      	ldr	r3, [pc, #184]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80014fe:	4a2d      	ldr	r2, [pc, #180]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001500:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001504:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001508:	e04d      	b.n	80015a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001510:	d141      	bne.n	8001596 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001512:	4b28      	ldr	r3, [pc, #160]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800151a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800151e:	d131      	bne.n	8001584 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001520:	4b24      	ldr	r3, [pc, #144]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001522:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001526:	4a23      	ldr	r2, [pc, #140]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001528:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800152c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001530:	4b20      	ldr	r3, [pc, #128]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001538:	4a1e      	ldr	r2, [pc, #120]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800153a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800153e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001540:	4b1d      	ldr	r3, [pc, #116]	; (80015b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2232      	movs	r2, #50	; 0x32
 8001546:	fb02 f303 	mul.w	r3, r2, r3
 800154a:	4a1c      	ldr	r2, [pc, #112]	; (80015bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800154c:	fba2 2303 	umull	r2, r3, r2, r3
 8001550:	0c9b      	lsrs	r3, r3, #18
 8001552:	3301      	adds	r3, #1
 8001554:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001556:	e002      	b.n	800155e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	3b01      	subs	r3, #1
 800155c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800155e:	4b15      	ldr	r3, [pc, #84]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001560:	695b      	ldr	r3, [r3, #20]
 8001562:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001566:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800156a:	d102      	bne.n	8001572 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d1f2      	bne.n	8001558 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001572:	4b10      	ldr	r3, [pc, #64]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001574:	695b      	ldr	r3, [r3, #20]
 8001576:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800157a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800157e:	d112      	bne.n	80015a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001580:	2303      	movs	r3, #3
 8001582:	e011      	b.n	80015a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001584:	4b0b      	ldr	r3, [pc, #44]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001586:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800158a:	4a0a      	ldr	r2, [pc, #40]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800158c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001590:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001594:	e007      	b.n	80015a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001596:	4b07      	ldr	r3, [pc, #28]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800159e:	4a05      	ldr	r2, [pc, #20]	; (80015b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015a4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80015a6:	2300      	movs	r3, #0
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	3714      	adds	r7, #20
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	40007000 	.word	0x40007000
 80015b8:	20000000 	.word	0x20000000
 80015bc:	431bde83 	.word	0x431bde83

080015c0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80015c4:	4b05      	ldr	r3, [pc, #20]	; (80015dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	4a04      	ldr	r2, [pc, #16]	; (80015dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80015ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015ce:	6093      	str	r3, [r2, #8]
}
 80015d0:	bf00      	nop
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	40007000 	.word	0x40007000

080015e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b088      	sub	sp, #32
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d101      	bne.n	80015f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e2fe      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 0301 	and.w	r3, r3, #1
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d075      	beq.n	80016ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015fe:	4b97      	ldr	r3, [pc, #604]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	f003 030c 	and.w	r3, r3, #12
 8001606:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001608:	4b94      	ldr	r3, [pc, #592]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	f003 0303 	and.w	r3, r3, #3
 8001610:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	2b0c      	cmp	r3, #12
 8001616:	d102      	bne.n	800161e <HAL_RCC_OscConfig+0x3e>
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	2b03      	cmp	r3, #3
 800161c:	d002      	beq.n	8001624 <HAL_RCC_OscConfig+0x44>
 800161e:	69bb      	ldr	r3, [r7, #24]
 8001620:	2b08      	cmp	r3, #8
 8001622:	d10b      	bne.n	800163c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001624:	4b8d      	ldr	r3, [pc, #564]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800162c:	2b00      	cmp	r3, #0
 800162e:	d05b      	beq.n	80016e8 <HAL_RCC_OscConfig+0x108>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d157      	bne.n	80016e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	e2d9      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001644:	d106      	bne.n	8001654 <HAL_RCC_OscConfig+0x74>
 8001646:	4b85      	ldr	r3, [pc, #532]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a84      	ldr	r2, [pc, #528]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 800164c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001650:	6013      	str	r3, [r2, #0]
 8001652:	e01d      	b.n	8001690 <HAL_RCC_OscConfig+0xb0>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800165c:	d10c      	bne.n	8001678 <HAL_RCC_OscConfig+0x98>
 800165e:	4b7f      	ldr	r3, [pc, #508]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a7e      	ldr	r2, [pc, #504]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 8001664:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001668:	6013      	str	r3, [r2, #0]
 800166a:	4b7c      	ldr	r3, [pc, #496]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a7b      	ldr	r2, [pc, #492]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 8001670:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001674:	6013      	str	r3, [r2, #0]
 8001676:	e00b      	b.n	8001690 <HAL_RCC_OscConfig+0xb0>
 8001678:	4b78      	ldr	r3, [pc, #480]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a77      	ldr	r2, [pc, #476]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 800167e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001682:	6013      	str	r3, [r2, #0]
 8001684:	4b75      	ldr	r3, [pc, #468]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a74      	ldr	r2, [pc, #464]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 800168a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800168e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d013      	beq.n	80016c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001698:	f7ff fc38 	bl	8000f0c <HAL_GetTick>
 800169c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016a0:	f7ff fc34 	bl	8000f0c <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b64      	cmp	r3, #100	; 0x64
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e29e      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016b2:	4b6a      	ldr	r3, [pc, #424]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d0f0      	beq.n	80016a0 <HAL_RCC_OscConfig+0xc0>
 80016be:	e014      	b.n	80016ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016c0:	f7ff fc24 	bl	8000f0c <HAL_GetTick>
 80016c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016c6:	e008      	b.n	80016da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016c8:	f7ff fc20 	bl	8000f0c <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	2b64      	cmp	r3, #100	; 0x64
 80016d4:	d901      	bls.n	80016da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80016d6:	2303      	movs	r3, #3
 80016d8:	e28a      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016da:	4b60      	ldr	r3, [pc, #384]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d1f0      	bne.n	80016c8 <HAL_RCC_OscConfig+0xe8>
 80016e6:	e000      	b.n	80016ea <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 0302 	and.w	r3, r3, #2
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d075      	beq.n	80017e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016f6:	4b59      	ldr	r3, [pc, #356]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	f003 030c 	and.w	r3, r3, #12
 80016fe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001700:	4b56      	ldr	r3, [pc, #344]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	f003 0303 	and.w	r3, r3, #3
 8001708:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800170a:	69bb      	ldr	r3, [r7, #24]
 800170c:	2b0c      	cmp	r3, #12
 800170e:	d102      	bne.n	8001716 <HAL_RCC_OscConfig+0x136>
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	2b02      	cmp	r3, #2
 8001714:	d002      	beq.n	800171c <HAL_RCC_OscConfig+0x13c>
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	2b04      	cmp	r3, #4
 800171a:	d11f      	bne.n	800175c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800171c:	4b4f      	ldr	r3, [pc, #316]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001724:	2b00      	cmp	r3, #0
 8001726:	d005      	beq.n	8001734 <HAL_RCC_OscConfig+0x154>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d101      	bne.n	8001734 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e25d      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001734:	4b49      	ldr	r3, [pc, #292]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	691b      	ldr	r3, [r3, #16]
 8001740:	061b      	lsls	r3, r3, #24
 8001742:	4946      	ldr	r1, [pc, #280]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 8001744:	4313      	orrs	r3, r2
 8001746:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001748:	4b45      	ldr	r3, [pc, #276]	; (8001860 <HAL_RCC_OscConfig+0x280>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff fb91 	bl	8000e74 <HAL_InitTick>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d043      	beq.n	80017e0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e249      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d023      	beq.n	80017ac <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001764:	4b3d      	ldr	r3, [pc, #244]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a3c      	ldr	r2, [pc, #240]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 800176a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800176e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001770:	f7ff fbcc 	bl	8000f0c <HAL_GetTick>
 8001774:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001776:	e008      	b.n	800178a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001778:	f7ff fbc8 	bl	8000f0c <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	2b02      	cmp	r3, #2
 8001784:	d901      	bls.n	800178a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e232      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800178a:	4b34      	ldr	r3, [pc, #208]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001792:	2b00      	cmp	r3, #0
 8001794:	d0f0      	beq.n	8001778 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001796:	4b31      	ldr	r3, [pc, #196]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	691b      	ldr	r3, [r3, #16]
 80017a2:	061b      	lsls	r3, r3, #24
 80017a4:	492d      	ldr	r1, [pc, #180]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 80017a6:	4313      	orrs	r3, r2
 80017a8:	604b      	str	r3, [r1, #4]
 80017aa:	e01a      	b.n	80017e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017ac:	4b2b      	ldr	r3, [pc, #172]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a2a      	ldr	r2, [pc, #168]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 80017b2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80017b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017b8:	f7ff fba8 	bl	8000f0c <HAL_GetTick>
 80017bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80017be:	e008      	b.n	80017d2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017c0:	f7ff fba4 	bl	8000f0c <HAL_GetTick>
 80017c4:	4602      	mov	r2, r0
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	d901      	bls.n	80017d2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80017ce:	2303      	movs	r3, #3
 80017d0:	e20e      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80017d2:	4b22      	ldr	r3, [pc, #136]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d1f0      	bne.n	80017c0 <HAL_RCC_OscConfig+0x1e0>
 80017de:	e000      	b.n	80017e2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017e0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0308 	and.w	r3, r3, #8
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d041      	beq.n	8001872 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	695b      	ldr	r3, [r3, #20]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d01c      	beq.n	8001830 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017f6:	4b19      	ldr	r3, [pc, #100]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 80017f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017fc:	4a17      	ldr	r2, [pc, #92]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 80017fe:	f043 0301 	orr.w	r3, r3, #1
 8001802:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001806:	f7ff fb81 	bl	8000f0c <HAL_GetTick>
 800180a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800180c:	e008      	b.n	8001820 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800180e:	f7ff fb7d 	bl	8000f0c <HAL_GetTick>
 8001812:	4602      	mov	r2, r0
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	1ad3      	subs	r3, r2, r3
 8001818:	2b02      	cmp	r3, #2
 800181a:	d901      	bls.n	8001820 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800181c:	2303      	movs	r3, #3
 800181e:	e1e7      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001820:	4b0e      	ldr	r3, [pc, #56]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 8001822:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	2b00      	cmp	r3, #0
 800182c:	d0ef      	beq.n	800180e <HAL_RCC_OscConfig+0x22e>
 800182e:	e020      	b.n	8001872 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001830:	4b0a      	ldr	r3, [pc, #40]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 8001832:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001836:	4a09      	ldr	r2, [pc, #36]	; (800185c <HAL_RCC_OscConfig+0x27c>)
 8001838:	f023 0301 	bic.w	r3, r3, #1
 800183c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001840:	f7ff fb64 	bl	8000f0c <HAL_GetTick>
 8001844:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001846:	e00d      	b.n	8001864 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001848:	f7ff fb60 	bl	8000f0c <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	2b02      	cmp	r3, #2
 8001854:	d906      	bls.n	8001864 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e1ca      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>
 800185a:	bf00      	nop
 800185c:	40021000 	.word	0x40021000
 8001860:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001864:	4b8c      	ldr	r3, [pc, #560]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 8001866:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800186a:	f003 0302 	and.w	r3, r3, #2
 800186e:	2b00      	cmp	r3, #0
 8001870:	d1ea      	bne.n	8001848 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f003 0304 	and.w	r3, r3, #4
 800187a:	2b00      	cmp	r3, #0
 800187c:	f000 80a6 	beq.w	80019cc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001880:	2300      	movs	r3, #0
 8001882:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001884:	4b84      	ldr	r3, [pc, #528]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 8001886:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001888:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800188c:	2b00      	cmp	r3, #0
 800188e:	d101      	bne.n	8001894 <HAL_RCC_OscConfig+0x2b4>
 8001890:	2301      	movs	r3, #1
 8001892:	e000      	b.n	8001896 <HAL_RCC_OscConfig+0x2b6>
 8001894:	2300      	movs	r3, #0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d00d      	beq.n	80018b6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800189a:	4b7f      	ldr	r3, [pc, #508]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 800189c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800189e:	4a7e      	ldr	r2, [pc, #504]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 80018a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018a4:	6593      	str	r3, [r2, #88]	; 0x58
 80018a6:	4b7c      	ldr	r3, [pc, #496]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 80018a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80018b2:	2301      	movs	r3, #1
 80018b4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018b6:	4b79      	ldr	r3, [pc, #484]	; (8001a9c <HAL_RCC_OscConfig+0x4bc>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d118      	bne.n	80018f4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80018c2:	4b76      	ldr	r3, [pc, #472]	; (8001a9c <HAL_RCC_OscConfig+0x4bc>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a75      	ldr	r2, [pc, #468]	; (8001a9c <HAL_RCC_OscConfig+0x4bc>)
 80018c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018ce:	f7ff fb1d 	bl	8000f0c <HAL_GetTick>
 80018d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018d4:	e008      	b.n	80018e8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018d6:	f7ff fb19 	bl	8000f0c <HAL_GetTick>
 80018da:	4602      	mov	r2, r0
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	2b02      	cmp	r3, #2
 80018e2:	d901      	bls.n	80018e8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80018e4:	2303      	movs	r3, #3
 80018e6:	e183      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018e8:	4b6c      	ldr	r3, [pc, #432]	; (8001a9c <HAL_RCC_OscConfig+0x4bc>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d0f0      	beq.n	80018d6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d108      	bne.n	800190e <HAL_RCC_OscConfig+0x32e>
 80018fc:	4b66      	ldr	r3, [pc, #408]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 80018fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001902:	4a65      	ldr	r2, [pc, #404]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800190c:	e024      	b.n	8001958 <HAL_RCC_OscConfig+0x378>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	2b05      	cmp	r3, #5
 8001914:	d110      	bne.n	8001938 <HAL_RCC_OscConfig+0x358>
 8001916:	4b60      	ldr	r3, [pc, #384]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 8001918:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800191c:	4a5e      	ldr	r2, [pc, #376]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 800191e:	f043 0304 	orr.w	r3, r3, #4
 8001922:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001926:	4b5c      	ldr	r3, [pc, #368]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 8001928:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800192c:	4a5a      	ldr	r2, [pc, #360]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 800192e:	f043 0301 	orr.w	r3, r3, #1
 8001932:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001936:	e00f      	b.n	8001958 <HAL_RCC_OscConfig+0x378>
 8001938:	4b57      	ldr	r3, [pc, #348]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 800193a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800193e:	4a56      	ldr	r2, [pc, #344]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 8001940:	f023 0301 	bic.w	r3, r3, #1
 8001944:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001948:	4b53      	ldr	r3, [pc, #332]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 800194a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800194e:	4a52      	ldr	r2, [pc, #328]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 8001950:	f023 0304 	bic.w	r3, r3, #4
 8001954:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d016      	beq.n	800198e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001960:	f7ff fad4 	bl	8000f0c <HAL_GetTick>
 8001964:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001966:	e00a      	b.n	800197e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001968:	f7ff fad0 	bl	8000f0c <HAL_GetTick>
 800196c:	4602      	mov	r2, r0
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	f241 3288 	movw	r2, #5000	; 0x1388
 8001976:	4293      	cmp	r3, r2
 8001978:	d901      	bls.n	800197e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e138      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800197e:	4b46      	ldr	r3, [pc, #280]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 8001980:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001984:	f003 0302 	and.w	r3, r3, #2
 8001988:	2b00      	cmp	r3, #0
 800198a:	d0ed      	beq.n	8001968 <HAL_RCC_OscConfig+0x388>
 800198c:	e015      	b.n	80019ba <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800198e:	f7ff fabd 	bl	8000f0c <HAL_GetTick>
 8001992:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001994:	e00a      	b.n	80019ac <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001996:	f7ff fab9 	bl	8000f0c <HAL_GetTick>
 800199a:	4602      	mov	r2, r0
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e121      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80019ac:	4b3a      	ldr	r3, [pc, #232]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 80019ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019b2:	f003 0302 	and.w	r3, r3, #2
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d1ed      	bne.n	8001996 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80019ba:	7ffb      	ldrb	r3, [r7, #31]
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d105      	bne.n	80019cc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019c0:	4b35      	ldr	r3, [pc, #212]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 80019c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019c4:	4a34      	ldr	r2, [pc, #208]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 80019c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019ca:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 0320 	and.w	r3, r3, #32
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d03c      	beq.n	8001a52 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	699b      	ldr	r3, [r3, #24]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d01c      	beq.n	8001a1a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80019e0:	4b2d      	ldr	r3, [pc, #180]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 80019e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80019e6:	4a2c      	ldr	r2, [pc, #176]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 80019e8:	f043 0301 	orr.w	r3, r3, #1
 80019ec:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019f0:	f7ff fa8c 	bl	8000f0c <HAL_GetTick>
 80019f4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80019f6:	e008      	b.n	8001a0a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80019f8:	f7ff fa88 	bl	8000f0c <HAL_GetTick>
 80019fc:	4602      	mov	r2, r0
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	2b02      	cmp	r3, #2
 8001a04:	d901      	bls.n	8001a0a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001a06:	2303      	movs	r3, #3
 8001a08:	e0f2      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001a0a:	4b23      	ldr	r3, [pc, #140]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 8001a0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001a10:	f003 0302 	and.w	r3, r3, #2
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d0ef      	beq.n	80019f8 <HAL_RCC_OscConfig+0x418>
 8001a18:	e01b      	b.n	8001a52 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001a1a:	4b1f      	ldr	r3, [pc, #124]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 8001a1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001a20:	4a1d      	ldr	r2, [pc, #116]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 8001a22:	f023 0301 	bic.w	r3, r3, #1
 8001a26:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a2a:	f7ff fa6f 	bl	8000f0c <HAL_GetTick>
 8001a2e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001a30:	e008      	b.n	8001a44 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a32:	f7ff fa6b 	bl	8000f0c <HAL_GetTick>
 8001a36:	4602      	mov	r2, r0
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	d901      	bls.n	8001a44 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001a40:	2303      	movs	r3, #3
 8001a42:	e0d5      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001a44:	4b14      	ldr	r3, [pc, #80]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 8001a46:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001a4a:	f003 0302 	and.w	r3, r3, #2
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d1ef      	bne.n	8001a32 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	69db      	ldr	r3, [r3, #28]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	f000 80c9 	beq.w	8001bee <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a5c:	4b0e      	ldr	r3, [pc, #56]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	f003 030c 	and.w	r3, r3, #12
 8001a64:	2b0c      	cmp	r3, #12
 8001a66:	f000 8083 	beq.w	8001b70 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	69db      	ldr	r3, [r3, #28]
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d15e      	bne.n	8001b30 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a72:	4b09      	ldr	r3, [pc, #36]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a08      	ldr	r2, [pc, #32]	; (8001a98 <HAL_RCC_OscConfig+0x4b8>)
 8001a78:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a7e:	f7ff fa45 	bl	8000f0c <HAL_GetTick>
 8001a82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a84:	e00c      	b.n	8001aa0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a86:	f7ff fa41 	bl	8000f0c <HAL_GetTick>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d905      	bls.n	8001aa0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	e0ab      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>
 8001a98:	40021000 	.word	0x40021000
 8001a9c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001aa0:	4b55      	ldr	r3, [pc, #340]	; (8001bf8 <HAL_RCC_OscConfig+0x618>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d1ec      	bne.n	8001a86 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001aac:	4b52      	ldr	r3, [pc, #328]	; (8001bf8 <HAL_RCC_OscConfig+0x618>)
 8001aae:	68da      	ldr	r2, [r3, #12]
 8001ab0:	4b52      	ldr	r3, [pc, #328]	; (8001bfc <HAL_RCC_OscConfig+0x61c>)
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	687a      	ldr	r2, [r7, #4]
 8001ab6:	6a11      	ldr	r1, [r2, #32]
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001abc:	3a01      	subs	r2, #1
 8001abe:	0112      	lsls	r2, r2, #4
 8001ac0:	4311      	orrs	r1, r2
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001ac6:	0212      	lsls	r2, r2, #8
 8001ac8:	4311      	orrs	r1, r2
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001ace:	0852      	lsrs	r2, r2, #1
 8001ad0:	3a01      	subs	r2, #1
 8001ad2:	0552      	lsls	r2, r2, #21
 8001ad4:	4311      	orrs	r1, r2
 8001ad6:	687a      	ldr	r2, [r7, #4]
 8001ad8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001ada:	0852      	lsrs	r2, r2, #1
 8001adc:	3a01      	subs	r2, #1
 8001ade:	0652      	lsls	r2, r2, #25
 8001ae0:	4311      	orrs	r1, r2
 8001ae2:	687a      	ldr	r2, [r7, #4]
 8001ae4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001ae6:	06d2      	lsls	r2, r2, #27
 8001ae8:	430a      	orrs	r2, r1
 8001aea:	4943      	ldr	r1, [pc, #268]	; (8001bf8 <HAL_RCC_OscConfig+0x618>)
 8001aec:	4313      	orrs	r3, r2
 8001aee:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001af0:	4b41      	ldr	r3, [pc, #260]	; (8001bf8 <HAL_RCC_OscConfig+0x618>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a40      	ldr	r2, [pc, #256]	; (8001bf8 <HAL_RCC_OscConfig+0x618>)
 8001af6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001afa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001afc:	4b3e      	ldr	r3, [pc, #248]	; (8001bf8 <HAL_RCC_OscConfig+0x618>)
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	4a3d      	ldr	r2, [pc, #244]	; (8001bf8 <HAL_RCC_OscConfig+0x618>)
 8001b02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b06:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b08:	f7ff fa00 	bl	8000f0c <HAL_GetTick>
 8001b0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b0e:	e008      	b.n	8001b22 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b10:	f7ff f9fc 	bl	8000f0c <HAL_GetTick>
 8001b14:	4602      	mov	r2, r0
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	d901      	bls.n	8001b22 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	e066      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b22:	4b35      	ldr	r3, [pc, #212]	; (8001bf8 <HAL_RCC_OscConfig+0x618>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d0f0      	beq.n	8001b10 <HAL_RCC_OscConfig+0x530>
 8001b2e:	e05e      	b.n	8001bee <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b30:	4b31      	ldr	r3, [pc, #196]	; (8001bf8 <HAL_RCC_OscConfig+0x618>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a30      	ldr	r2, [pc, #192]	; (8001bf8 <HAL_RCC_OscConfig+0x618>)
 8001b36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b3c:	f7ff f9e6 	bl	8000f0c <HAL_GetTick>
 8001b40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b42:	e008      	b.n	8001b56 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b44:	f7ff f9e2 	bl	8000f0c <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e04c      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b56:	4b28      	ldr	r3, [pc, #160]	; (8001bf8 <HAL_RCC_OscConfig+0x618>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d1f0      	bne.n	8001b44 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001b62:	4b25      	ldr	r3, [pc, #148]	; (8001bf8 <HAL_RCC_OscConfig+0x618>)
 8001b64:	68da      	ldr	r2, [r3, #12]
 8001b66:	4924      	ldr	r1, [pc, #144]	; (8001bf8 <HAL_RCC_OscConfig+0x618>)
 8001b68:	4b25      	ldr	r3, [pc, #148]	; (8001c00 <HAL_RCC_OscConfig+0x620>)
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	60cb      	str	r3, [r1, #12]
 8001b6e:	e03e      	b.n	8001bee <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	69db      	ldr	r3, [r3, #28]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d101      	bne.n	8001b7c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e039      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001b7c:	4b1e      	ldr	r3, [pc, #120]	; (8001bf8 <HAL_RCC_OscConfig+0x618>)
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	f003 0203 	and.w	r2, r3, #3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a1b      	ldr	r3, [r3, #32]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d12c      	bne.n	8001bea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b9a:	3b01      	subs	r3, #1
 8001b9c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	d123      	bne.n	8001bea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bac:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001bae:	429a      	cmp	r2, r3
 8001bb0:	d11b      	bne.n	8001bea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bbc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d113      	bne.n	8001bea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bcc:	085b      	lsrs	r3, r3, #1
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d109      	bne.n	8001bea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001be0:	085b      	lsrs	r3, r3, #1
 8001be2:	3b01      	subs	r3, #1
 8001be4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d001      	beq.n	8001bee <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001bea:	2301      	movs	r3, #1
 8001bec:	e000      	b.n	8001bf0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001bee:	2300      	movs	r3, #0
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3720      	adds	r7, #32
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	40021000 	.word	0x40021000
 8001bfc:	019f800c 	.word	0x019f800c
 8001c00:	feeefffc 	.word	0xfeeefffc

08001c04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b086      	sub	sp, #24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d101      	bne.n	8001c1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e11e      	b.n	8001e5a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c1c:	4b91      	ldr	r3, [pc, #580]	; (8001e64 <HAL_RCC_ClockConfig+0x260>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 030f 	and.w	r3, r3, #15
 8001c24:	683a      	ldr	r2, [r7, #0]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d910      	bls.n	8001c4c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c2a:	4b8e      	ldr	r3, [pc, #568]	; (8001e64 <HAL_RCC_ClockConfig+0x260>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f023 020f 	bic.w	r2, r3, #15
 8001c32:	498c      	ldr	r1, [pc, #560]	; (8001e64 <HAL_RCC_ClockConfig+0x260>)
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c3a:	4b8a      	ldr	r3, [pc, #552]	; (8001e64 <HAL_RCC_ClockConfig+0x260>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 030f 	and.w	r3, r3, #15
 8001c42:	683a      	ldr	r2, [r7, #0]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d001      	beq.n	8001c4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e106      	b.n	8001e5a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0301 	and.w	r3, r3, #1
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d073      	beq.n	8001d40 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	2b03      	cmp	r3, #3
 8001c5e:	d129      	bne.n	8001cb4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c60:	4b81      	ldr	r3, [pc, #516]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d101      	bne.n	8001c70 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e0f4      	b.n	8001e5a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001c70:	f000 f99e 	bl	8001fb0 <RCC_GetSysClockFreqFromPLLSource>
 8001c74:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	4a7c      	ldr	r2, [pc, #496]	; (8001e6c <HAL_RCC_ClockConfig+0x268>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d93f      	bls.n	8001cfe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001c7e:	4b7a      	ldr	r3, [pc, #488]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d009      	beq.n	8001c9e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d033      	beq.n	8001cfe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d12f      	bne.n	8001cfe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001c9e:	4b72      	ldr	r3, [pc, #456]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001ca6:	4a70      	ldr	r2, [pc, #448]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001ca8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001cae:	2380      	movs	r3, #128	; 0x80
 8001cb0:	617b      	str	r3, [r7, #20]
 8001cb2:	e024      	b.n	8001cfe <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d107      	bne.n	8001ccc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cbc:	4b6a      	ldr	r3, [pc, #424]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d109      	bne.n	8001cdc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e0c6      	b.n	8001e5a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ccc:	4b66      	ldr	r3, [pc, #408]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d101      	bne.n	8001cdc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e0be      	b.n	8001e5a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001cdc:	f000 f8ce 	bl	8001e7c <HAL_RCC_GetSysClockFreq>
 8001ce0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	4a61      	ldr	r2, [pc, #388]	; (8001e6c <HAL_RCC_ClockConfig+0x268>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d909      	bls.n	8001cfe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001cea:	4b5f      	ldr	r3, [pc, #380]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001cf2:	4a5d      	ldr	r2, [pc, #372]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001cf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cf8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001cfa:	2380      	movs	r3, #128	; 0x80
 8001cfc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001cfe:	4b5a      	ldr	r3, [pc, #360]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	f023 0203 	bic.w	r2, r3, #3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	4957      	ldr	r1, [pc, #348]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d10:	f7ff f8fc 	bl	8000f0c <HAL_GetTick>
 8001d14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d16:	e00a      	b.n	8001d2e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d18:	f7ff f8f8 	bl	8000f0c <HAL_GetTick>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e095      	b.n	8001e5a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d2e:	4b4e      	ldr	r3, [pc, #312]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	f003 020c 	and.w	r2, r3, #12
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	009b      	lsls	r3, r3, #2
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d1eb      	bne.n	8001d18 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0302 	and.w	r3, r3, #2
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d023      	beq.n	8001d94 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 0304 	and.w	r3, r3, #4
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d005      	beq.n	8001d64 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d58:	4b43      	ldr	r3, [pc, #268]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	4a42      	ldr	r2, [pc, #264]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001d5e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001d62:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 0308 	and.w	r3, r3, #8
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d007      	beq.n	8001d80 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001d70:	4b3d      	ldr	r3, [pc, #244]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8001d78:	4a3b      	ldr	r2, [pc, #236]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001d7a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001d7e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d80:	4b39      	ldr	r3, [pc, #228]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	4936      	ldr	r1, [pc, #216]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	608b      	str	r3, [r1, #8]
 8001d92:	e008      	b.n	8001da6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	2b80      	cmp	r3, #128	; 0x80
 8001d98:	d105      	bne.n	8001da6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001d9a:	4b33      	ldr	r3, [pc, #204]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	4a32      	ldr	r2, [pc, #200]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001da0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001da4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001da6:	4b2f      	ldr	r3, [pc, #188]	; (8001e64 <HAL_RCC_ClockConfig+0x260>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 030f 	and.w	r3, r3, #15
 8001dae:	683a      	ldr	r2, [r7, #0]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d21d      	bcs.n	8001df0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001db4:	4b2b      	ldr	r3, [pc, #172]	; (8001e64 <HAL_RCC_ClockConfig+0x260>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f023 020f 	bic.w	r2, r3, #15
 8001dbc:	4929      	ldr	r1, [pc, #164]	; (8001e64 <HAL_RCC_ClockConfig+0x260>)
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001dc4:	f7ff f8a2 	bl	8000f0c <HAL_GetTick>
 8001dc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dca:	e00a      	b.n	8001de2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dcc:	f7ff f89e 	bl	8000f0c <HAL_GetTick>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d901      	bls.n	8001de2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e03b      	b.n	8001e5a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001de2:	4b20      	ldr	r3, [pc, #128]	; (8001e64 <HAL_RCC_ClockConfig+0x260>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f003 030f 	and.w	r3, r3, #15
 8001dea:	683a      	ldr	r2, [r7, #0]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d1ed      	bne.n	8001dcc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 0304 	and.w	r3, r3, #4
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d008      	beq.n	8001e0e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dfc:	4b1a      	ldr	r3, [pc, #104]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	4917      	ldr	r1, [pc, #92]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0308 	and.w	r3, r3, #8
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d009      	beq.n	8001e2e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e1a:	4b13      	ldr	r3, [pc, #76]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	691b      	ldr	r3, [r3, #16]
 8001e26:	00db      	lsls	r3, r3, #3
 8001e28:	490f      	ldr	r1, [pc, #60]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e2e:	f000 f825 	bl	8001e7c <HAL_RCC_GetSysClockFreq>
 8001e32:	4602      	mov	r2, r0
 8001e34:	4b0c      	ldr	r3, [pc, #48]	; (8001e68 <HAL_RCC_ClockConfig+0x264>)
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	091b      	lsrs	r3, r3, #4
 8001e3a:	f003 030f 	and.w	r3, r3, #15
 8001e3e:	490c      	ldr	r1, [pc, #48]	; (8001e70 <HAL_RCC_ClockConfig+0x26c>)
 8001e40:	5ccb      	ldrb	r3, [r1, r3]
 8001e42:	f003 031f 	and.w	r3, r3, #31
 8001e46:	fa22 f303 	lsr.w	r3, r2, r3
 8001e4a:	4a0a      	ldr	r2, [pc, #40]	; (8001e74 <HAL_RCC_ClockConfig+0x270>)
 8001e4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001e4e:	4b0a      	ldr	r3, [pc, #40]	; (8001e78 <HAL_RCC_ClockConfig+0x274>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7ff f80e 	bl	8000e74 <HAL_InitTick>
 8001e58:	4603      	mov	r3, r0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3718      	adds	r7, #24
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40022000 	.word	0x40022000
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	04c4b400 	.word	0x04c4b400
 8001e70:	08005554 	.word	0x08005554
 8001e74:	20000000 	.word	0x20000000
 8001e78:	20000004 	.word	0x20000004

08001e7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b087      	sub	sp, #28
 8001e80:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001e82:	4b2c      	ldr	r3, [pc, #176]	; (8001f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	f003 030c 	and.w	r3, r3, #12
 8001e8a:	2b04      	cmp	r3, #4
 8001e8c:	d102      	bne.n	8001e94 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001e8e:	4b2a      	ldr	r3, [pc, #168]	; (8001f38 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e90:	613b      	str	r3, [r7, #16]
 8001e92:	e047      	b.n	8001f24 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001e94:	4b27      	ldr	r3, [pc, #156]	; (8001f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f003 030c 	and.w	r3, r3, #12
 8001e9c:	2b08      	cmp	r3, #8
 8001e9e:	d102      	bne.n	8001ea6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001ea0:	4b26      	ldr	r3, [pc, #152]	; (8001f3c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001ea2:	613b      	str	r3, [r7, #16]
 8001ea4:	e03e      	b.n	8001f24 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001ea6:	4b23      	ldr	r3, [pc, #140]	; (8001f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	f003 030c 	and.w	r3, r3, #12
 8001eae:	2b0c      	cmp	r3, #12
 8001eb0:	d136      	bne.n	8001f20 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001eb2:	4b20      	ldr	r3, [pc, #128]	; (8001f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001eb4:	68db      	ldr	r3, [r3, #12]
 8001eb6:	f003 0303 	and.w	r3, r3, #3
 8001eba:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ebc:	4b1d      	ldr	r3, [pc, #116]	; (8001f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	091b      	lsrs	r3, r3, #4
 8001ec2:	f003 030f 	and.w	r3, r3, #15
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2b03      	cmp	r3, #3
 8001ece:	d10c      	bne.n	8001eea <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ed0:	4a1a      	ldr	r2, [pc, #104]	; (8001f3c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ed8:	4a16      	ldr	r2, [pc, #88]	; (8001f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001eda:	68d2      	ldr	r2, [r2, #12]
 8001edc:	0a12      	lsrs	r2, r2, #8
 8001ede:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001ee2:	fb02 f303 	mul.w	r3, r2, r3
 8001ee6:	617b      	str	r3, [r7, #20]
      break;
 8001ee8:	e00c      	b.n	8001f04 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001eea:	4a13      	ldr	r2, [pc, #76]	; (8001f38 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef2:	4a10      	ldr	r2, [pc, #64]	; (8001f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ef4:	68d2      	ldr	r2, [r2, #12]
 8001ef6:	0a12      	lsrs	r2, r2, #8
 8001ef8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001efc:	fb02 f303 	mul.w	r3, r2, r3
 8001f00:	617b      	str	r3, [r7, #20]
      break;
 8001f02:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001f04:	4b0b      	ldr	r3, [pc, #44]	; (8001f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	0e5b      	lsrs	r3, r3, #25
 8001f0a:	f003 0303 	and.w	r3, r3, #3
 8001f0e:	3301      	adds	r3, #1
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001f14:	697a      	ldr	r2, [r7, #20]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f1c:	613b      	str	r3, [r7, #16]
 8001f1e:	e001      	b.n	8001f24 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001f20:	2300      	movs	r3, #0
 8001f22:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001f24:	693b      	ldr	r3, [r7, #16]
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	371c      	adds	r7, #28
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	40021000 	.word	0x40021000
 8001f38:	00f42400 	.word	0x00f42400
 8001f3c:	007a1200 	.word	0x007a1200

08001f40 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f44:	4b03      	ldr	r3, [pc, #12]	; (8001f54 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f46:	681b      	ldr	r3, [r3, #0]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	20000000 	.word	0x20000000

08001f58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001f5c:	f7ff fff0 	bl	8001f40 <HAL_RCC_GetHCLKFreq>
 8001f60:	4602      	mov	r2, r0
 8001f62:	4b06      	ldr	r3, [pc, #24]	; (8001f7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	0a1b      	lsrs	r3, r3, #8
 8001f68:	f003 0307 	and.w	r3, r3, #7
 8001f6c:	4904      	ldr	r1, [pc, #16]	; (8001f80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f6e:	5ccb      	ldrb	r3, [r1, r3]
 8001f70:	f003 031f 	and.w	r3, r3, #31
 8001f74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	08005564 	.word	0x08005564

08001f84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001f88:	f7ff ffda 	bl	8001f40 <HAL_RCC_GetHCLKFreq>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	0adb      	lsrs	r3, r3, #11
 8001f94:	f003 0307 	and.w	r3, r3, #7
 8001f98:	4904      	ldr	r1, [pc, #16]	; (8001fac <HAL_RCC_GetPCLK2Freq+0x28>)
 8001f9a:	5ccb      	ldrb	r3, [r1, r3]
 8001f9c:	f003 031f 	and.w	r3, r3, #31
 8001fa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	08005564 	.word	0x08005564

08001fb0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b087      	sub	sp, #28
 8001fb4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001fb6:	4b1e      	ldr	r3, [pc, #120]	; (8002030 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	f003 0303 	and.w	r3, r3, #3
 8001fbe:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001fc0:	4b1b      	ldr	r3, [pc, #108]	; (8002030 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	091b      	lsrs	r3, r3, #4
 8001fc6:	f003 030f 	and.w	r3, r3, #15
 8001fca:	3301      	adds	r3, #1
 8001fcc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	2b03      	cmp	r3, #3
 8001fd2:	d10c      	bne.n	8001fee <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001fd4:	4a17      	ldr	r2, [pc, #92]	; (8002034 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fdc:	4a14      	ldr	r2, [pc, #80]	; (8002030 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001fde:	68d2      	ldr	r2, [r2, #12]
 8001fe0:	0a12      	lsrs	r2, r2, #8
 8001fe2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001fe6:	fb02 f303 	mul.w	r3, r2, r3
 8001fea:	617b      	str	r3, [r7, #20]
    break;
 8001fec:	e00c      	b.n	8002008 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001fee:	4a12      	ldr	r2, [pc, #72]	; (8002038 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ff6:	4a0e      	ldr	r2, [pc, #56]	; (8002030 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ff8:	68d2      	ldr	r2, [r2, #12]
 8001ffa:	0a12      	lsrs	r2, r2, #8
 8001ffc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002000:	fb02 f303 	mul.w	r3, r2, r3
 8002004:	617b      	str	r3, [r7, #20]
    break;
 8002006:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002008:	4b09      	ldr	r3, [pc, #36]	; (8002030 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	0e5b      	lsrs	r3, r3, #25
 800200e:	f003 0303 	and.w	r3, r3, #3
 8002012:	3301      	adds	r3, #1
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002018:	697a      	ldr	r2, [r7, #20]
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002020:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002022:	687b      	ldr	r3, [r7, #4]
}
 8002024:	4618      	mov	r0, r3
 8002026:	371c      	adds	r7, #28
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr
 8002030:	40021000 	.word	0x40021000
 8002034:	007a1200 	.word	0x007a1200
 8002038:	00f42400 	.word	0x00f42400

0800203c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b086      	sub	sp, #24
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002044:	2300      	movs	r3, #0
 8002046:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002048:	2300      	movs	r3, #0
 800204a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002054:	2b00      	cmp	r3, #0
 8002056:	f000 8098 	beq.w	800218a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800205a:	2300      	movs	r3, #0
 800205c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800205e:	4b43      	ldr	r3, [pc, #268]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d10d      	bne.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800206a:	4b40      	ldr	r3, [pc, #256]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800206c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800206e:	4a3f      	ldr	r2, [pc, #252]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002070:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002074:	6593      	str	r3, [r2, #88]	; 0x58
 8002076:	4b3d      	ldr	r3, [pc, #244]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800207a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800207e:	60bb      	str	r3, [r7, #8]
 8002080:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002082:	2301      	movs	r3, #1
 8002084:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002086:	4b3a      	ldr	r3, [pc, #232]	; (8002170 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a39      	ldr	r2, [pc, #228]	; (8002170 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800208c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002090:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002092:	f7fe ff3b 	bl	8000f0c <HAL_GetTick>
 8002096:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002098:	e009      	b.n	80020ae <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800209a:	f7fe ff37 	bl	8000f0c <HAL_GetTick>
 800209e:	4602      	mov	r2, r0
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	1ad3      	subs	r3, r2, r3
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d902      	bls.n	80020ae <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	74fb      	strb	r3, [r7, #19]
        break;
 80020ac:	e005      	b.n	80020ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80020ae:	4b30      	ldr	r3, [pc, #192]	; (8002170 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d0ef      	beq.n	800209a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80020ba:	7cfb      	ldrb	r3, [r7, #19]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d159      	bne.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80020c0:	4b2a      	ldr	r3, [pc, #168]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020ca:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d01e      	beq.n	8002110 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d6:	697a      	ldr	r2, [r7, #20]
 80020d8:	429a      	cmp	r2, r3
 80020da:	d019      	beq.n	8002110 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80020dc:	4b23      	ldr	r3, [pc, #140]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80020e8:	4b20      	ldr	r3, [pc, #128]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020ee:	4a1f      	ldr	r2, [pc, #124]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020f8:	4b1c      	ldr	r3, [pc, #112]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020fe:	4a1b      	ldr	r2, [pc, #108]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002100:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002104:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002108:	4a18      	ldr	r2, [pc, #96]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	2b00      	cmp	r3, #0
 8002118:	d016      	beq.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800211a:	f7fe fef7 	bl	8000f0c <HAL_GetTick>
 800211e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002120:	e00b      	b.n	800213a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002122:	f7fe fef3 	bl	8000f0c <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002130:	4293      	cmp	r3, r2
 8002132:	d902      	bls.n	800213a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002134:	2303      	movs	r3, #3
 8002136:	74fb      	strb	r3, [r7, #19]
            break;
 8002138:	e006      	b.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800213a:	4b0c      	ldr	r3, [pc, #48]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800213c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002140:	f003 0302 	and.w	r3, r3, #2
 8002144:	2b00      	cmp	r3, #0
 8002146:	d0ec      	beq.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002148:	7cfb      	ldrb	r3, [r7, #19]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d10b      	bne.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800214e:	4b07      	ldr	r3, [pc, #28]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002150:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002154:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215c:	4903      	ldr	r1, [pc, #12]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800215e:	4313      	orrs	r3, r2
 8002160:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002164:	e008      	b.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002166:	7cfb      	ldrb	r3, [r7, #19]
 8002168:	74bb      	strb	r3, [r7, #18]
 800216a:	e005      	b.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800216c:	40021000 	.word	0x40021000
 8002170:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002174:	7cfb      	ldrb	r3, [r7, #19]
 8002176:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002178:	7c7b      	ldrb	r3, [r7, #17]
 800217a:	2b01      	cmp	r3, #1
 800217c:	d105      	bne.n	800218a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800217e:	4ba6      	ldr	r3, [pc, #664]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002182:	4aa5      	ldr	r2, [pc, #660]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002184:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002188:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0301 	and.w	r3, r3, #1
 8002192:	2b00      	cmp	r3, #0
 8002194:	d00a      	beq.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002196:	4ba0      	ldr	r3, [pc, #640]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002198:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800219c:	f023 0203 	bic.w	r2, r3, #3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	499c      	ldr	r1, [pc, #624]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021a6:	4313      	orrs	r3, r2
 80021a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0302 	and.w	r3, r3, #2
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d00a      	beq.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021b8:	4b97      	ldr	r3, [pc, #604]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021be:	f023 020c 	bic.w	r2, r3, #12
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	4994      	ldr	r1, [pc, #592]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021c8:	4313      	orrs	r3, r2
 80021ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0304 	and.w	r3, r3, #4
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d00a      	beq.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80021da:	4b8f      	ldr	r3, [pc, #572]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021e0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	498b      	ldr	r1, [pc, #556]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021ea:	4313      	orrs	r3, r2
 80021ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0308 	and.w	r3, r3, #8
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d00a      	beq.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021fc:	4b86      	ldr	r3, [pc, #536]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002202:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	691b      	ldr	r3, [r3, #16]
 800220a:	4983      	ldr	r1, [pc, #524]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800220c:	4313      	orrs	r3, r2
 800220e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0320 	and.w	r3, r3, #32
 800221a:	2b00      	cmp	r3, #0
 800221c:	d00a      	beq.n	8002234 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800221e:	4b7e      	ldr	r3, [pc, #504]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002224:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	695b      	ldr	r3, [r3, #20]
 800222c:	497a      	ldr	r1, [pc, #488]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800222e:	4313      	orrs	r3, r2
 8002230:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800223c:	2b00      	cmp	r3, #0
 800223e:	d00a      	beq.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002240:	4b75      	ldr	r3, [pc, #468]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002246:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	699b      	ldr	r3, [r3, #24]
 800224e:	4972      	ldr	r1, [pc, #456]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002250:	4313      	orrs	r3, r2
 8002252:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800225e:	2b00      	cmp	r3, #0
 8002260:	d00a      	beq.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002262:	4b6d      	ldr	r3, [pc, #436]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002264:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002268:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	69db      	ldr	r3, [r3, #28]
 8002270:	4969      	ldr	r1, [pc, #420]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002272:	4313      	orrs	r3, r2
 8002274:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002280:	2b00      	cmp	r3, #0
 8002282:	d00a      	beq.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002284:	4b64      	ldr	r3, [pc, #400]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800228a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a1b      	ldr	r3, [r3, #32]
 8002292:	4961      	ldr	r1, [pc, #388]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002294:	4313      	orrs	r3, r2
 8002296:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d00a      	beq.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80022a6:	4b5c      	ldr	r3, [pc, #368]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ac:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b4:	4958      	ldr	r1, [pc, #352]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022b6:	4313      	orrs	r3, r2
 80022b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d015      	beq.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80022c8:	4b53      	ldr	r3, [pc, #332]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ce:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d6:	4950      	ldr	r1, [pc, #320]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022d8:	4313      	orrs	r3, r2
 80022da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80022e6:	d105      	bne.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022e8:	4b4b      	ldr	r3, [pc, #300]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	4a4a      	ldr	r2, [pc, #296]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80022f2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d015      	beq.n	800232c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002300:	4b45      	ldr	r3, [pc, #276]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002302:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002306:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800230e:	4942      	ldr	r1, [pc, #264]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002310:	4313      	orrs	r3, r2
 8002312:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800231a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800231e:	d105      	bne.n	800232c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002320:	4b3d      	ldr	r3, [pc, #244]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	4a3c      	ldr	r2, [pc, #240]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002326:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800232a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002334:	2b00      	cmp	r3, #0
 8002336:	d015      	beq.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002338:	4b37      	ldr	r3, [pc, #220]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800233a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800233e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002346:	4934      	ldr	r1, [pc, #208]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002348:	4313      	orrs	r3, r2
 800234a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002352:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002356:	d105      	bne.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002358:	4b2f      	ldr	r3, [pc, #188]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	4a2e      	ldr	r2, [pc, #184]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800235e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002362:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d015      	beq.n	800239c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002370:	4b29      	ldr	r3, [pc, #164]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002372:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002376:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800237e:	4926      	ldr	r1, [pc, #152]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002380:	4313      	orrs	r3, r2
 8002382:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800238a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800238e:	d105      	bne.n	800239c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002390:	4b21      	ldr	r3, [pc, #132]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	4a20      	ldr	r2, [pc, #128]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002396:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800239a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d015      	beq.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80023a8:	4b1b      	ldr	r3, [pc, #108]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023ae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023b6:	4918      	ldr	r1, [pc, #96]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023b8:	4313      	orrs	r3, r2
 80023ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80023c6:	d105      	bne.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023c8:	4b13      	ldr	r3, [pc, #76]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	4a12      	ldr	r2, [pc, #72]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80023d2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d015      	beq.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80023e0:	4b0d      	ldr	r3, [pc, #52]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023e6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ee:	490a      	ldr	r1, [pc, #40]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80023fe:	d105      	bne.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002400:	4b05      	ldr	r3, [pc, #20]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	4a04      	ldr	r2, [pc, #16]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002406:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800240a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800240c:	7cbb      	ldrb	r3, [r7, #18]
}
 800240e:	4618      	mov	r0, r3
 8002410:	3718      	adds	r7, #24
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	40021000 	.word	0x40021000

0800241c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d101      	bne.n	800242e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e049      	b.n	80024c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002434:	b2db      	uxtb	r3, r3
 8002436:	2b00      	cmp	r3, #0
 8002438:	d106      	bne.n	8002448 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2200      	movs	r2, #0
 800243e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f7fe fb46 	bl	8000ad4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2202      	movs	r2, #2
 800244c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3304      	adds	r3, #4
 8002458:	4619      	mov	r1, r3
 800245a:	4610      	mov	r0, r2
 800245c:	f000 fe62 	bl	8003124 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2201      	movs	r2, #1
 8002464:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2201      	movs	r2, #1
 800246c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2201      	movs	r2, #1
 8002474:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2201      	movs	r2, #1
 800247c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2201      	movs	r2, #1
 8002484:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2201      	movs	r2, #1
 800248c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2201      	movs	r2, #1
 8002494:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2201      	movs	r2, #1
 800249c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2201      	movs	r2, #1
 80024a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2201      	movs	r2, #1
 80024ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2201      	movs	r2, #1
 80024b4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2201      	movs	r2, #1
 80024bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80024c0:	2300      	movs	r3, #0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}

080024ca <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80024ca:	b580      	push	{r7, lr}
 80024cc:	b082      	sub	sp, #8
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d101      	bne.n	80024dc <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e049      	b.n	8002570 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d106      	bne.n	80024f6 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f000 f841 	bl	8002578 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2202      	movs	r2, #2
 80024fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	3304      	adds	r3, #4
 8002506:	4619      	mov	r1, r3
 8002508:	4610      	mov	r0, r2
 800250a:	f000 fe0b 	bl	8003124 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2201      	movs	r2, #1
 8002512:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2201      	movs	r2, #1
 800251a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2201      	movs	r2, #1
 8002522:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2201      	movs	r2, #1
 800252a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2201      	movs	r2, #1
 8002532:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2201      	movs	r2, #1
 800253a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2201      	movs	r2, #1
 8002542:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2201      	movs	r2, #1
 800254a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2201      	movs	r2, #1
 8002552:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2201      	movs	r2, #1
 800255a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2201      	movs	r2, #1
 8002562:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2201      	movs	r2, #1
 800256a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800256e:	2300      	movs	r3, #0
}
 8002570:	4618      	mov	r0, r3
 8002572:	3708      	adds	r7, #8
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr

0800258c <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d104      	bne.n	80025a6 <HAL_TIM_IC_Start+0x1a>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	e023      	b.n	80025ee <HAL_TIM_IC_Start+0x62>
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	2b04      	cmp	r3, #4
 80025aa:	d104      	bne.n	80025b6 <HAL_TIM_IC_Start+0x2a>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	e01b      	b.n	80025ee <HAL_TIM_IC_Start+0x62>
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	2b08      	cmp	r3, #8
 80025ba:	d104      	bne.n	80025c6 <HAL_TIM_IC_Start+0x3a>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	e013      	b.n	80025ee <HAL_TIM_IC_Start+0x62>
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	2b0c      	cmp	r3, #12
 80025ca:	d104      	bne.n	80025d6 <HAL_TIM_IC_Start+0x4a>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	e00b      	b.n	80025ee <HAL_TIM_IC_Start+0x62>
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	2b10      	cmp	r3, #16
 80025da:	d104      	bne.n	80025e6 <HAL_TIM_IC_Start+0x5a>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	e003      	b.n	80025ee <HAL_TIM_IC_Start+0x62>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d104      	bne.n	8002600 <HAL_TIM_IC_Start+0x74>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	e013      	b.n	8002628 <HAL_TIM_IC_Start+0x9c>
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	2b04      	cmp	r3, #4
 8002604:	d104      	bne.n	8002610 <HAL_TIM_IC_Start+0x84>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800260c:	b2db      	uxtb	r3, r3
 800260e:	e00b      	b.n	8002628 <HAL_TIM_IC_Start+0x9c>
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	2b08      	cmp	r3, #8
 8002614:	d104      	bne.n	8002620 <HAL_TIM_IC_Start+0x94>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800261c:	b2db      	uxtb	r3, r3
 800261e:	e003      	b.n	8002628 <HAL_TIM_IC_Start+0x9c>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8002626:	b2db      	uxtb	r3, r3
 8002628:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800262a:	7bfb      	ldrb	r3, [r7, #15]
 800262c:	2b01      	cmp	r3, #1
 800262e:	d102      	bne.n	8002636 <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002630:	7bbb      	ldrb	r3, [r7, #14]
 8002632:	2b01      	cmp	r3, #1
 8002634:	d001      	beq.n	800263a <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e08d      	b.n	8002756 <HAL_TIM_IC_Start+0x1ca>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d104      	bne.n	800264a <HAL_TIM_IC_Start+0xbe>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2202      	movs	r2, #2
 8002644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002648:	e023      	b.n	8002692 <HAL_TIM_IC_Start+0x106>
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	2b04      	cmp	r3, #4
 800264e:	d104      	bne.n	800265a <HAL_TIM_IC_Start+0xce>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2202      	movs	r2, #2
 8002654:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002658:	e01b      	b.n	8002692 <HAL_TIM_IC_Start+0x106>
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	2b08      	cmp	r3, #8
 800265e:	d104      	bne.n	800266a <HAL_TIM_IC_Start+0xde>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2202      	movs	r2, #2
 8002664:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002668:	e013      	b.n	8002692 <HAL_TIM_IC_Start+0x106>
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	2b0c      	cmp	r3, #12
 800266e:	d104      	bne.n	800267a <HAL_TIM_IC_Start+0xee>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2202      	movs	r2, #2
 8002674:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002678:	e00b      	b.n	8002692 <HAL_TIM_IC_Start+0x106>
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	2b10      	cmp	r3, #16
 800267e:	d104      	bne.n	800268a <HAL_TIM_IC_Start+0xfe>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2202      	movs	r2, #2
 8002684:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002688:	e003      	b.n	8002692 <HAL_TIM_IC_Start+0x106>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2202      	movs	r2, #2
 800268e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d104      	bne.n	80026a2 <HAL_TIM_IC_Start+0x116>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2202      	movs	r2, #2
 800269c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80026a0:	e013      	b.n	80026ca <HAL_TIM_IC_Start+0x13e>
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	2b04      	cmp	r3, #4
 80026a6:	d104      	bne.n	80026b2 <HAL_TIM_IC_Start+0x126>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2202      	movs	r2, #2
 80026ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80026b0:	e00b      	b.n	80026ca <HAL_TIM_IC_Start+0x13e>
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	2b08      	cmp	r3, #8
 80026b6:	d104      	bne.n	80026c2 <HAL_TIM_IC_Start+0x136>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2202      	movs	r2, #2
 80026bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80026c0:	e003      	b.n	80026ca <HAL_TIM_IC_Start+0x13e>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2202      	movs	r2, #2
 80026c6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2201      	movs	r2, #1
 80026d0:	6839      	ldr	r1, [r7, #0]
 80026d2:	4618      	mov	r0, r3
 80026d4:	f001 f840 	bl	8003758 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a20      	ldr	r2, [pc, #128]	; (8002760 <HAL_TIM_IC_Start+0x1d4>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d018      	beq.n	8002714 <HAL_TIM_IC_Start+0x188>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026ea:	d013      	beq.n	8002714 <HAL_TIM_IC_Start+0x188>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a1c      	ldr	r2, [pc, #112]	; (8002764 <HAL_TIM_IC_Start+0x1d8>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d00e      	beq.n	8002714 <HAL_TIM_IC_Start+0x188>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a1b      	ldr	r2, [pc, #108]	; (8002768 <HAL_TIM_IC_Start+0x1dc>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d009      	beq.n	8002714 <HAL_TIM_IC_Start+0x188>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a19      	ldr	r2, [pc, #100]	; (800276c <HAL_TIM_IC_Start+0x1e0>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d004      	beq.n	8002714 <HAL_TIM_IC_Start+0x188>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a18      	ldr	r2, [pc, #96]	; (8002770 <HAL_TIM_IC_Start+0x1e4>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d115      	bne.n	8002740 <HAL_TIM_IC_Start+0x1b4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	689a      	ldr	r2, [r3, #8]
 800271a:	4b16      	ldr	r3, [pc, #88]	; (8002774 <HAL_TIM_IC_Start+0x1e8>)
 800271c:	4013      	ands	r3, r2
 800271e:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	2b06      	cmp	r3, #6
 8002724:	d015      	beq.n	8002752 <HAL_TIM_IC_Start+0x1c6>
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800272c:	d011      	beq.n	8002752 <HAL_TIM_IC_Start+0x1c6>
    {
      __HAL_TIM_ENABLE(htim);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f042 0201 	orr.w	r2, r2, #1
 800273c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800273e:	e008      	b.n	8002752 <HAL_TIM_IC_Start+0x1c6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f042 0201 	orr.w	r2, r2, #1
 800274e:	601a      	str	r2, [r3, #0]
 8002750:	e000      	b.n	8002754 <HAL_TIM_IC_Start+0x1c8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002752:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	40012c00 	.word	0x40012c00
 8002764:	40000400 	.word	0x40000400
 8002768:	40000800 	.word	0x40000800
 800276c:	40013400 	.word	0x40013400
 8002770:	40014000 	.word	0x40014000
 8002774:	00010007 	.word	0x00010007

08002778 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002782:	2300      	movs	r3, #0
 8002784:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d104      	bne.n	8002796 <HAL_TIM_IC_Start_IT+0x1e>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002792:	b2db      	uxtb	r3, r3
 8002794:	e023      	b.n	80027de <HAL_TIM_IC_Start_IT+0x66>
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	2b04      	cmp	r3, #4
 800279a:	d104      	bne.n	80027a6 <HAL_TIM_IC_Start_IT+0x2e>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	e01b      	b.n	80027de <HAL_TIM_IC_Start_IT+0x66>
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	2b08      	cmp	r3, #8
 80027aa:	d104      	bne.n	80027b6 <HAL_TIM_IC_Start_IT+0x3e>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	e013      	b.n	80027de <HAL_TIM_IC_Start_IT+0x66>
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	2b0c      	cmp	r3, #12
 80027ba:	d104      	bne.n	80027c6 <HAL_TIM_IC_Start_IT+0x4e>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	e00b      	b.n	80027de <HAL_TIM_IC_Start_IT+0x66>
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	2b10      	cmp	r3, #16
 80027ca:	d104      	bne.n	80027d6 <HAL_TIM_IC_Start_IT+0x5e>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	e003      	b.n	80027de <HAL_TIM_IC_Start_IT+0x66>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d104      	bne.n	80027f0 <HAL_TIM_IC_Start_IT+0x78>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	e013      	b.n	8002818 <HAL_TIM_IC_Start_IT+0xa0>
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	2b04      	cmp	r3, #4
 80027f4:	d104      	bne.n	8002800 <HAL_TIM_IC_Start_IT+0x88>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	e00b      	b.n	8002818 <HAL_TIM_IC_Start_IT+0xa0>
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	2b08      	cmp	r3, #8
 8002804:	d104      	bne.n	8002810 <HAL_TIM_IC_Start_IT+0x98>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800280c:	b2db      	uxtb	r3, r3
 800280e:	e003      	b.n	8002818 <HAL_TIM_IC_Start_IT+0xa0>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8002816:	b2db      	uxtb	r3, r3
 8002818:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800281a:	7bbb      	ldrb	r3, [r7, #14]
 800281c:	2b01      	cmp	r3, #1
 800281e:	d102      	bne.n	8002826 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002820:	7b7b      	ldrb	r3, [r7, #13]
 8002822:	2b01      	cmp	r3, #1
 8002824:	d001      	beq.n	800282a <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e0d8      	b.n	80029dc <HAL_TIM_IC_Start_IT+0x264>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d104      	bne.n	800283a <HAL_TIM_IC_Start_IT+0xc2>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2202      	movs	r2, #2
 8002834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002838:	e023      	b.n	8002882 <HAL_TIM_IC_Start_IT+0x10a>
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	2b04      	cmp	r3, #4
 800283e:	d104      	bne.n	800284a <HAL_TIM_IC_Start_IT+0xd2>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2202      	movs	r2, #2
 8002844:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002848:	e01b      	b.n	8002882 <HAL_TIM_IC_Start_IT+0x10a>
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	2b08      	cmp	r3, #8
 800284e:	d104      	bne.n	800285a <HAL_TIM_IC_Start_IT+0xe2>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2202      	movs	r2, #2
 8002854:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002858:	e013      	b.n	8002882 <HAL_TIM_IC_Start_IT+0x10a>
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	2b0c      	cmp	r3, #12
 800285e:	d104      	bne.n	800286a <HAL_TIM_IC_Start_IT+0xf2>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2202      	movs	r2, #2
 8002864:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002868:	e00b      	b.n	8002882 <HAL_TIM_IC_Start_IT+0x10a>
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	2b10      	cmp	r3, #16
 800286e:	d104      	bne.n	800287a <HAL_TIM_IC_Start_IT+0x102>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2202      	movs	r2, #2
 8002874:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002878:	e003      	b.n	8002882 <HAL_TIM_IC_Start_IT+0x10a>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2202      	movs	r2, #2
 800287e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d104      	bne.n	8002892 <HAL_TIM_IC_Start_IT+0x11a>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2202      	movs	r2, #2
 800288c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002890:	e013      	b.n	80028ba <HAL_TIM_IC_Start_IT+0x142>
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	2b04      	cmp	r3, #4
 8002896:	d104      	bne.n	80028a2 <HAL_TIM_IC_Start_IT+0x12a>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2202      	movs	r2, #2
 800289c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80028a0:	e00b      	b.n	80028ba <HAL_TIM_IC_Start_IT+0x142>
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	2b08      	cmp	r3, #8
 80028a6:	d104      	bne.n	80028b2 <HAL_TIM_IC_Start_IT+0x13a>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2202      	movs	r2, #2
 80028ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80028b0:	e003      	b.n	80028ba <HAL_TIM_IC_Start_IT+0x142>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2202      	movs	r2, #2
 80028b6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	2b0c      	cmp	r3, #12
 80028be:	d841      	bhi.n	8002944 <HAL_TIM_IC_Start_IT+0x1cc>
 80028c0:	a201      	add	r2, pc, #4	; (adr r2, 80028c8 <HAL_TIM_IC_Start_IT+0x150>)
 80028c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028c6:	bf00      	nop
 80028c8:	080028fd 	.word	0x080028fd
 80028cc:	08002945 	.word	0x08002945
 80028d0:	08002945 	.word	0x08002945
 80028d4:	08002945 	.word	0x08002945
 80028d8:	0800290f 	.word	0x0800290f
 80028dc:	08002945 	.word	0x08002945
 80028e0:	08002945 	.word	0x08002945
 80028e4:	08002945 	.word	0x08002945
 80028e8:	08002921 	.word	0x08002921
 80028ec:	08002945 	.word	0x08002945
 80028f0:	08002945 	.word	0x08002945
 80028f4:	08002945 	.word	0x08002945
 80028f8:	08002933 	.word	0x08002933
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	68da      	ldr	r2, [r3, #12]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f042 0202 	orr.w	r2, r2, #2
 800290a:	60da      	str	r2, [r3, #12]
      break;
 800290c:	e01d      	b.n	800294a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	68da      	ldr	r2, [r3, #12]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f042 0204 	orr.w	r2, r2, #4
 800291c:	60da      	str	r2, [r3, #12]
      break;
 800291e:	e014      	b.n	800294a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	68da      	ldr	r2, [r3, #12]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f042 0208 	orr.w	r2, r2, #8
 800292e:	60da      	str	r2, [r3, #12]
      break;
 8002930:	e00b      	b.n	800294a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	68da      	ldr	r2, [r3, #12]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f042 0210 	orr.w	r2, r2, #16
 8002940:	60da      	str	r2, [r3, #12]
      break;
 8002942:	e002      	b.n	800294a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	73fb      	strb	r3, [r7, #15]
      break;
 8002948:	bf00      	nop
  }

  if (status == HAL_OK)
 800294a:	7bfb      	ldrb	r3, [r7, #15]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d144      	bne.n	80029da <HAL_TIM_IC_Start_IT+0x262>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2201      	movs	r2, #1
 8002956:	6839      	ldr	r1, [r7, #0]
 8002958:	4618      	mov	r0, r3
 800295a:	f000 fefd 	bl	8003758 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a20      	ldr	r2, [pc, #128]	; (80029e4 <HAL_TIM_IC_Start_IT+0x26c>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d018      	beq.n	800299a <HAL_TIM_IC_Start_IT+0x222>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002970:	d013      	beq.n	800299a <HAL_TIM_IC_Start_IT+0x222>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a1c      	ldr	r2, [pc, #112]	; (80029e8 <HAL_TIM_IC_Start_IT+0x270>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d00e      	beq.n	800299a <HAL_TIM_IC_Start_IT+0x222>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a1a      	ldr	r2, [pc, #104]	; (80029ec <HAL_TIM_IC_Start_IT+0x274>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d009      	beq.n	800299a <HAL_TIM_IC_Start_IT+0x222>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a19      	ldr	r2, [pc, #100]	; (80029f0 <HAL_TIM_IC_Start_IT+0x278>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d004      	beq.n	800299a <HAL_TIM_IC_Start_IT+0x222>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a17      	ldr	r2, [pc, #92]	; (80029f4 <HAL_TIM_IC_Start_IT+0x27c>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d115      	bne.n	80029c6 <HAL_TIM_IC_Start_IT+0x24e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	689a      	ldr	r2, [r3, #8]
 80029a0:	4b15      	ldr	r3, [pc, #84]	; (80029f8 <HAL_TIM_IC_Start_IT+0x280>)
 80029a2:	4013      	ands	r3, r2
 80029a4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	2b06      	cmp	r3, #6
 80029aa:	d015      	beq.n	80029d8 <HAL_TIM_IC_Start_IT+0x260>
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029b2:	d011      	beq.n	80029d8 <HAL_TIM_IC_Start_IT+0x260>
      {
        __HAL_TIM_ENABLE(htim);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f042 0201 	orr.w	r2, r2, #1
 80029c2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029c4:	e008      	b.n	80029d8 <HAL_TIM_IC_Start_IT+0x260>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f042 0201 	orr.w	r2, r2, #1
 80029d4:	601a      	str	r2, [r3, #0]
 80029d6:	e000      	b.n	80029da <HAL_TIM_IC_Start_IT+0x262>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029d8:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80029da:	7bfb      	ldrb	r3, [r7, #15]
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3710      	adds	r7, #16
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	40012c00 	.word	0x40012c00
 80029e8:	40000400 	.word	0x40000400
 80029ec:	40000800 	.word	0x40000800
 80029f0:	40013400 	.word	0x40013400
 80029f4:	40014000 	.word	0x40014000
 80029f8:	00010007 	.word	0x00010007

080029fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	691b      	ldr	r3, [r3, #16]
 8002a12:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	f003 0302 	and.w	r3, r3, #2
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d020      	beq.n	8002a60 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f003 0302 	and.w	r3, r3, #2
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d01b      	beq.n	8002a60 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f06f 0202 	mvn.w	r2, #2
 8002a30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2201      	movs	r2, #1
 8002a36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	699b      	ldr	r3, [r3, #24]
 8002a3e:	f003 0303 	and.w	r3, r3, #3
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d003      	beq.n	8002a4e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f7fd fe00 	bl	800064c <HAL_TIM_IC_CaptureCallback>
 8002a4c:	e005      	b.n	8002a5a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f000 fb4a 	bl	80030e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	f000 fb51 	bl	80030fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	f003 0304 	and.w	r3, r3, #4
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d020      	beq.n	8002aac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	f003 0304 	and.w	r3, r3, #4
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d01b      	beq.n	8002aac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f06f 0204 	mvn.w	r2, #4
 8002a7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2202      	movs	r2, #2
 8002a82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	699b      	ldr	r3, [r3, #24]
 8002a8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d003      	beq.n	8002a9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f7fd fdda 	bl	800064c <HAL_TIM_IC_CaptureCallback>
 8002a98:	e005      	b.n	8002aa6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f000 fb24 	bl	80030e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	f000 fb2b 	bl	80030fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	f003 0308 	and.w	r3, r3, #8
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d020      	beq.n	8002af8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	f003 0308 	and.w	r3, r3, #8
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d01b      	beq.n	8002af8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f06f 0208 	mvn.w	r2, #8
 8002ac8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2204      	movs	r2, #4
 8002ace:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	69db      	ldr	r3, [r3, #28]
 8002ad6:	f003 0303 	and.w	r3, r3, #3
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d003      	beq.n	8002ae6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f7fd fdb4 	bl	800064c <HAL_TIM_IC_CaptureCallback>
 8002ae4:	e005      	b.n	8002af2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f000 fafe 	bl	80030e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f000 fb05 	bl	80030fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	f003 0310 	and.w	r3, r3, #16
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d020      	beq.n	8002b44 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	f003 0310 	and.w	r3, r3, #16
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d01b      	beq.n	8002b44 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f06f 0210 	mvn.w	r2, #16
 8002b14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2208      	movs	r2, #8
 8002b1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	69db      	ldr	r3, [r3, #28]
 8002b22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d003      	beq.n	8002b32 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f7fd fd8e 	bl	800064c <HAL_TIM_IC_CaptureCallback>
 8002b30:	e005      	b.n	8002b3e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 fad8 	bl	80030e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f000 fadf 	bl	80030fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	f003 0301 	and.w	r3, r3, #1
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d00c      	beq.n	8002b68 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	f003 0301 	and.w	r3, r3, #1
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d007      	beq.n	8002b68 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f06f 0201 	mvn.w	r2, #1
 8002b60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f000 fab6 	bl	80030d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d104      	bne.n	8002b7c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d00c      	beq.n	8002b96 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d007      	beq.n	8002b96 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8002b8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f000 fe93 	bl	80038bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d00c      	beq.n	8002bba <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d007      	beq.n	8002bba <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002bb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f000 fe8b 	bl	80038d0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d00c      	beq.n	8002bde <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d007      	beq.n	8002bde <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002bd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f000 fa99 	bl	8003110 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	f003 0320 	and.w	r3, r3, #32
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d00c      	beq.n	8002c02 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f003 0320 	and.w	r3, r3, #32
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d007      	beq.n	8002c02 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f06f 0220 	mvn.w	r2, #32
 8002bfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	f000 fe53 	bl	80038a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d00c      	beq.n	8002c26 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d007      	beq.n	8002c26 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8002c1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f000 fe5f 	bl	80038e4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d00c      	beq.n	8002c4a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d007      	beq.n	8002c4a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8002c42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	f000 fe57 	bl	80038f8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d00c      	beq.n	8002c6e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d007      	beq.n	8002c6e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8002c66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	f000 fe4f 	bl	800390c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d00c      	beq.n	8002c92 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d007      	beq.n	8002c92 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8002c8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	f000 fe47 	bl	8003920 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c92:	bf00      	nop
 8002c94:	3710      	adds	r7, #16
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}

08002c9a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002c9a:	b580      	push	{r7, lr}
 8002c9c:	b086      	sub	sp, #24
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	60f8      	str	r0, [r7, #12]
 8002ca2:	60b9      	str	r1, [r7, #8]
 8002ca4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d101      	bne.n	8002cb8 <HAL_TIM_IC_ConfigChannel+0x1e>
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	e088      	b.n	8002dca <HAL_TIM_IC_ConfigChannel+0x130>
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d11b      	bne.n	8002cfe <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6818      	ldr	r0, [r3, #0]
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	6819      	ldr	r1, [r3, #0]
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	685a      	ldr	r2, [r3, #4]
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	68db      	ldr	r3, [r3, #12]
 8002cd6:	f000 fb85 	bl	80033e4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	699a      	ldr	r2, [r3, #24]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f022 020c 	bic.w	r2, r2, #12
 8002ce8:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	6999      	ldr	r1, [r3, #24]
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	689a      	ldr	r2, [r3, #8]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	430a      	orrs	r2, r1
 8002cfa:	619a      	str	r2, [r3, #24]
 8002cfc:	e060      	b.n	8002dc0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2b04      	cmp	r3, #4
 8002d02:	d11c      	bne.n	8002d3e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	6818      	ldr	r0, [r3, #0]
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	6819      	ldr	r1, [r3, #0]
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	685a      	ldr	r2, [r3, #4]
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	f000 fbfd 	bl	8003512 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	699a      	ldr	r2, [r3, #24]
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002d26:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	6999      	ldr	r1, [r3, #24]
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	021a      	lsls	r2, r3, #8
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	619a      	str	r2, [r3, #24]
 8002d3c:	e040      	b.n	8002dc0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2b08      	cmp	r3, #8
 8002d42:	d11b      	bne.n	8002d7c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6818      	ldr	r0, [r3, #0]
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	6819      	ldr	r1, [r3, #0]
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	685a      	ldr	r2, [r3, #4]
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	f000 fc4a 	bl	80035ec <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	69da      	ldr	r2, [r3, #28]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f022 020c 	bic.w	r2, r2, #12
 8002d66:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	69d9      	ldr	r1, [r3, #28]
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	689a      	ldr	r2, [r3, #8]
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	430a      	orrs	r2, r1
 8002d78:	61da      	str	r2, [r3, #28]
 8002d7a:	e021      	b.n	8002dc0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2b0c      	cmp	r3, #12
 8002d80:	d11c      	bne.n	8002dbc <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	6818      	ldr	r0, [r3, #0]
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	6819      	ldr	r1, [r3, #0]
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	685a      	ldr	r2, [r3, #4]
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	f000 fc67 	bl	8003664 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	69da      	ldr	r2, [r3, #28]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002da4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	69d9      	ldr	r1, [r3, #28]
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	021a      	lsls	r2, r3, #8
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	430a      	orrs	r2, r1
 8002db8:	61da      	str	r2, [r3, #28]
 8002dba:	e001      	b.n	8002dc0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002dc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3718      	adds	r7, #24
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
	...

08002dd4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002dde:	2300      	movs	r3, #0
 8002de0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d101      	bne.n	8002df0 <HAL_TIM_ConfigClockSource+0x1c>
 8002dec:	2302      	movs	r3, #2
 8002dee:	e0de      	b.n	8002fae <HAL_TIM_ConfigClockSource+0x1da>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2201      	movs	r2, #1
 8002df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2202      	movs	r2, #2
 8002dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8002e0e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002e12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	68ba      	ldr	r2, [r7, #8]
 8002e22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a63      	ldr	r2, [pc, #396]	; (8002fb8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	f000 80a9 	beq.w	8002f82 <HAL_TIM_ConfigClockSource+0x1ae>
 8002e30:	4a61      	ldr	r2, [pc, #388]	; (8002fb8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	f200 80ae 	bhi.w	8002f94 <HAL_TIM_ConfigClockSource+0x1c0>
 8002e38:	4a60      	ldr	r2, [pc, #384]	; (8002fbc <HAL_TIM_ConfigClockSource+0x1e8>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	f000 80a1 	beq.w	8002f82 <HAL_TIM_ConfigClockSource+0x1ae>
 8002e40:	4a5e      	ldr	r2, [pc, #376]	; (8002fbc <HAL_TIM_ConfigClockSource+0x1e8>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	f200 80a6 	bhi.w	8002f94 <HAL_TIM_ConfigClockSource+0x1c0>
 8002e48:	4a5d      	ldr	r2, [pc, #372]	; (8002fc0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	f000 8099 	beq.w	8002f82 <HAL_TIM_ConfigClockSource+0x1ae>
 8002e50:	4a5b      	ldr	r2, [pc, #364]	; (8002fc0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	f200 809e 	bhi.w	8002f94 <HAL_TIM_ConfigClockSource+0x1c0>
 8002e58:	4a5a      	ldr	r2, [pc, #360]	; (8002fc4 <HAL_TIM_ConfigClockSource+0x1f0>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	f000 8091 	beq.w	8002f82 <HAL_TIM_ConfigClockSource+0x1ae>
 8002e60:	4a58      	ldr	r2, [pc, #352]	; (8002fc4 <HAL_TIM_ConfigClockSource+0x1f0>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	f200 8096 	bhi.w	8002f94 <HAL_TIM_ConfigClockSource+0x1c0>
 8002e68:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8002e6c:	f000 8089 	beq.w	8002f82 <HAL_TIM_ConfigClockSource+0x1ae>
 8002e70:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8002e74:	f200 808e 	bhi.w	8002f94 <HAL_TIM_ConfigClockSource+0x1c0>
 8002e78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e7c:	d03e      	beq.n	8002efc <HAL_TIM_ConfigClockSource+0x128>
 8002e7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e82:	f200 8087 	bhi.w	8002f94 <HAL_TIM_ConfigClockSource+0x1c0>
 8002e86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e8a:	f000 8086 	beq.w	8002f9a <HAL_TIM_ConfigClockSource+0x1c6>
 8002e8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e92:	d87f      	bhi.n	8002f94 <HAL_TIM_ConfigClockSource+0x1c0>
 8002e94:	2b70      	cmp	r3, #112	; 0x70
 8002e96:	d01a      	beq.n	8002ece <HAL_TIM_ConfigClockSource+0xfa>
 8002e98:	2b70      	cmp	r3, #112	; 0x70
 8002e9a:	d87b      	bhi.n	8002f94 <HAL_TIM_ConfigClockSource+0x1c0>
 8002e9c:	2b60      	cmp	r3, #96	; 0x60
 8002e9e:	d050      	beq.n	8002f42 <HAL_TIM_ConfigClockSource+0x16e>
 8002ea0:	2b60      	cmp	r3, #96	; 0x60
 8002ea2:	d877      	bhi.n	8002f94 <HAL_TIM_ConfigClockSource+0x1c0>
 8002ea4:	2b50      	cmp	r3, #80	; 0x50
 8002ea6:	d03c      	beq.n	8002f22 <HAL_TIM_ConfigClockSource+0x14e>
 8002ea8:	2b50      	cmp	r3, #80	; 0x50
 8002eaa:	d873      	bhi.n	8002f94 <HAL_TIM_ConfigClockSource+0x1c0>
 8002eac:	2b40      	cmp	r3, #64	; 0x40
 8002eae:	d058      	beq.n	8002f62 <HAL_TIM_ConfigClockSource+0x18e>
 8002eb0:	2b40      	cmp	r3, #64	; 0x40
 8002eb2:	d86f      	bhi.n	8002f94 <HAL_TIM_ConfigClockSource+0x1c0>
 8002eb4:	2b30      	cmp	r3, #48	; 0x30
 8002eb6:	d064      	beq.n	8002f82 <HAL_TIM_ConfigClockSource+0x1ae>
 8002eb8:	2b30      	cmp	r3, #48	; 0x30
 8002eba:	d86b      	bhi.n	8002f94 <HAL_TIM_ConfigClockSource+0x1c0>
 8002ebc:	2b20      	cmp	r3, #32
 8002ebe:	d060      	beq.n	8002f82 <HAL_TIM_ConfigClockSource+0x1ae>
 8002ec0:	2b20      	cmp	r3, #32
 8002ec2:	d867      	bhi.n	8002f94 <HAL_TIM_ConfigClockSource+0x1c0>
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d05c      	beq.n	8002f82 <HAL_TIM_ConfigClockSource+0x1ae>
 8002ec8:	2b10      	cmp	r3, #16
 8002eca:	d05a      	beq.n	8002f82 <HAL_TIM_ConfigClockSource+0x1ae>
 8002ecc:	e062      	b.n	8002f94 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6818      	ldr	r0, [r3, #0]
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	6899      	ldr	r1, [r3, #8]
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	685a      	ldr	r2, [r3, #4]
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	f000 fc1b 	bl	8003718 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002ef0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	68ba      	ldr	r2, [r7, #8]
 8002ef8:	609a      	str	r2, [r3, #8]
      break;
 8002efa:	e04f      	b.n	8002f9c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6818      	ldr	r0, [r3, #0]
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	6899      	ldr	r1, [r3, #8]
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685a      	ldr	r2, [r3, #4]
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	f000 fc04 	bl	8003718 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	689a      	ldr	r2, [r3, #8]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f1e:	609a      	str	r2, [r3, #8]
      break;
 8002f20:	e03c      	b.n	8002f9c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6818      	ldr	r0, [r3, #0]
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	6859      	ldr	r1, [r3, #4]
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	461a      	mov	r2, r3
 8002f30:	f000 fac0 	bl	80034b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2150      	movs	r1, #80	; 0x50
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f000 fbcf 	bl	80036de <TIM_ITRx_SetConfig>
      break;
 8002f40:	e02c      	b.n	8002f9c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6818      	ldr	r0, [r3, #0]
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	6859      	ldr	r1, [r3, #4]
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	461a      	mov	r2, r3
 8002f50:	f000 fb1c 	bl	800358c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2160      	movs	r1, #96	; 0x60
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f000 fbbf 	bl	80036de <TIM_ITRx_SetConfig>
      break;
 8002f60:	e01c      	b.n	8002f9c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6818      	ldr	r0, [r3, #0]
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	6859      	ldr	r1, [r3, #4]
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	461a      	mov	r2, r3
 8002f70:	f000 faa0 	bl	80034b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	2140      	movs	r1, #64	; 0x40
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f000 fbaf 	bl	80036de <TIM_ITRx_SetConfig>
      break;
 8002f80:	e00c      	b.n	8002f9c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	4610      	mov	r0, r2
 8002f8e:	f000 fba6 	bl	80036de <TIM_ITRx_SetConfig>
      break;
 8002f92:	e003      	b.n	8002f9c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	73fb      	strb	r3, [r7, #15]
      break;
 8002f98:	e000      	b.n	8002f9c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8002f9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	00100070 	.word	0x00100070
 8002fbc:	00100040 	.word	0x00100040
 8002fc0:	00100030 	.word	0x00100030
 8002fc4:	00100020 	.word	0x00100020

08002fc8 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d101      	bne.n	8002fe0 <HAL_TIM_SlaveConfigSynchro+0x18>
 8002fdc:	2302      	movs	r3, #2
 8002fde:	e031      	b.n	8003044 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2202      	movs	r2, #2
 8002fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8002ff0:	6839      	ldr	r1, [r7, #0]
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f000 f932 	bl	800325c <TIM_SlaveTimer_SetConfig>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d009      	beq.n	8003012 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2201      	movs	r2, #1
 8003002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e018      	b.n	8003044 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	68da      	ldr	r2, [r3, #12]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003020:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	68da      	ldr	r2, [r3, #12]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003030:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2201      	movs	r2, #1
 8003036:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003042:	2300      	movs	r3, #0
}
 8003044:	4618      	mov	r0, r3
 8003046:	3708      	adds	r7, #8
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800304c:	b480      	push	{r7}
 800304e:	b085      	sub	sp, #20
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8003056:	2300      	movs	r3, #0
 8003058:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	2b0c      	cmp	r3, #12
 800305e:	d831      	bhi.n	80030c4 <HAL_TIM_ReadCapturedValue+0x78>
 8003060:	a201      	add	r2, pc, #4	; (adr r2, 8003068 <HAL_TIM_ReadCapturedValue+0x1c>)
 8003062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003066:	bf00      	nop
 8003068:	0800309d 	.word	0x0800309d
 800306c:	080030c5 	.word	0x080030c5
 8003070:	080030c5 	.word	0x080030c5
 8003074:	080030c5 	.word	0x080030c5
 8003078:	080030a7 	.word	0x080030a7
 800307c:	080030c5 	.word	0x080030c5
 8003080:	080030c5 	.word	0x080030c5
 8003084:	080030c5 	.word	0x080030c5
 8003088:	080030b1 	.word	0x080030b1
 800308c:	080030c5 	.word	0x080030c5
 8003090:	080030c5 	.word	0x080030c5
 8003094:	080030c5 	.word	0x080030c5
 8003098:	080030bb 	.word	0x080030bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030a2:	60fb      	str	r3, [r7, #12]

      break;
 80030a4:	e00f      	b.n	80030c6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ac:	60fb      	str	r3, [r7, #12]

      break;
 80030ae:	e00a      	b.n	80030c6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030b6:	60fb      	str	r3, [r7, #12]

      break;
 80030b8:	e005      	b.n	80030c6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c0:	60fb      	str	r3, [r7, #12]

      break;
 80030c2:	e000      	b.n	80030c6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80030c4:	bf00      	nop
  }

  return tmpreg;
 80030c6:	68fb      	ldr	r3, [r7, #12]
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3714      	adds	r7, #20
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr

080030d4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80030dc:	bf00      	nop
 80030de:	370c      	adds	r7, #12
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr

080030e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80030f0:	bf00      	nop
 80030f2:	370c      	adds	r7, #12
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003104:	bf00      	nop
 8003106:	370c      	adds	r7, #12
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr

08003110 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003118:	bf00      	nop
 800311a:	370c      	adds	r7, #12
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr

08003124 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003124:	b480      	push	{r7}
 8003126:	b085      	sub	sp, #20
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	4a42      	ldr	r2, [pc, #264]	; (8003240 <TIM_Base_SetConfig+0x11c>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d00f      	beq.n	800315c <TIM_Base_SetConfig+0x38>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003142:	d00b      	beq.n	800315c <TIM_Base_SetConfig+0x38>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4a3f      	ldr	r2, [pc, #252]	; (8003244 <TIM_Base_SetConfig+0x120>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d007      	beq.n	800315c <TIM_Base_SetConfig+0x38>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	4a3e      	ldr	r2, [pc, #248]	; (8003248 <TIM_Base_SetConfig+0x124>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d003      	beq.n	800315c <TIM_Base_SetConfig+0x38>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	4a3d      	ldr	r2, [pc, #244]	; (800324c <TIM_Base_SetConfig+0x128>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d108      	bne.n	800316e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003162:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	68fa      	ldr	r2, [r7, #12]
 800316a:	4313      	orrs	r3, r2
 800316c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a33      	ldr	r2, [pc, #204]	; (8003240 <TIM_Base_SetConfig+0x11c>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d01b      	beq.n	80031ae <TIM_Base_SetConfig+0x8a>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800317c:	d017      	beq.n	80031ae <TIM_Base_SetConfig+0x8a>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a30      	ldr	r2, [pc, #192]	; (8003244 <TIM_Base_SetConfig+0x120>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d013      	beq.n	80031ae <TIM_Base_SetConfig+0x8a>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a2f      	ldr	r2, [pc, #188]	; (8003248 <TIM_Base_SetConfig+0x124>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d00f      	beq.n	80031ae <TIM_Base_SetConfig+0x8a>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a2e      	ldr	r2, [pc, #184]	; (800324c <TIM_Base_SetConfig+0x128>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d00b      	beq.n	80031ae <TIM_Base_SetConfig+0x8a>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a2d      	ldr	r2, [pc, #180]	; (8003250 <TIM_Base_SetConfig+0x12c>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d007      	beq.n	80031ae <TIM_Base_SetConfig+0x8a>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a2c      	ldr	r2, [pc, #176]	; (8003254 <TIM_Base_SetConfig+0x130>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d003      	beq.n	80031ae <TIM_Base_SetConfig+0x8a>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a2b      	ldr	r2, [pc, #172]	; (8003258 <TIM_Base_SetConfig+0x134>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d108      	bne.n	80031c0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	68db      	ldr	r3, [r3, #12]
 80031ba:	68fa      	ldr	r2, [r7, #12]
 80031bc:	4313      	orrs	r3, r2
 80031be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	695b      	ldr	r3, [r3, #20]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	68fa      	ldr	r2, [r7, #12]
 80031d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	689a      	ldr	r2, [r3, #8]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	4a16      	ldr	r2, [pc, #88]	; (8003240 <TIM_Base_SetConfig+0x11c>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d00f      	beq.n	800320c <TIM_Base_SetConfig+0xe8>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4a17      	ldr	r2, [pc, #92]	; (800324c <TIM_Base_SetConfig+0x128>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d00b      	beq.n	800320c <TIM_Base_SetConfig+0xe8>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	4a16      	ldr	r2, [pc, #88]	; (8003250 <TIM_Base_SetConfig+0x12c>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d007      	beq.n	800320c <TIM_Base_SetConfig+0xe8>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a15      	ldr	r2, [pc, #84]	; (8003254 <TIM_Base_SetConfig+0x130>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d003      	beq.n	800320c <TIM_Base_SetConfig+0xe8>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4a14      	ldr	r2, [pc, #80]	; (8003258 <TIM_Base_SetConfig+0x134>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d103      	bne.n	8003214 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	691a      	ldr	r2, [r3, #16]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	691b      	ldr	r3, [r3, #16]
 800321e:	f003 0301 	and.w	r3, r3, #1
 8003222:	2b01      	cmp	r3, #1
 8003224:	d105      	bne.n	8003232 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	691b      	ldr	r3, [r3, #16]
 800322a:	f023 0201 	bic.w	r2, r3, #1
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	611a      	str	r2, [r3, #16]
  }
}
 8003232:	bf00      	nop
 8003234:	3714      	adds	r7, #20
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	40012c00 	.word	0x40012c00
 8003244:	40000400 	.word	0x40000400
 8003248:	40000800 	.word	0x40000800
 800324c:	40013400 	.word	0x40013400
 8003250:	40014000 	.word	0x40014000
 8003254:	40014400 	.word	0x40014400
 8003258:	40014800 	.word	0x40014800

0800325c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b086      	sub	sp, #24
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003266:	2300      	movs	r3, #0
 8003268:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003278:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800327c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	693a      	ldr	r2, [r7, #16]
 8003284:	4313      	orrs	r3, r2
 8003286:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800328e:	f023 0307 	bic.w	r3, r3, #7
 8003292:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	693a      	ldr	r2, [r7, #16]
 800329a:	4313      	orrs	r3, r2
 800329c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	693a      	ldr	r2, [r7, #16]
 80032a4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	4a4a      	ldr	r2, [pc, #296]	; (80033d4 <TIM_SlaveTimer_SetConfig+0x178>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	f000 808a 	beq.w	80033c6 <TIM_SlaveTimer_SetConfig+0x16a>
 80032b2:	4a48      	ldr	r2, [pc, #288]	; (80033d4 <TIM_SlaveTimer_SetConfig+0x178>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	f200 8083 	bhi.w	80033c0 <TIM_SlaveTimer_SetConfig+0x164>
 80032ba:	4a47      	ldr	r2, [pc, #284]	; (80033d8 <TIM_SlaveTimer_SetConfig+0x17c>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	f000 8082 	beq.w	80033c6 <TIM_SlaveTimer_SetConfig+0x16a>
 80032c2:	4a45      	ldr	r2, [pc, #276]	; (80033d8 <TIM_SlaveTimer_SetConfig+0x17c>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d87b      	bhi.n	80033c0 <TIM_SlaveTimer_SetConfig+0x164>
 80032c8:	4a44      	ldr	r2, [pc, #272]	; (80033dc <TIM_SlaveTimer_SetConfig+0x180>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d07b      	beq.n	80033c6 <TIM_SlaveTimer_SetConfig+0x16a>
 80032ce:	4a43      	ldr	r2, [pc, #268]	; (80033dc <TIM_SlaveTimer_SetConfig+0x180>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d875      	bhi.n	80033c0 <TIM_SlaveTimer_SetConfig+0x164>
 80032d4:	4a42      	ldr	r2, [pc, #264]	; (80033e0 <TIM_SlaveTimer_SetConfig+0x184>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d075      	beq.n	80033c6 <TIM_SlaveTimer_SetConfig+0x16a>
 80032da:	4a41      	ldr	r2, [pc, #260]	; (80033e0 <TIM_SlaveTimer_SetConfig+0x184>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d86f      	bhi.n	80033c0 <TIM_SlaveTimer_SetConfig+0x164>
 80032e0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80032e4:	d06f      	beq.n	80033c6 <TIM_SlaveTimer_SetConfig+0x16a>
 80032e6:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80032ea:	d869      	bhi.n	80033c0 <TIM_SlaveTimer_SetConfig+0x164>
 80032ec:	2b70      	cmp	r3, #112	; 0x70
 80032ee:	d01a      	beq.n	8003326 <TIM_SlaveTimer_SetConfig+0xca>
 80032f0:	2b70      	cmp	r3, #112	; 0x70
 80032f2:	d865      	bhi.n	80033c0 <TIM_SlaveTimer_SetConfig+0x164>
 80032f4:	2b60      	cmp	r3, #96	; 0x60
 80032f6:	d059      	beq.n	80033ac <TIM_SlaveTimer_SetConfig+0x150>
 80032f8:	2b60      	cmp	r3, #96	; 0x60
 80032fa:	d861      	bhi.n	80033c0 <TIM_SlaveTimer_SetConfig+0x164>
 80032fc:	2b50      	cmp	r3, #80	; 0x50
 80032fe:	d04b      	beq.n	8003398 <TIM_SlaveTimer_SetConfig+0x13c>
 8003300:	2b50      	cmp	r3, #80	; 0x50
 8003302:	d85d      	bhi.n	80033c0 <TIM_SlaveTimer_SetConfig+0x164>
 8003304:	2b40      	cmp	r3, #64	; 0x40
 8003306:	d019      	beq.n	800333c <TIM_SlaveTimer_SetConfig+0xe0>
 8003308:	2b40      	cmp	r3, #64	; 0x40
 800330a:	d859      	bhi.n	80033c0 <TIM_SlaveTimer_SetConfig+0x164>
 800330c:	2b30      	cmp	r3, #48	; 0x30
 800330e:	d05a      	beq.n	80033c6 <TIM_SlaveTimer_SetConfig+0x16a>
 8003310:	2b30      	cmp	r3, #48	; 0x30
 8003312:	d855      	bhi.n	80033c0 <TIM_SlaveTimer_SetConfig+0x164>
 8003314:	2b20      	cmp	r3, #32
 8003316:	d056      	beq.n	80033c6 <TIM_SlaveTimer_SetConfig+0x16a>
 8003318:	2b20      	cmp	r3, #32
 800331a:	d851      	bhi.n	80033c0 <TIM_SlaveTimer_SetConfig+0x164>
 800331c:	2b00      	cmp	r3, #0
 800331e:	d052      	beq.n	80033c6 <TIM_SlaveTimer_SetConfig+0x16a>
 8003320:	2b10      	cmp	r3, #16
 8003322:	d050      	beq.n	80033c6 <TIM_SlaveTimer_SetConfig+0x16a>
 8003324:	e04c      	b.n	80033c0 <TIM_SlaveTimer_SetConfig+0x164>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6818      	ldr	r0, [r3, #0]
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	68d9      	ldr	r1, [r3, #12]
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	689a      	ldr	r2, [r3, #8]
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	691b      	ldr	r3, [r3, #16]
 8003336:	f000 f9ef 	bl	8003718 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 800333a:	e045      	b.n	80033c8 <TIM_SlaveTimer_SetConfig+0x16c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2b05      	cmp	r3, #5
 8003342:	d004      	beq.n	800334e <TIM_SlaveTimer_SetConfig+0xf2>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8003348:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 800334c:	d101      	bne.n	8003352 <TIM_SlaveTimer_SetConfig+0xf6>
      {
        return HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e03b      	b.n	80033ca <TIM_SlaveTimer_SetConfig+0x16e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	6a1b      	ldr	r3, [r3, #32]
 8003358:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	6a1a      	ldr	r2, [r3, #32]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f022 0201 	bic.w	r2, r2, #1
 8003368:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	699b      	ldr	r3, [r3, #24]
 8003370:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003378:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	691b      	ldr	r3, [r3, #16]
 800337e:	011b      	lsls	r3, r3, #4
 8003380:	68ba      	ldr	r2, [r7, #8]
 8003382:	4313      	orrs	r3, r2
 8003384:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	68ba      	ldr	r2, [r7, #8]
 800338c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	621a      	str	r2, [r3, #32]
      break;
 8003396:	e017      	b.n	80033c8 <TIM_SlaveTimer_SetConfig+0x16c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6818      	ldr	r0, [r3, #0]
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	6899      	ldr	r1, [r3, #8]
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	691b      	ldr	r3, [r3, #16]
 80033a4:	461a      	mov	r2, r3
 80033a6:	f000 f885 	bl	80034b4 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80033aa:	e00d      	b.n	80033c8 <TIM_SlaveTimer_SetConfig+0x16c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6818      	ldr	r0, [r3, #0]
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	6899      	ldr	r1, [r3, #8]
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	691b      	ldr	r3, [r3, #16]
 80033b8:	461a      	mov	r2, r3
 80033ba:	f000 f8e7 	bl	800358c <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80033be:	e003      	b.n	80033c8 <TIM_SlaveTimer_SetConfig+0x16c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	75fb      	strb	r3, [r7, #23]
      break;
 80033c4:	e000      	b.n	80033c8 <TIM_SlaveTimer_SetConfig+0x16c>
      break;
 80033c6:	bf00      	nop
  }

  return status;
 80033c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3718      	adds	r7, #24
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	00100070 	.word	0x00100070
 80033d8:	00100040 	.word	0x00100040
 80033dc:	00100030 	.word	0x00100030
 80033e0:	00100020 	.word	0x00100020

080033e4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b087      	sub	sp, #28
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	60f8      	str	r0, [r7, #12]
 80033ec:	60b9      	str	r1, [r7, #8]
 80033ee:	607a      	str	r2, [r7, #4]
 80033f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	6a1b      	ldr	r3, [r3, #32]
 80033f6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6a1b      	ldr	r3, [r3, #32]
 80033fc:	f023 0201 	bic.w	r2, r3, #1
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	699b      	ldr	r3, [r3, #24]
 8003408:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	4a24      	ldr	r2, [pc, #144]	; (80034a0 <TIM_TI1_SetConfig+0xbc>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d013      	beq.n	800343a <TIM_TI1_SetConfig+0x56>
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003418:	d00f      	beq.n	800343a <TIM_TI1_SetConfig+0x56>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	4a21      	ldr	r2, [pc, #132]	; (80034a4 <TIM_TI1_SetConfig+0xc0>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d00b      	beq.n	800343a <TIM_TI1_SetConfig+0x56>
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	4a20      	ldr	r2, [pc, #128]	; (80034a8 <TIM_TI1_SetConfig+0xc4>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d007      	beq.n	800343a <TIM_TI1_SetConfig+0x56>
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	4a1f      	ldr	r2, [pc, #124]	; (80034ac <TIM_TI1_SetConfig+0xc8>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d003      	beq.n	800343a <TIM_TI1_SetConfig+0x56>
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	4a1e      	ldr	r2, [pc, #120]	; (80034b0 <TIM_TI1_SetConfig+0xcc>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d101      	bne.n	800343e <TIM_TI1_SetConfig+0x5a>
 800343a:	2301      	movs	r3, #1
 800343c:	e000      	b.n	8003440 <TIM_TI1_SetConfig+0x5c>
 800343e:	2300      	movs	r3, #0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d008      	beq.n	8003456 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	f023 0303 	bic.w	r3, r3, #3
 800344a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800344c:	697a      	ldr	r2, [r7, #20]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4313      	orrs	r3, r2
 8003452:	617b      	str	r3, [r7, #20]
 8003454:	e003      	b.n	800345e <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	f043 0301 	orr.w	r3, r3, #1
 800345c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003464:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	011b      	lsls	r3, r3, #4
 800346a:	b2db      	uxtb	r3, r3
 800346c:	697a      	ldr	r2, [r7, #20]
 800346e:	4313      	orrs	r3, r2
 8003470:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	f023 030a 	bic.w	r3, r3, #10
 8003478:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	f003 030a 	and.w	r3, r3, #10
 8003480:	693a      	ldr	r2, [r7, #16]
 8003482:	4313      	orrs	r3, r2
 8003484:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	697a      	ldr	r2, [r7, #20]
 800348a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	693a      	ldr	r2, [r7, #16]
 8003490:	621a      	str	r2, [r3, #32]
}
 8003492:	bf00      	nop
 8003494:	371c      	adds	r7, #28
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	40012c00 	.word	0x40012c00
 80034a4:	40000400 	.word	0x40000400
 80034a8:	40000800 	.word	0x40000800
 80034ac:	40013400 	.word	0x40013400
 80034b0:	40014000 	.word	0x40014000

080034b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b087      	sub	sp, #28
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	60f8      	str	r0, [r7, #12]
 80034bc:	60b9      	str	r1, [r7, #8]
 80034be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6a1b      	ldr	r3, [r3, #32]
 80034c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6a1b      	ldr	r3, [r3, #32]
 80034ca:	f023 0201 	bic.w	r2, r3, #1
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80034de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	011b      	lsls	r3, r3, #4
 80034e4:	693a      	ldr	r2, [r7, #16]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	f023 030a 	bic.w	r3, r3, #10
 80034f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80034f2:	697a      	ldr	r2, [r7, #20]
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	693a      	ldr	r2, [r7, #16]
 80034fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	697a      	ldr	r2, [r7, #20]
 8003504:	621a      	str	r2, [r3, #32]
}
 8003506:	bf00      	nop
 8003508:	371c      	adds	r7, #28
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr

08003512 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003512:	b480      	push	{r7}
 8003514:	b087      	sub	sp, #28
 8003516:	af00      	add	r7, sp, #0
 8003518:	60f8      	str	r0, [r7, #12]
 800351a:	60b9      	str	r1, [r7, #8]
 800351c:	607a      	str	r2, [r7, #4]
 800351e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	6a1b      	ldr	r3, [r3, #32]
 800352a:	f023 0210 	bic.w	r2, r3, #16
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	699b      	ldr	r3, [r3, #24]
 8003536:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800353e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	021b      	lsls	r3, r3, #8
 8003544:	693a      	ldr	r2, [r7, #16]
 8003546:	4313      	orrs	r3, r2
 8003548:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003550:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	031b      	lsls	r3, r3, #12
 8003556:	b29b      	uxth	r3, r3
 8003558:	693a      	ldr	r2, [r7, #16]
 800355a:	4313      	orrs	r3, r2
 800355c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003564:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	011b      	lsls	r3, r3, #4
 800356a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800356e:	697a      	ldr	r2, [r7, #20]
 8003570:	4313      	orrs	r3, r2
 8003572:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	697a      	ldr	r2, [r7, #20]
 800357e:	621a      	str	r2, [r3, #32]
}
 8003580:	bf00      	nop
 8003582:	371c      	adds	r7, #28
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr

0800358c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800358c:	b480      	push	{r7}
 800358e:	b087      	sub	sp, #28
 8003590:	af00      	add	r7, sp, #0
 8003592:	60f8      	str	r0, [r7, #12]
 8003594:	60b9      	str	r1, [r7, #8]
 8003596:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6a1b      	ldr	r3, [r3, #32]
 800359c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6a1b      	ldr	r3, [r3, #32]
 80035a2:	f023 0210 	bic.w	r2, r3, #16
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80035b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	031b      	lsls	r3, r3, #12
 80035bc:	693a      	ldr	r2, [r7, #16]
 80035be:	4313      	orrs	r3, r2
 80035c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80035c8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	011b      	lsls	r3, r3, #4
 80035ce:	697a      	ldr	r2, [r7, #20]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	693a      	ldr	r2, [r7, #16]
 80035d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	697a      	ldr	r2, [r7, #20]
 80035de:	621a      	str	r2, [r3, #32]
}
 80035e0:	bf00      	nop
 80035e2:	371c      	adds	r7, #28
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b087      	sub	sp, #28
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
 80035f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6a1b      	ldr	r3, [r3, #32]
 80035fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6a1b      	ldr	r3, [r3, #32]
 8003604:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	69db      	ldr	r3, [r3, #28]
 8003610:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	f023 0303 	bic.w	r3, r3, #3
 8003618:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800361a:	693a      	ldr	r2, [r7, #16]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4313      	orrs	r3, r2
 8003620:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003628:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	011b      	lsls	r3, r3, #4
 800362e:	b2db      	uxtb	r3, r3
 8003630:	693a      	ldr	r2, [r7, #16]
 8003632:	4313      	orrs	r3, r2
 8003634:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800363c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	021b      	lsls	r3, r3, #8
 8003642:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8003646:	697a      	ldr	r2, [r7, #20]
 8003648:	4313      	orrs	r3, r2
 800364a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	693a      	ldr	r2, [r7, #16]
 8003650:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	697a      	ldr	r2, [r7, #20]
 8003656:	621a      	str	r2, [r3, #32]
}
 8003658:	bf00      	nop
 800365a:	371c      	adds	r7, #28
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr

08003664 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003664:	b480      	push	{r7}
 8003666:	b087      	sub	sp, #28
 8003668:	af00      	add	r7, sp, #0
 800366a:	60f8      	str	r0, [r7, #12]
 800366c:	60b9      	str	r1, [r7, #8]
 800366e:	607a      	str	r2, [r7, #4]
 8003670:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6a1b      	ldr	r3, [r3, #32]
 8003676:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6a1b      	ldr	r3, [r3, #32]
 800367c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	69db      	ldr	r3, [r3, #28]
 8003688:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003690:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	021b      	lsls	r3, r3, #8
 8003696:	693a      	ldr	r2, [r7, #16]
 8003698:	4313      	orrs	r3, r2
 800369a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80036a2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	031b      	lsls	r3, r3, #12
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80036b6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	031b      	lsls	r3, r3, #12
 80036bc:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80036c0:	697a      	ldr	r2, [r7, #20]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	693a      	ldr	r2, [r7, #16]
 80036ca:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	697a      	ldr	r2, [r7, #20]
 80036d0:	621a      	str	r2, [r3, #32]
}
 80036d2:	bf00      	nop
 80036d4:	371c      	adds	r7, #28
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr

080036de <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80036de:	b480      	push	{r7}
 80036e0:	b085      	sub	sp, #20
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	6078      	str	r0, [r7, #4]
 80036e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80036f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036fa:	683a      	ldr	r2, [r7, #0]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	4313      	orrs	r3, r2
 8003700:	f043 0307 	orr.w	r3, r3, #7
 8003704:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	68fa      	ldr	r2, [r7, #12]
 800370a:	609a      	str	r2, [r3, #8]
}
 800370c:	bf00      	nop
 800370e:	3714      	adds	r7, #20
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr

08003718 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003718:	b480      	push	{r7}
 800371a:	b087      	sub	sp, #28
 800371c:	af00      	add	r7, sp, #0
 800371e:	60f8      	str	r0, [r7, #12]
 8003720:	60b9      	str	r1, [r7, #8]
 8003722:	607a      	str	r2, [r7, #4]
 8003724:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003732:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	021a      	lsls	r2, r3, #8
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	431a      	orrs	r2, r3
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	4313      	orrs	r3, r2
 8003740:	697a      	ldr	r2, [r7, #20]
 8003742:	4313      	orrs	r3, r2
 8003744:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	697a      	ldr	r2, [r7, #20]
 800374a:	609a      	str	r2, [r3, #8]
}
 800374c:	bf00      	nop
 800374e:	371c      	adds	r7, #28
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003758:	b480      	push	{r7}
 800375a:	b087      	sub	sp, #28
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	f003 031f 	and.w	r3, r3, #31
 800376a:	2201      	movs	r2, #1
 800376c:	fa02 f303 	lsl.w	r3, r2, r3
 8003770:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	6a1a      	ldr	r2, [r3, #32]
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	43db      	mvns	r3, r3
 800377a:	401a      	ands	r2, r3
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6a1a      	ldr	r2, [r3, #32]
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	f003 031f 	and.w	r3, r3, #31
 800378a:	6879      	ldr	r1, [r7, #4]
 800378c:	fa01 f303 	lsl.w	r3, r1, r3
 8003790:	431a      	orrs	r2, r3
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	621a      	str	r2, [r3, #32]
}
 8003796:	bf00      	nop
 8003798:	371c      	adds	r7, #28
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
	...

080037a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b085      	sub	sp, #20
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d101      	bne.n	80037bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037b8:	2302      	movs	r3, #2
 80037ba:	e065      	b.n	8003888 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2202      	movs	r2, #2
 80037c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a2c      	ldr	r2, [pc, #176]	; (8003894 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d004      	beq.n	80037f0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a2b      	ldr	r2, [pc, #172]	; (8003898 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d108      	bne.n	8003802 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80037f6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	68fa      	ldr	r2, [r7, #12]
 80037fe:	4313      	orrs	r3, r2
 8003800:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8003808:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800380c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	68fa      	ldr	r2, [r7, #12]
 8003814:	4313      	orrs	r3, r2
 8003816:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68fa      	ldr	r2, [r7, #12]
 800381e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a1b      	ldr	r2, [pc, #108]	; (8003894 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d018      	beq.n	800385c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003832:	d013      	beq.n	800385c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a18      	ldr	r2, [pc, #96]	; (800389c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d00e      	beq.n	800385c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a17      	ldr	r2, [pc, #92]	; (80038a0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d009      	beq.n	800385c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a12      	ldr	r2, [pc, #72]	; (8003898 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d004      	beq.n	800385c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a13      	ldr	r2, [pc, #76]	; (80038a4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d10c      	bne.n	8003876 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003862:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	68ba      	ldr	r2, [r7, #8]
 800386a:	4313      	orrs	r3, r2
 800386c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	68ba      	ldr	r2, [r7, #8]
 8003874:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2201      	movs	r2, #1
 800387a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003886:	2300      	movs	r3, #0
}
 8003888:	4618      	mov	r0, r3
 800388a:	3714      	adds	r7, #20
 800388c:	46bd      	mov	sp, r7
 800388e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003892:	4770      	bx	lr
 8003894:	40012c00 	.word	0x40012c00
 8003898:	40013400 	.word	0x40013400
 800389c:	40000400 	.word	0x40000400
 80038a0:	40000800 	.word	0x40000800
 80038a4:	40014000 	.word	0x40014000

080038a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80038b0:	bf00      	nop
 80038b2:	370c      	adds	r7, #12
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr

080038bc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80038c4:	bf00      	nop
 80038c6:	370c      	adds	r7, #12
 80038c8:	46bd      	mov	sp, r7
 80038ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ce:	4770      	bx	lr

080038d0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80038d8:	bf00      	nop
 80038da:	370c      	adds	r7, #12
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr

080038e4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80038ec:	bf00      	nop
 80038ee:	370c      	adds	r7, #12
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr

080038f8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8003900:	bf00      	nop
 8003902:	370c      	adds	r7, #12
 8003904:	46bd      	mov	sp, r7
 8003906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390a:	4770      	bx	lr

0800390c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8003914:	bf00      	nop
 8003916:	370c      	adds	r7, #12
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr

08003920 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8003928:	bf00      	nop
 800392a:	370c      	adds	r7, #12
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b082      	sub	sp, #8
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d101      	bne.n	8003946 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e042      	b.n	80039cc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800394c:	2b00      	cmp	r3, #0
 800394e:	d106      	bne.n	800395e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	f7fd f905 	bl	8000b68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2224      	movs	r2, #36	; 0x24
 8003962:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f022 0201 	bic.w	r2, r2, #1
 8003974:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800397a:	2b00      	cmp	r3, #0
 800397c:	d002      	beq.n	8003984 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f000 faf4 	bl	8003f6c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f000 f825 	bl	80039d4 <UART_SetConfig>
 800398a:	4603      	mov	r3, r0
 800398c:	2b01      	cmp	r3, #1
 800398e:	d101      	bne.n	8003994 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e01b      	b.n	80039cc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	685a      	ldr	r2, [r3, #4]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	689a      	ldr	r2, [r3, #8]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f042 0201 	orr.w	r2, r2, #1
 80039c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f000 fb73 	bl	80040b0 <UART_CheckIdleState>
 80039ca:	4603      	mov	r3, r0
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3708      	adds	r7, #8
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}

080039d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039d8:	b08c      	sub	sp, #48	; 0x30
 80039da:	af00      	add	r7, sp, #0
 80039dc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80039de:	2300      	movs	r3, #0
 80039e0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	689a      	ldr	r2, [r3, #8]
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	691b      	ldr	r3, [r3, #16]
 80039ec:	431a      	orrs	r2, r3
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	695b      	ldr	r3, [r3, #20]
 80039f2:	431a      	orrs	r2, r3
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	69db      	ldr	r3, [r3, #28]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	4bab      	ldr	r3, [pc, #684]	; (8003cb0 <UART_SetConfig+0x2dc>)
 8003a04:	4013      	ands	r3, r2
 8003a06:	697a      	ldr	r2, [r7, #20]
 8003a08:	6812      	ldr	r2, [r2, #0]
 8003a0a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003a0c:	430b      	orrs	r3, r1
 8003a0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	68da      	ldr	r2, [r3, #12]
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	430a      	orrs	r2, r1
 8003a24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	699b      	ldr	r3, [r3, #24]
 8003a2a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4aa0      	ldr	r2, [pc, #640]	; (8003cb4 <UART_SetConfig+0x2e0>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d004      	beq.n	8003a40 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	6a1b      	ldr	r3, [r3, #32]
 8003a3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003a4a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003a4e:	697a      	ldr	r2, [r7, #20]
 8003a50:	6812      	ldr	r2, [r2, #0]
 8003a52:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003a54:	430b      	orrs	r3, r1
 8003a56:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a5e:	f023 010f 	bic.w	r1, r3, #15
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	430a      	orrs	r2, r1
 8003a6c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a91      	ldr	r2, [pc, #580]	; (8003cb8 <UART_SetConfig+0x2e4>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d125      	bne.n	8003ac4 <UART_SetConfig+0xf0>
 8003a78:	4b90      	ldr	r3, [pc, #576]	; (8003cbc <UART_SetConfig+0x2e8>)
 8003a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a7e:	f003 0303 	and.w	r3, r3, #3
 8003a82:	2b03      	cmp	r3, #3
 8003a84:	d81a      	bhi.n	8003abc <UART_SetConfig+0xe8>
 8003a86:	a201      	add	r2, pc, #4	; (adr r2, 8003a8c <UART_SetConfig+0xb8>)
 8003a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a8c:	08003a9d 	.word	0x08003a9d
 8003a90:	08003aad 	.word	0x08003aad
 8003a94:	08003aa5 	.word	0x08003aa5
 8003a98:	08003ab5 	.word	0x08003ab5
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003aa2:	e0d6      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003aa4:	2302      	movs	r3, #2
 8003aa6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003aaa:	e0d2      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003aac:	2304      	movs	r3, #4
 8003aae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ab2:	e0ce      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003ab4:	2308      	movs	r3, #8
 8003ab6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003aba:	e0ca      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003abc:	2310      	movs	r3, #16
 8003abe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ac2:	e0c6      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a7d      	ldr	r2, [pc, #500]	; (8003cc0 <UART_SetConfig+0x2ec>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d138      	bne.n	8003b40 <UART_SetConfig+0x16c>
 8003ace:	4b7b      	ldr	r3, [pc, #492]	; (8003cbc <UART_SetConfig+0x2e8>)
 8003ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ad4:	f003 030c 	and.w	r3, r3, #12
 8003ad8:	2b0c      	cmp	r3, #12
 8003ada:	d82d      	bhi.n	8003b38 <UART_SetConfig+0x164>
 8003adc:	a201      	add	r2, pc, #4	; (adr r2, 8003ae4 <UART_SetConfig+0x110>)
 8003ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ae2:	bf00      	nop
 8003ae4:	08003b19 	.word	0x08003b19
 8003ae8:	08003b39 	.word	0x08003b39
 8003aec:	08003b39 	.word	0x08003b39
 8003af0:	08003b39 	.word	0x08003b39
 8003af4:	08003b29 	.word	0x08003b29
 8003af8:	08003b39 	.word	0x08003b39
 8003afc:	08003b39 	.word	0x08003b39
 8003b00:	08003b39 	.word	0x08003b39
 8003b04:	08003b21 	.word	0x08003b21
 8003b08:	08003b39 	.word	0x08003b39
 8003b0c:	08003b39 	.word	0x08003b39
 8003b10:	08003b39 	.word	0x08003b39
 8003b14:	08003b31 	.word	0x08003b31
 8003b18:	2300      	movs	r3, #0
 8003b1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b1e:	e098      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003b20:	2302      	movs	r3, #2
 8003b22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b26:	e094      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003b28:	2304      	movs	r3, #4
 8003b2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b2e:	e090      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003b30:	2308      	movs	r3, #8
 8003b32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b36:	e08c      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003b38:	2310      	movs	r3, #16
 8003b3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b3e:	e088      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a5f      	ldr	r2, [pc, #380]	; (8003cc4 <UART_SetConfig+0x2f0>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d125      	bne.n	8003b96 <UART_SetConfig+0x1c2>
 8003b4a:	4b5c      	ldr	r3, [pc, #368]	; (8003cbc <UART_SetConfig+0x2e8>)
 8003b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b50:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003b54:	2b30      	cmp	r3, #48	; 0x30
 8003b56:	d016      	beq.n	8003b86 <UART_SetConfig+0x1b2>
 8003b58:	2b30      	cmp	r3, #48	; 0x30
 8003b5a:	d818      	bhi.n	8003b8e <UART_SetConfig+0x1ba>
 8003b5c:	2b20      	cmp	r3, #32
 8003b5e:	d00a      	beq.n	8003b76 <UART_SetConfig+0x1a2>
 8003b60:	2b20      	cmp	r3, #32
 8003b62:	d814      	bhi.n	8003b8e <UART_SetConfig+0x1ba>
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d002      	beq.n	8003b6e <UART_SetConfig+0x19a>
 8003b68:	2b10      	cmp	r3, #16
 8003b6a:	d008      	beq.n	8003b7e <UART_SetConfig+0x1aa>
 8003b6c:	e00f      	b.n	8003b8e <UART_SetConfig+0x1ba>
 8003b6e:	2300      	movs	r3, #0
 8003b70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b74:	e06d      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003b76:	2302      	movs	r3, #2
 8003b78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b7c:	e069      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003b7e:	2304      	movs	r3, #4
 8003b80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b84:	e065      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003b86:	2308      	movs	r3, #8
 8003b88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b8c:	e061      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003b8e:	2310      	movs	r3, #16
 8003b90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b94:	e05d      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a4b      	ldr	r2, [pc, #300]	; (8003cc8 <UART_SetConfig+0x2f4>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d125      	bne.n	8003bec <UART_SetConfig+0x218>
 8003ba0:	4b46      	ldr	r3, [pc, #280]	; (8003cbc <UART_SetConfig+0x2e8>)
 8003ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ba6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003baa:	2bc0      	cmp	r3, #192	; 0xc0
 8003bac:	d016      	beq.n	8003bdc <UART_SetConfig+0x208>
 8003bae:	2bc0      	cmp	r3, #192	; 0xc0
 8003bb0:	d818      	bhi.n	8003be4 <UART_SetConfig+0x210>
 8003bb2:	2b80      	cmp	r3, #128	; 0x80
 8003bb4:	d00a      	beq.n	8003bcc <UART_SetConfig+0x1f8>
 8003bb6:	2b80      	cmp	r3, #128	; 0x80
 8003bb8:	d814      	bhi.n	8003be4 <UART_SetConfig+0x210>
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d002      	beq.n	8003bc4 <UART_SetConfig+0x1f0>
 8003bbe:	2b40      	cmp	r3, #64	; 0x40
 8003bc0:	d008      	beq.n	8003bd4 <UART_SetConfig+0x200>
 8003bc2:	e00f      	b.n	8003be4 <UART_SetConfig+0x210>
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003bca:	e042      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003bcc:	2302      	movs	r3, #2
 8003bce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003bd2:	e03e      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003bd4:	2304      	movs	r3, #4
 8003bd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003bda:	e03a      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003bdc:	2308      	movs	r3, #8
 8003bde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003be2:	e036      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003be4:	2310      	movs	r3, #16
 8003be6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003bea:	e032      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a30      	ldr	r2, [pc, #192]	; (8003cb4 <UART_SetConfig+0x2e0>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d12a      	bne.n	8003c4c <UART_SetConfig+0x278>
 8003bf6:	4b31      	ldr	r3, [pc, #196]	; (8003cbc <UART_SetConfig+0x2e8>)
 8003bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bfc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003c00:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003c04:	d01a      	beq.n	8003c3c <UART_SetConfig+0x268>
 8003c06:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003c0a:	d81b      	bhi.n	8003c44 <UART_SetConfig+0x270>
 8003c0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c10:	d00c      	beq.n	8003c2c <UART_SetConfig+0x258>
 8003c12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c16:	d815      	bhi.n	8003c44 <UART_SetConfig+0x270>
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d003      	beq.n	8003c24 <UART_SetConfig+0x250>
 8003c1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c20:	d008      	beq.n	8003c34 <UART_SetConfig+0x260>
 8003c22:	e00f      	b.n	8003c44 <UART_SetConfig+0x270>
 8003c24:	2300      	movs	r3, #0
 8003c26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003c2a:	e012      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003c2c:	2302      	movs	r3, #2
 8003c2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003c32:	e00e      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003c34:	2304      	movs	r3, #4
 8003c36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003c3a:	e00a      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003c3c:	2308      	movs	r3, #8
 8003c3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003c42:	e006      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003c44:	2310      	movs	r3, #16
 8003c46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003c4a:	e002      	b.n	8003c52 <UART_SetConfig+0x27e>
 8003c4c:	2310      	movs	r3, #16
 8003c4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a17      	ldr	r2, [pc, #92]	; (8003cb4 <UART_SetConfig+0x2e0>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	f040 80a8 	bne.w	8003dae <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003c5e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003c62:	2b08      	cmp	r3, #8
 8003c64:	d834      	bhi.n	8003cd0 <UART_SetConfig+0x2fc>
 8003c66:	a201      	add	r2, pc, #4	; (adr r2, 8003c6c <UART_SetConfig+0x298>)
 8003c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c6c:	08003c91 	.word	0x08003c91
 8003c70:	08003cd1 	.word	0x08003cd1
 8003c74:	08003c99 	.word	0x08003c99
 8003c78:	08003cd1 	.word	0x08003cd1
 8003c7c:	08003c9f 	.word	0x08003c9f
 8003c80:	08003cd1 	.word	0x08003cd1
 8003c84:	08003cd1 	.word	0x08003cd1
 8003c88:	08003cd1 	.word	0x08003cd1
 8003c8c:	08003ca7 	.word	0x08003ca7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c90:	f7fe f962 	bl	8001f58 <HAL_RCC_GetPCLK1Freq>
 8003c94:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003c96:	e021      	b.n	8003cdc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c98:	4b0c      	ldr	r3, [pc, #48]	; (8003ccc <UART_SetConfig+0x2f8>)
 8003c9a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003c9c:	e01e      	b.n	8003cdc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c9e:	f7fe f8ed 	bl	8001e7c <HAL_RCC_GetSysClockFreq>
 8003ca2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003ca4:	e01a      	b.n	8003cdc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ca6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003caa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003cac:	e016      	b.n	8003cdc <UART_SetConfig+0x308>
 8003cae:	bf00      	nop
 8003cb0:	cfff69f3 	.word	0xcfff69f3
 8003cb4:	40008000 	.word	0x40008000
 8003cb8:	40013800 	.word	0x40013800
 8003cbc:	40021000 	.word	0x40021000
 8003cc0:	40004400 	.word	0x40004400
 8003cc4:	40004800 	.word	0x40004800
 8003cc8:	40004c00 	.word	0x40004c00
 8003ccc:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003cda:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	f000 812a 	beq.w	8003f38 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce8:	4a9e      	ldr	r2, [pc, #632]	; (8003f64 <UART_SetConfig+0x590>)
 8003cea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003cee:	461a      	mov	r2, r3
 8003cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf2:	fbb3 f3f2 	udiv	r3, r3, r2
 8003cf6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	685a      	ldr	r2, [r3, #4]
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	005b      	lsls	r3, r3, #1
 8003d00:	4413      	add	r3, r2
 8003d02:	69ba      	ldr	r2, [r7, #24]
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d305      	bcc.n	8003d14 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003d0e:	69ba      	ldr	r2, [r7, #24]
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d903      	bls.n	8003d1c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003d1a:	e10d      	b.n	8003f38 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d1e:	2200      	movs	r2, #0
 8003d20:	60bb      	str	r3, [r7, #8]
 8003d22:	60fa      	str	r2, [r7, #12]
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d28:	4a8e      	ldr	r2, [pc, #568]	; (8003f64 <UART_SetConfig+0x590>)
 8003d2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	2200      	movs	r2, #0
 8003d32:	603b      	str	r3, [r7, #0]
 8003d34:	607a      	str	r2, [r7, #4]
 8003d36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d3a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003d3e:	f7fc fabf 	bl	80002c0 <__aeabi_uldivmod>
 8003d42:	4602      	mov	r2, r0
 8003d44:	460b      	mov	r3, r1
 8003d46:	4610      	mov	r0, r2
 8003d48:	4619      	mov	r1, r3
 8003d4a:	f04f 0200 	mov.w	r2, #0
 8003d4e:	f04f 0300 	mov.w	r3, #0
 8003d52:	020b      	lsls	r3, r1, #8
 8003d54:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003d58:	0202      	lsls	r2, r0, #8
 8003d5a:	6979      	ldr	r1, [r7, #20]
 8003d5c:	6849      	ldr	r1, [r1, #4]
 8003d5e:	0849      	lsrs	r1, r1, #1
 8003d60:	2000      	movs	r0, #0
 8003d62:	460c      	mov	r4, r1
 8003d64:	4605      	mov	r5, r0
 8003d66:	eb12 0804 	adds.w	r8, r2, r4
 8003d6a:	eb43 0905 	adc.w	r9, r3, r5
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	469a      	mov	sl, r3
 8003d76:	4693      	mov	fp, r2
 8003d78:	4652      	mov	r2, sl
 8003d7a:	465b      	mov	r3, fp
 8003d7c:	4640      	mov	r0, r8
 8003d7e:	4649      	mov	r1, r9
 8003d80:	f7fc fa9e 	bl	80002c0 <__aeabi_uldivmod>
 8003d84:	4602      	mov	r2, r0
 8003d86:	460b      	mov	r3, r1
 8003d88:	4613      	mov	r3, r2
 8003d8a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003d8c:	6a3b      	ldr	r3, [r7, #32]
 8003d8e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d92:	d308      	bcc.n	8003da6 <UART_SetConfig+0x3d2>
 8003d94:	6a3b      	ldr	r3, [r7, #32]
 8003d96:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d9a:	d204      	bcs.n	8003da6 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	6a3a      	ldr	r2, [r7, #32]
 8003da2:	60da      	str	r2, [r3, #12]
 8003da4:	e0c8      	b.n	8003f38 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003dac:	e0c4      	b.n	8003f38 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	69db      	ldr	r3, [r3, #28]
 8003db2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003db6:	d167      	bne.n	8003e88 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003db8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003dbc:	2b08      	cmp	r3, #8
 8003dbe:	d828      	bhi.n	8003e12 <UART_SetConfig+0x43e>
 8003dc0:	a201      	add	r2, pc, #4	; (adr r2, 8003dc8 <UART_SetConfig+0x3f4>)
 8003dc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dc6:	bf00      	nop
 8003dc8:	08003ded 	.word	0x08003ded
 8003dcc:	08003df5 	.word	0x08003df5
 8003dd0:	08003dfd 	.word	0x08003dfd
 8003dd4:	08003e13 	.word	0x08003e13
 8003dd8:	08003e03 	.word	0x08003e03
 8003ddc:	08003e13 	.word	0x08003e13
 8003de0:	08003e13 	.word	0x08003e13
 8003de4:	08003e13 	.word	0x08003e13
 8003de8:	08003e0b 	.word	0x08003e0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003dec:	f7fe f8b4 	bl	8001f58 <HAL_RCC_GetPCLK1Freq>
 8003df0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003df2:	e014      	b.n	8003e1e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003df4:	f7fe f8c6 	bl	8001f84 <HAL_RCC_GetPCLK2Freq>
 8003df8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003dfa:	e010      	b.n	8003e1e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003dfc:	4b5a      	ldr	r3, [pc, #360]	; (8003f68 <UART_SetConfig+0x594>)
 8003dfe:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003e00:	e00d      	b.n	8003e1e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e02:	f7fe f83b 	bl	8001e7c <HAL_RCC_GetSysClockFreq>
 8003e06:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003e08:	e009      	b.n	8003e1e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e0e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003e10:	e005      	b.n	8003e1e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003e12:	2300      	movs	r3, #0
 8003e14:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003e1c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	f000 8089 	beq.w	8003f38 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2a:	4a4e      	ldr	r2, [pc, #312]	; (8003f64 <UART_SetConfig+0x590>)
 8003e2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e30:	461a      	mov	r2, r3
 8003e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e34:	fbb3 f3f2 	udiv	r3, r3, r2
 8003e38:	005a      	lsls	r2, r3, #1
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	085b      	lsrs	r3, r3, #1
 8003e40:	441a      	add	r2, r3
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e4a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e4c:	6a3b      	ldr	r3, [r7, #32]
 8003e4e:	2b0f      	cmp	r3, #15
 8003e50:	d916      	bls.n	8003e80 <UART_SetConfig+0x4ac>
 8003e52:	6a3b      	ldr	r3, [r7, #32]
 8003e54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e58:	d212      	bcs.n	8003e80 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003e5a:	6a3b      	ldr	r3, [r7, #32]
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	f023 030f 	bic.w	r3, r3, #15
 8003e62:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003e64:	6a3b      	ldr	r3, [r7, #32]
 8003e66:	085b      	lsrs	r3, r3, #1
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	f003 0307 	and.w	r3, r3, #7
 8003e6e:	b29a      	uxth	r2, r3
 8003e70:	8bfb      	ldrh	r3, [r7, #30]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	8bfa      	ldrh	r2, [r7, #30]
 8003e7c:	60da      	str	r2, [r3, #12]
 8003e7e:	e05b      	b.n	8003f38 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003e86:	e057      	b.n	8003f38 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003e88:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003e8c:	2b08      	cmp	r3, #8
 8003e8e:	d828      	bhi.n	8003ee2 <UART_SetConfig+0x50e>
 8003e90:	a201      	add	r2, pc, #4	; (adr r2, 8003e98 <UART_SetConfig+0x4c4>)
 8003e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e96:	bf00      	nop
 8003e98:	08003ebd 	.word	0x08003ebd
 8003e9c:	08003ec5 	.word	0x08003ec5
 8003ea0:	08003ecd 	.word	0x08003ecd
 8003ea4:	08003ee3 	.word	0x08003ee3
 8003ea8:	08003ed3 	.word	0x08003ed3
 8003eac:	08003ee3 	.word	0x08003ee3
 8003eb0:	08003ee3 	.word	0x08003ee3
 8003eb4:	08003ee3 	.word	0x08003ee3
 8003eb8:	08003edb 	.word	0x08003edb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ebc:	f7fe f84c 	bl	8001f58 <HAL_RCC_GetPCLK1Freq>
 8003ec0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003ec2:	e014      	b.n	8003eee <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ec4:	f7fe f85e 	bl	8001f84 <HAL_RCC_GetPCLK2Freq>
 8003ec8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003eca:	e010      	b.n	8003eee <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ecc:	4b26      	ldr	r3, [pc, #152]	; (8003f68 <UART_SetConfig+0x594>)
 8003ece:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003ed0:	e00d      	b.n	8003eee <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ed2:	f7fd ffd3 	bl	8001e7c <HAL_RCC_GetSysClockFreq>
 8003ed6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003ed8:	e009      	b.n	8003eee <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003eda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ede:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003ee0:	e005      	b.n	8003eee <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003eec:	bf00      	nop
    }

    if (pclk != 0U)
 8003eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d021      	beq.n	8003f38 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef8:	4a1a      	ldr	r2, [pc, #104]	; (8003f64 <UART_SetConfig+0x590>)
 8003efa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003efe:	461a      	mov	r2, r3
 8003f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f02:	fbb3 f2f2 	udiv	r2, r3, r2
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	085b      	lsrs	r3, r3, #1
 8003f0c:	441a      	add	r2, r3
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f16:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f18:	6a3b      	ldr	r3, [r7, #32]
 8003f1a:	2b0f      	cmp	r3, #15
 8003f1c:	d909      	bls.n	8003f32 <UART_SetConfig+0x55e>
 8003f1e:	6a3b      	ldr	r3, [r7, #32]
 8003f20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f24:	d205      	bcs.n	8003f32 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003f26:	6a3b      	ldr	r3, [r7, #32]
 8003f28:	b29a      	uxth	r2, r3
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	60da      	str	r2, [r3, #12]
 8003f30:	e002      	b.n	8003f38 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	2200      	movs	r2, #0
 8003f52:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8003f54:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3730      	adds	r7, #48	; 0x30
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f62:	bf00      	nop
 8003f64:	0800556c 	.word	0x0800556c
 8003f68:	00f42400 	.word	0x00f42400

08003f6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f78:	f003 0308 	and.w	r3, r3, #8
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d00a      	beq.n	8003f96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	430a      	orrs	r2, r1
 8003f94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f9a:	f003 0301 	and.w	r3, r3, #1
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d00a      	beq.n	8003fb8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	430a      	orrs	r2, r1
 8003fb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fbc:	f003 0302 	and.w	r3, r3, #2
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d00a      	beq.n	8003fda <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	430a      	orrs	r2, r1
 8003fd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fde:	f003 0304 	and.w	r3, r3, #4
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d00a      	beq.n	8003ffc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	430a      	orrs	r2, r1
 8003ffa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004000:	f003 0310 	and.w	r3, r3, #16
 8004004:	2b00      	cmp	r3, #0
 8004006:	d00a      	beq.n	800401e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	430a      	orrs	r2, r1
 800401c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004022:	f003 0320 	and.w	r3, r3, #32
 8004026:	2b00      	cmp	r3, #0
 8004028:	d00a      	beq.n	8004040 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	430a      	orrs	r2, r1
 800403e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004044:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004048:	2b00      	cmp	r3, #0
 800404a:	d01a      	beq.n	8004082 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	430a      	orrs	r2, r1
 8004060:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004066:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800406a:	d10a      	bne.n	8004082 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	430a      	orrs	r2, r1
 8004080:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004086:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800408a:	2b00      	cmp	r3, #0
 800408c:	d00a      	beq.n	80040a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	430a      	orrs	r2, r1
 80040a2:	605a      	str	r2, [r3, #4]
  }
}
 80040a4:	bf00      	nop
 80040a6:	370c      	adds	r7, #12
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b098      	sub	sp, #96	; 0x60
 80040b4:	af02      	add	r7, sp, #8
 80040b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80040c0:	f7fc ff24 	bl	8000f0c <HAL_GetTick>
 80040c4:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0308 	and.w	r3, r3, #8
 80040d0:	2b08      	cmp	r3, #8
 80040d2:	d12f      	bne.n	8004134 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80040d4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80040d8:	9300      	str	r3, [sp, #0]
 80040da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040dc:	2200      	movs	r2, #0
 80040de:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f000 f88e 	bl	8004204 <UART_WaitOnFlagUntilTimeout>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d022      	beq.n	8004134 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040f6:	e853 3f00 	ldrex	r3, [r3]
 80040fa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80040fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004102:	653b      	str	r3, [r7, #80]	; 0x50
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	461a      	mov	r2, r3
 800410a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800410c:	647b      	str	r3, [r7, #68]	; 0x44
 800410e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004110:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004112:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004114:	e841 2300 	strex	r3, r2, [r1]
 8004118:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800411a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800411c:	2b00      	cmp	r3, #0
 800411e:	d1e6      	bne.n	80040ee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2220      	movs	r2, #32
 8004124:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	e063      	b.n	80041fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0304 	and.w	r3, r3, #4
 800413e:	2b04      	cmp	r3, #4
 8004140:	d149      	bne.n	80041d6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004142:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004146:	9300      	str	r3, [sp, #0]
 8004148:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800414a:	2200      	movs	r2, #0
 800414c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f000 f857 	bl	8004204 <UART_WaitOnFlagUntilTimeout>
 8004156:	4603      	mov	r3, r0
 8004158:	2b00      	cmp	r3, #0
 800415a:	d03c      	beq.n	80041d6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004164:	e853 3f00 	ldrex	r3, [r3]
 8004168:	623b      	str	r3, [r7, #32]
   return(result);
 800416a:	6a3b      	ldr	r3, [r7, #32]
 800416c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004170:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	461a      	mov	r2, r3
 8004178:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800417a:	633b      	str	r3, [r7, #48]	; 0x30
 800417c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800417e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004180:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004182:	e841 2300 	strex	r3, r2, [r1]
 8004186:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800418a:	2b00      	cmp	r3, #0
 800418c:	d1e6      	bne.n	800415c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	3308      	adds	r3, #8
 8004194:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	e853 3f00 	ldrex	r3, [r3]
 800419c:	60fb      	str	r3, [r7, #12]
   return(result);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	f023 0301 	bic.w	r3, r3, #1
 80041a4:	64bb      	str	r3, [r7, #72]	; 0x48
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	3308      	adds	r3, #8
 80041ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80041ae:	61fa      	str	r2, [r7, #28]
 80041b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041b2:	69b9      	ldr	r1, [r7, #24]
 80041b4:	69fa      	ldr	r2, [r7, #28]
 80041b6:	e841 2300 	strex	r3, r2, [r1]
 80041ba:	617b      	str	r3, [r7, #20]
   return(result);
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d1e5      	bne.n	800418e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2220      	movs	r2, #32
 80041c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e012      	b.n	80041fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2220      	movs	r2, #32
 80041da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2220      	movs	r2, #32
 80041e2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2200      	movs	r2, #0
 80041f0:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80041fa:	2300      	movs	r3, #0
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	3758      	adds	r7, #88	; 0x58
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}

08004204 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b084      	sub	sp, #16
 8004208:	af00      	add	r7, sp, #0
 800420a:	60f8      	str	r0, [r7, #12]
 800420c:	60b9      	str	r1, [r7, #8]
 800420e:	603b      	str	r3, [r7, #0]
 8004210:	4613      	mov	r3, r2
 8004212:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004214:	e04f      	b.n	80042b6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004216:	69bb      	ldr	r3, [r7, #24]
 8004218:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800421c:	d04b      	beq.n	80042b6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800421e:	f7fc fe75 	bl	8000f0c <HAL_GetTick>
 8004222:	4602      	mov	r2, r0
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	1ad3      	subs	r3, r2, r3
 8004228:	69ba      	ldr	r2, [r7, #24]
 800422a:	429a      	cmp	r2, r3
 800422c:	d302      	bcc.n	8004234 <UART_WaitOnFlagUntilTimeout+0x30>
 800422e:	69bb      	ldr	r3, [r7, #24]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d101      	bne.n	8004238 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e04e      	b.n	80042d6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 0304 	and.w	r3, r3, #4
 8004242:	2b00      	cmp	r3, #0
 8004244:	d037      	beq.n	80042b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	2b80      	cmp	r3, #128	; 0x80
 800424a:	d034      	beq.n	80042b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	2b40      	cmp	r3, #64	; 0x40
 8004250:	d031      	beq.n	80042b6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	69db      	ldr	r3, [r3, #28]
 8004258:	f003 0308 	and.w	r3, r3, #8
 800425c:	2b08      	cmp	r3, #8
 800425e:	d110      	bne.n	8004282 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2208      	movs	r2, #8
 8004266:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f000 f838 	bl	80042de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2208      	movs	r2, #8
 8004272:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e029      	b.n	80042d6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	69db      	ldr	r3, [r3, #28]
 8004288:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800428c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004290:	d111      	bne.n	80042b6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800429a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800429c:	68f8      	ldr	r0, [r7, #12]
 800429e:	f000 f81e 	bl	80042de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2220      	movs	r2, #32
 80042a6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80042b2:	2303      	movs	r3, #3
 80042b4:	e00f      	b.n	80042d6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	69da      	ldr	r2, [r3, #28]
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	4013      	ands	r3, r2
 80042c0:	68ba      	ldr	r2, [r7, #8]
 80042c2:	429a      	cmp	r2, r3
 80042c4:	bf0c      	ite	eq
 80042c6:	2301      	moveq	r3, #1
 80042c8:	2300      	movne	r3, #0
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	461a      	mov	r2, r3
 80042ce:	79fb      	ldrb	r3, [r7, #7]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d0a0      	beq.n	8004216 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80042d4:	2300      	movs	r3, #0
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3710      	adds	r7, #16
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}

080042de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80042de:	b480      	push	{r7}
 80042e0:	b095      	sub	sp, #84	; 0x54
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042ee:	e853 3f00 	ldrex	r3, [r3]
 80042f2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80042f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042f6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80042fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	461a      	mov	r2, r3
 8004302:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004304:	643b      	str	r3, [r7, #64]	; 0x40
 8004306:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004308:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800430a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800430c:	e841 2300 	strex	r3, r2, [r1]
 8004310:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004314:	2b00      	cmp	r3, #0
 8004316:	d1e6      	bne.n	80042e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	3308      	adds	r3, #8
 800431e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004320:	6a3b      	ldr	r3, [r7, #32]
 8004322:	e853 3f00 	ldrex	r3, [r3]
 8004326:	61fb      	str	r3, [r7, #28]
   return(result);
 8004328:	69fb      	ldr	r3, [r7, #28]
 800432a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800432e:	f023 0301 	bic.w	r3, r3, #1
 8004332:	64bb      	str	r3, [r7, #72]	; 0x48
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	3308      	adds	r3, #8
 800433a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800433c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800433e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004340:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004342:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004344:	e841 2300 	strex	r3, r2, [r1]
 8004348:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800434a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800434c:	2b00      	cmp	r3, #0
 800434e:	d1e3      	bne.n	8004318 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004354:	2b01      	cmp	r3, #1
 8004356:	d118      	bne.n	800438a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	e853 3f00 	ldrex	r3, [r3]
 8004364:	60bb      	str	r3, [r7, #8]
   return(result);
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	f023 0310 	bic.w	r3, r3, #16
 800436c:	647b      	str	r3, [r7, #68]	; 0x44
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	461a      	mov	r2, r3
 8004374:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004376:	61bb      	str	r3, [r7, #24]
 8004378:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800437a:	6979      	ldr	r1, [r7, #20]
 800437c:	69ba      	ldr	r2, [r7, #24]
 800437e:	e841 2300 	strex	r3, r2, [r1]
 8004382:	613b      	str	r3, [r7, #16]
   return(result);
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d1e6      	bne.n	8004358 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2220      	movs	r2, #32
 800438e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	675a      	str	r2, [r3, #116]	; 0x74
}
 800439e:	bf00      	nop
 80043a0:	3754      	adds	r7, #84	; 0x54
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr

080043aa <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80043aa:	b480      	push	{r7}
 80043ac:	b085      	sub	sp, #20
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d101      	bne.n	80043c0 <HAL_UARTEx_DisableFifoMode+0x16>
 80043bc:	2302      	movs	r3, #2
 80043be:	e027      	b.n	8004410 <HAL_UARTEx_DisableFifoMode+0x66>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2224      	movs	r2, #36	; 0x24
 80043cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f022 0201 	bic.w	r2, r2, #1
 80043e6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80043ee:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2200      	movs	r2, #0
 80043f4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	68fa      	ldr	r2, [r7, #12]
 80043fc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2220      	movs	r2, #32
 8004402:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800440e:	2300      	movs	r3, #0
}
 8004410:	4618      	mov	r0, r3
 8004412:	3714      	adds	r7, #20
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr

0800441c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800442c:	2b01      	cmp	r3, #1
 800442e:	d101      	bne.n	8004434 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004430:	2302      	movs	r3, #2
 8004432:	e02d      	b.n	8004490 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2224      	movs	r2, #36	; 0x24
 8004440:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f022 0201 	bic.w	r2, r2, #1
 800445a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	683a      	ldr	r2, [r7, #0]
 800446c:	430a      	orrs	r2, r1
 800446e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f000 f84f 	bl	8004514 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	68fa      	ldr	r2, [r7, #12]
 800447c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2220      	movs	r2, #32
 8004482:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800448e:	2300      	movs	r3, #0
}
 8004490:	4618      	mov	r0, r3
 8004492:	3710      	adds	r7, #16
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b084      	sub	sp, #16
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d101      	bne.n	80044b0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80044ac:	2302      	movs	r3, #2
 80044ae:	e02d      	b.n	800450c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2224      	movs	r2, #36	; 0x24
 80044bc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f022 0201 	bic.w	r2, r2, #1
 80044d6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	683a      	ldr	r2, [r7, #0]
 80044e8:	430a      	orrs	r2, r1
 80044ea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	f000 f811 	bl	8004514 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	68fa      	ldr	r2, [r7, #12]
 80044f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2220      	movs	r2, #32
 80044fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800450a:	2300      	movs	r3, #0
}
 800450c:	4618      	mov	r0, r3
 800450e:	3710      	adds	r7, #16
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}

08004514 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004514:	b480      	push	{r7}
 8004516:	b085      	sub	sp, #20
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004520:	2b00      	cmp	r3, #0
 8004522:	d108      	bne.n	8004536 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004534:	e031      	b.n	800459a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004536:	2308      	movs	r3, #8
 8004538:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800453a:	2308      	movs	r3, #8
 800453c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	0e5b      	lsrs	r3, r3, #25
 8004546:	b2db      	uxtb	r3, r3
 8004548:	f003 0307 	and.w	r3, r3, #7
 800454c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	0f5b      	lsrs	r3, r3, #29
 8004556:	b2db      	uxtb	r3, r3
 8004558:	f003 0307 	and.w	r3, r3, #7
 800455c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800455e:	7bbb      	ldrb	r3, [r7, #14]
 8004560:	7b3a      	ldrb	r2, [r7, #12]
 8004562:	4911      	ldr	r1, [pc, #68]	; (80045a8 <UARTEx_SetNbDataToProcess+0x94>)
 8004564:	5c8a      	ldrb	r2, [r1, r2]
 8004566:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800456a:	7b3a      	ldrb	r2, [r7, #12]
 800456c:	490f      	ldr	r1, [pc, #60]	; (80045ac <UARTEx_SetNbDataToProcess+0x98>)
 800456e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004570:	fb93 f3f2 	sdiv	r3, r3, r2
 8004574:	b29a      	uxth	r2, r3
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800457c:	7bfb      	ldrb	r3, [r7, #15]
 800457e:	7b7a      	ldrb	r2, [r7, #13]
 8004580:	4909      	ldr	r1, [pc, #36]	; (80045a8 <UARTEx_SetNbDataToProcess+0x94>)
 8004582:	5c8a      	ldrb	r2, [r1, r2]
 8004584:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004588:	7b7a      	ldrb	r2, [r7, #13]
 800458a:	4908      	ldr	r1, [pc, #32]	; (80045ac <UARTEx_SetNbDataToProcess+0x98>)
 800458c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800458e:	fb93 f3f2 	sdiv	r3, r3, r2
 8004592:	b29a      	uxth	r2, r3
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800459a:	bf00      	nop
 800459c:	3714      	adds	r7, #20
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr
 80045a6:	bf00      	nop
 80045a8:	08005584 	.word	0x08005584
 80045ac:	0800558c 	.word	0x0800558c

080045b0 <__errno>:
 80045b0:	4b01      	ldr	r3, [pc, #4]	; (80045b8 <__errno+0x8>)
 80045b2:	6818      	ldr	r0, [r3, #0]
 80045b4:	4770      	bx	lr
 80045b6:	bf00      	nop
 80045b8:	2000000c 	.word	0x2000000c

080045bc <__libc_init_array>:
 80045bc:	b570      	push	{r4, r5, r6, lr}
 80045be:	4d0d      	ldr	r5, [pc, #52]	; (80045f4 <__libc_init_array+0x38>)
 80045c0:	4c0d      	ldr	r4, [pc, #52]	; (80045f8 <__libc_init_array+0x3c>)
 80045c2:	1b64      	subs	r4, r4, r5
 80045c4:	10a4      	asrs	r4, r4, #2
 80045c6:	2600      	movs	r6, #0
 80045c8:	42a6      	cmp	r6, r4
 80045ca:	d109      	bne.n	80045e0 <__libc_init_array+0x24>
 80045cc:	4d0b      	ldr	r5, [pc, #44]	; (80045fc <__libc_init_array+0x40>)
 80045ce:	4c0c      	ldr	r4, [pc, #48]	; (8004600 <__libc_init_array+0x44>)
 80045d0:	f000 ffae 	bl	8005530 <_init>
 80045d4:	1b64      	subs	r4, r4, r5
 80045d6:	10a4      	asrs	r4, r4, #2
 80045d8:	2600      	movs	r6, #0
 80045da:	42a6      	cmp	r6, r4
 80045dc:	d105      	bne.n	80045ea <__libc_init_array+0x2e>
 80045de:	bd70      	pop	{r4, r5, r6, pc}
 80045e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80045e4:	4798      	blx	r3
 80045e6:	3601      	adds	r6, #1
 80045e8:	e7ee      	b.n	80045c8 <__libc_init_array+0xc>
 80045ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80045ee:	4798      	blx	r3
 80045f0:	3601      	adds	r6, #1
 80045f2:	e7f2      	b.n	80045da <__libc_init_array+0x1e>
 80045f4:	08005634 	.word	0x08005634
 80045f8:	08005634 	.word	0x08005634
 80045fc:	08005634 	.word	0x08005634
 8004600:	08005638 	.word	0x08005638

08004604 <memset>:
 8004604:	4402      	add	r2, r0
 8004606:	4603      	mov	r3, r0
 8004608:	4293      	cmp	r3, r2
 800460a:	d100      	bne.n	800460e <memset+0xa>
 800460c:	4770      	bx	lr
 800460e:	f803 1b01 	strb.w	r1, [r3], #1
 8004612:	e7f9      	b.n	8004608 <memset+0x4>

08004614 <iprintf>:
 8004614:	b40f      	push	{r0, r1, r2, r3}
 8004616:	4b0a      	ldr	r3, [pc, #40]	; (8004640 <iprintf+0x2c>)
 8004618:	b513      	push	{r0, r1, r4, lr}
 800461a:	681c      	ldr	r4, [r3, #0]
 800461c:	b124      	cbz	r4, 8004628 <iprintf+0x14>
 800461e:	69a3      	ldr	r3, [r4, #24]
 8004620:	b913      	cbnz	r3, 8004628 <iprintf+0x14>
 8004622:	4620      	mov	r0, r4
 8004624:	f000 f866 	bl	80046f4 <__sinit>
 8004628:	ab05      	add	r3, sp, #20
 800462a:	9a04      	ldr	r2, [sp, #16]
 800462c:	68a1      	ldr	r1, [r4, #8]
 800462e:	9301      	str	r3, [sp, #4]
 8004630:	4620      	mov	r0, r4
 8004632:	f000 f9bd 	bl	80049b0 <_vfiprintf_r>
 8004636:	b002      	add	sp, #8
 8004638:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800463c:	b004      	add	sp, #16
 800463e:	4770      	bx	lr
 8004640:	2000000c 	.word	0x2000000c

08004644 <std>:
 8004644:	2300      	movs	r3, #0
 8004646:	b510      	push	{r4, lr}
 8004648:	4604      	mov	r4, r0
 800464a:	e9c0 3300 	strd	r3, r3, [r0]
 800464e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004652:	6083      	str	r3, [r0, #8]
 8004654:	8181      	strh	r1, [r0, #12]
 8004656:	6643      	str	r3, [r0, #100]	; 0x64
 8004658:	81c2      	strh	r2, [r0, #14]
 800465a:	6183      	str	r3, [r0, #24]
 800465c:	4619      	mov	r1, r3
 800465e:	2208      	movs	r2, #8
 8004660:	305c      	adds	r0, #92	; 0x5c
 8004662:	f7ff ffcf 	bl	8004604 <memset>
 8004666:	4b05      	ldr	r3, [pc, #20]	; (800467c <std+0x38>)
 8004668:	6263      	str	r3, [r4, #36]	; 0x24
 800466a:	4b05      	ldr	r3, [pc, #20]	; (8004680 <std+0x3c>)
 800466c:	62a3      	str	r3, [r4, #40]	; 0x28
 800466e:	4b05      	ldr	r3, [pc, #20]	; (8004684 <std+0x40>)
 8004670:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004672:	4b05      	ldr	r3, [pc, #20]	; (8004688 <std+0x44>)
 8004674:	6224      	str	r4, [r4, #32]
 8004676:	6323      	str	r3, [r4, #48]	; 0x30
 8004678:	bd10      	pop	{r4, pc}
 800467a:	bf00      	nop
 800467c:	08004f59 	.word	0x08004f59
 8004680:	08004f7b 	.word	0x08004f7b
 8004684:	08004fb3 	.word	0x08004fb3
 8004688:	08004fd7 	.word	0x08004fd7

0800468c <_cleanup_r>:
 800468c:	4901      	ldr	r1, [pc, #4]	; (8004694 <_cleanup_r+0x8>)
 800468e:	f000 b8af 	b.w	80047f0 <_fwalk_reent>
 8004692:	bf00      	nop
 8004694:	080052b1 	.word	0x080052b1

08004698 <__sfmoreglue>:
 8004698:	b570      	push	{r4, r5, r6, lr}
 800469a:	2268      	movs	r2, #104	; 0x68
 800469c:	1e4d      	subs	r5, r1, #1
 800469e:	4355      	muls	r5, r2
 80046a0:	460e      	mov	r6, r1
 80046a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80046a6:	f000 f8e5 	bl	8004874 <_malloc_r>
 80046aa:	4604      	mov	r4, r0
 80046ac:	b140      	cbz	r0, 80046c0 <__sfmoreglue+0x28>
 80046ae:	2100      	movs	r1, #0
 80046b0:	e9c0 1600 	strd	r1, r6, [r0]
 80046b4:	300c      	adds	r0, #12
 80046b6:	60a0      	str	r0, [r4, #8]
 80046b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80046bc:	f7ff ffa2 	bl	8004604 <memset>
 80046c0:	4620      	mov	r0, r4
 80046c2:	bd70      	pop	{r4, r5, r6, pc}

080046c4 <__sfp_lock_acquire>:
 80046c4:	4801      	ldr	r0, [pc, #4]	; (80046cc <__sfp_lock_acquire+0x8>)
 80046c6:	f000 b8b3 	b.w	8004830 <__retarget_lock_acquire_recursive>
 80046ca:	bf00      	nop
 80046cc:	200001bd 	.word	0x200001bd

080046d0 <__sfp_lock_release>:
 80046d0:	4801      	ldr	r0, [pc, #4]	; (80046d8 <__sfp_lock_release+0x8>)
 80046d2:	f000 b8ae 	b.w	8004832 <__retarget_lock_release_recursive>
 80046d6:	bf00      	nop
 80046d8:	200001bd 	.word	0x200001bd

080046dc <__sinit_lock_acquire>:
 80046dc:	4801      	ldr	r0, [pc, #4]	; (80046e4 <__sinit_lock_acquire+0x8>)
 80046de:	f000 b8a7 	b.w	8004830 <__retarget_lock_acquire_recursive>
 80046e2:	bf00      	nop
 80046e4:	200001be 	.word	0x200001be

080046e8 <__sinit_lock_release>:
 80046e8:	4801      	ldr	r0, [pc, #4]	; (80046f0 <__sinit_lock_release+0x8>)
 80046ea:	f000 b8a2 	b.w	8004832 <__retarget_lock_release_recursive>
 80046ee:	bf00      	nop
 80046f0:	200001be 	.word	0x200001be

080046f4 <__sinit>:
 80046f4:	b510      	push	{r4, lr}
 80046f6:	4604      	mov	r4, r0
 80046f8:	f7ff fff0 	bl	80046dc <__sinit_lock_acquire>
 80046fc:	69a3      	ldr	r3, [r4, #24]
 80046fe:	b11b      	cbz	r3, 8004708 <__sinit+0x14>
 8004700:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004704:	f7ff bff0 	b.w	80046e8 <__sinit_lock_release>
 8004708:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800470c:	6523      	str	r3, [r4, #80]	; 0x50
 800470e:	4b13      	ldr	r3, [pc, #76]	; (800475c <__sinit+0x68>)
 8004710:	4a13      	ldr	r2, [pc, #76]	; (8004760 <__sinit+0x6c>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	62a2      	str	r2, [r4, #40]	; 0x28
 8004716:	42a3      	cmp	r3, r4
 8004718:	bf04      	itt	eq
 800471a:	2301      	moveq	r3, #1
 800471c:	61a3      	streq	r3, [r4, #24]
 800471e:	4620      	mov	r0, r4
 8004720:	f000 f820 	bl	8004764 <__sfp>
 8004724:	6060      	str	r0, [r4, #4]
 8004726:	4620      	mov	r0, r4
 8004728:	f000 f81c 	bl	8004764 <__sfp>
 800472c:	60a0      	str	r0, [r4, #8]
 800472e:	4620      	mov	r0, r4
 8004730:	f000 f818 	bl	8004764 <__sfp>
 8004734:	2200      	movs	r2, #0
 8004736:	60e0      	str	r0, [r4, #12]
 8004738:	2104      	movs	r1, #4
 800473a:	6860      	ldr	r0, [r4, #4]
 800473c:	f7ff ff82 	bl	8004644 <std>
 8004740:	68a0      	ldr	r0, [r4, #8]
 8004742:	2201      	movs	r2, #1
 8004744:	2109      	movs	r1, #9
 8004746:	f7ff ff7d 	bl	8004644 <std>
 800474a:	68e0      	ldr	r0, [r4, #12]
 800474c:	2202      	movs	r2, #2
 800474e:	2112      	movs	r1, #18
 8004750:	f7ff ff78 	bl	8004644 <std>
 8004754:	2301      	movs	r3, #1
 8004756:	61a3      	str	r3, [r4, #24]
 8004758:	e7d2      	b.n	8004700 <__sinit+0xc>
 800475a:	bf00      	nop
 800475c:	08005594 	.word	0x08005594
 8004760:	0800468d 	.word	0x0800468d

08004764 <__sfp>:
 8004764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004766:	4607      	mov	r7, r0
 8004768:	f7ff ffac 	bl	80046c4 <__sfp_lock_acquire>
 800476c:	4b1e      	ldr	r3, [pc, #120]	; (80047e8 <__sfp+0x84>)
 800476e:	681e      	ldr	r6, [r3, #0]
 8004770:	69b3      	ldr	r3, [r6, #24]
 8004772:	b913      	cbnz	r3, 800477a <__sfp+0x16>
 8004774:	4630      	mov	r0, r6
 8004776:	f7ff ffbd 	bl	80046f4 <__sinit>
 800477a:	3648      	adds	r6, #72	; 0x48
 800477c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004780:	3b01      	subs	r3, #1
 8004782:	d503      	bpl.n	800478c <__sfp+0x28>
 8004784:	6833      	ldr	r3, [r6, #0]
 8004786:	b30b      	cbz	r3, 80047cc <__sfp+0x68>
 8004788:	6836      	ldr	r6, [r6, #0]
 800478a:	e7f7      	b.n	800477c <__sfp+0x18>
 800478c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004790:	b9d5      	cbnz	r5, 80047c8 <__sfp+0x64>
 8004792:	4b16      	ldr	r3, [pc, #88]	; (80047ec <__sfp+0x88>)
 8004794:	60e3      	str	r3, [r4, #12]
 8004796:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800479a:	6665      	str	r5, [r4, #100]	; 0x64
 800479c:	f000 f847 	bl	800482e <__retarget_lock_init_recursive>
 80047a0:	f7ff ff96 	bl	80046d0 <__sfp_lock_release>
 80047a4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80047a8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80047ac:	6025      	str	r5, [r4, #0]
 80047ae:	61a5      	str	r5, [r4, #24]
 80047b0:	2208      	movs	r2, #8
 80047b2:	4629      	mov	r1, r5
 80047b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80047b8:	f7ff ff24 	bl	8004604 <memset>
 80047bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80047c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80047c4:	4620      	mov	r0, r4
 80047c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047c8:	3468      	adds	r4, #104	; 0x68
 80047ca:	e7d9      	b.n	8004780 <__sfp+0x1c>
 80047cc:	2104      	movs	r1, #4
 80047ce:	4638      	mov	r0, r7
 80047d0:	f7ff ff62 	bl	8004698 <__sfmoreglue>
 80047d4:	4604      	mov	r4, r0
 80047d6:	6030      	str	r0, [r6, #0]
 80047d8:	2800      	cmp	r0, #0
 80047da:	d1d5      	bne.n	8004788 <__sfp+0x24>
 80047dc:	f7ff ff78 	bl	80046d0 <__sfp_lock_release>
 80047e0:	230c      	movs	r3, #12
 80047e2:	603b      	str	r3, [r7, #0]
 80047e4:	e7ee      	b.n	80047c4 <__sfp+0x60>
 80047e6:	bf00      	nop
 80047e8:	08005594 	.word	0x08005594
 80047ec:	ffff0001 	.word	0xffff0001

080047f0 <_fwalk_reent>:
 80047f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047f4:	4606      	mov	r6, r0
 80047f6:	4688      	mov	r8, r1
 80047f8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80047fc:	2700      	movs	r7, #0
 80047fe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004802:	f1b9 0901 	subs.w	r9, r9, #1
 8004806:	d505      	bpl.n	8004814 <_fwalk_reent+0x24>
 8004808:	6824      	ldr	r4, [r4, #0]
 800480a:	2c00      	cmp	r4, #0
 800480c:	d1f7      	bne.n	80047fe <_fwalk_reent+0xe>
 800480e:	4638      	mov	r0, r7
 8004810:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004814:	89ab      	ldrh	r3, [r5, #12]
 8004816:	2b01      	cmp	r3, #1
 8004818:	d907      	bls.n	800482a <_fwalk_reent+0x3a>
 800481a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800481e:	3301      	adds	r3, #1
 8004820:	d003      	beq.n	800482a <_fwalk_reent+0x3a>
 8004822:	4629      	mov	r1, r5
 8004824:	4630      	mov	r0, r6
 8004826:	47c0      	blx	r8
 8004828:	4307      	orrs	r7, r0
 800482a:	3568      	adds	r5, #104	; 0x68
 800482c:	e7e9      	b.n	8004802 <_fwalk_reent+0x12>

0800482e <__retarget_lock_init_recursive>:
 800482e:	4770      	bx	lr

08004830 <__retarget_lock_acquire_recursive>:
 8004830:	4770      	bx	lr

08004832 <__retarget_lock_release_recursive>:
 8004832:	4770      	bx	lr

08004834 <sbrk_aligned>:
 8004834:	b570      	push	{r4, r5, r6, lr}
 8004836:	4e0e      	ldr	r6, [pc, #56]	; (8004870 <sbrk_aligned+0x3c>)
 8004838:	460c      	mov	r4, r1
 800483a:	6831      	ldr	r1, [r6, #0]
 800483c:	4605      	mov	r5, r0
 800483e:	b911      	cbnz	r1, 8004846 <sbrk_aligned+0x12>
 8004840:	f000 fb7a 	bl	8004f38 <_sbrk_r>
 8004844:	6030      	str	r0, [r6, #0]
 8004846:	4621      	mov	r1, r4
 8004848:	4628      	mov	r0, r5
 800484a:	f000 fb75 	bl	8004f38 <_sbrk_r>
 800484e:	1c43      	adds	r3, r0, #1
 8004850:	d00a      	beq.n	8004868 <sbrk_aligned+0x34>
 8004852:	1cc4      	adds	r4, r0, #3
 8004854:	f024 0403 	bic.w	r4, r4, #3
 8004858:	42a0      	cmp	r0, r4
 800485a:	d007      	beq.n	800486c <sbrk_aligned+0x38>
 800485c:	1a21      	subs	r1, r4, r0
 800485e:	4628      	mov	r0, r5
 8004860:	f000 fb6a 	bl	8004f38 <_sbrk_r>
 8004864:	3001      	adds	r0, #1
 8004866:	d101      	bne.n	800486c <sbrk_aligned+0x38>
 8004868:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800486c:	4620      	mov	r0, r4
 800486e:	bd70      	pop	{r4, r5, r6, pc}
 8004870:	200001c4 	.word	0x200001c4

08004874 <_malloc_r>:
 8004874:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004878:	1ccd      	adds	r5, r1, #3
 800487a:	f025 0503 	bic.w	r5, r5, #3
 800487e:	3508      	adds	r5, #8
 8004880:	2d0c      	cmp	r5, #12
 8004882:	bf38      	it	cc
 8004884:	250c      	movcc	r5, #12
 8004886:	2d00      	cmp	r5, #0
 8004888:	4607      	mov	r7, r0
 800488a:	db01      	blt.n	8004890 <_malloc_r+0x1c>
 800488c:	42a9      	cmp	r1, r5
 800488e:	d905      	bls.n	800489c <_malloc_r+0x28>
 8004890:	230c      	movs	r3, #12
 8004892:	603b      	str	r3, [r7, #0]
 8004894:	2600      	movs	r6, #0
 8004896:	4630      	mov	r0, r6
 8004898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800489c:	4e2e      	ldr	r6, [pc, #184]	; (8004958 <_malloc_r+0xe4>)
 800489e:	f000 fdbb 	bl	8005418 <__malloc_lock>
 80048a2:	6833      	ldr	r3, [r6, #0]
 80048a4:	461c      	mov	r4, r3
 80048a6:	bb34      	cbnz	r4, 80048f6 <_malloc_r+0x82>
 80048a8:	4629      	mov	r1, r5
 80048aa:	4638      	mov	r0, r7
 80048ac:	f7ff ffc2 	bl	8004834 <sbrk_aligned>
 80048b0:	1c43      	adds	r3, r0, #1
 80048b2:	4604      	mov	r4, r0
 80048b4:	d14d      	bne.n	8004952 <_malloc_r+0xde>
 80048b6:	6834      	ldr	r4, [r6, #0]
 80048b8:	4626      	mov	r6, r4
 80048ba:	2e00      	cmp	r6, #0
 80048bc:	d140      	bne.n	8004940 <_malloc_r+0xcc>
 80048be:	6823      	ldr	r3, [r4, #0]
 80048c0:	4631      	mov	r1, r6
 80048c2:	4638      	mov	r0, r7
 80048c4:	eb04 0803 	add.w	r8, r4, r3
 80048c8:	f000 fb36 	bl	8004f38 <_sbrk_r>
 80048cc:	4580      	cmp	r8, r0
 80048ce:	d13a      	bne.n	8004946 <_malloc_r+0xd2>
 80048d0:	6821      	ldr	r1, [r4, #0]
 80048d2:	3503      	adds	r5, #3
 80048d4:	1a6d      	subs	r5, r5, r1
 80048d6:	f025 0503 	bic.w	r5, r5, #3
 80048da:	3508      	adds	r5, #8
 80048dc:	2d0c      	cmp	r5, #12
 80048de:	bf38      	it	cc
 80048e0:	250c      	movcc	r5, #12
 80048e2:	4629      	mov	r1, r5
 80048e4:	4638      	mov	r0, r7
 80048e6:	f7ff ffa5 	bl	8004834 <sbrk_aligned>
 80048ea:	3001      	adds	r0, #1
 80048ec:	d02b      	beq.n	8004946 <_malloc_r+0xd2>
 80048ee:	6823      	ldr	r3, [r4, #0]
 80048f0:	442b      	add	r3, r5
 80048f2:	6023      	str	r3, [r4, #0]
 80048f4:	e00e      	b.n	8004914 <_malloc_r+0xa0>
 80048f6:	6822      	ldr	r2, [r4, #0]
 80048f8:	1b52      	subs	r2, r2, r5
 80048fa:	d41e      	bmi.n	800493a <_malloc_r+0xc6>
 80048fc:	2a0b      	cmp	r2, #11
 80048fe:	d916      	bls.n	800492e <_malloc_r+0xba>
 8004900:	1961      	adds	r1, r4, r5
 8004902:	42a3      	cmp	r3, r4
 8004904:	6025      	str	r5, [r4, #0]
 8004906:	bf18      	it	ne
 8004908:	6059      	strne	r1, [r3, #4]
 800490a:	6863      	ldr	r3, [r4, #4]
 800490c:	bf08      	it	eq
 800490e:	6031      	streq	r1, [r6, #0]
 8004910:	5162      	str	r2, [r4, r5]
 8004912:	604b      	str	r3, [r1, #4]
 8004914:	4638      	mov	r0, r7
 8004916:	f104 060b 	add.w	r6, r4, #11
 800491a:	f000 fd83 	bl	8005424 <__malloc_unlock>
 800491e:	f026 0607 	bic.w	r6, r6, #7
 8004922:	1d23      	adds	r3, r4, #4
 8004924:	1af2      	subs	r2, r6, r3
 8004926:	d0b6      	beq.n	8004896 <_malloc_r+0x22>
 8004928:	1b9b      	subs	r3, r3, r6
 800492a:	50a3      	str	r3, [r4, r2]
 800492c:	e7b3      	b.n	8004896 <_malloc_r+0x22>
 800492e:	6862      	ldr	r2, [r4, #4]
 8004930:	42a3      	cmp	r3, r4
 8004932:	bf0c      	ite	eq
 8004934:	6032      	streq	r2, [r6, #0]
 8004936:	605a      	strne	r2, [r3, #4]
 8004938:	e7ec      	b.n	8004914 <_malloc_r+0xa0>
 800493a:	4623      	mov	r3, r4
 800493c:	6864      	ldr	r4, [r4, #4]
 800493e:	e7b2      	b.n	80048a6 <_malloc_r+0x32>
 8004940:	4634      	mov	r4, r6
 8004942:	6876      	ldr	r6, [r6, #4]
 8004944:	e7b9      	b.n	80048ba <_malloc_r+0x46>
 8004946:	230c      	movs	r3, #12
 8004948:	603b      	str	r3, [r7, #0]
 800494a:	4638      	mov	r0, r7
 800494c:	f000 fd6a 	bl	8005424 <__malloc_unlock>
 8004950:	e7a1      	b.n	8004896 <_malloc_r+0x22>
 8004952:	6025      	str	r5, [r4, #0]
 8004954:	e7de      	b.n	8004914 <_malloc_r+0xa0>
 8004956:	bf00      	nop
 8004958:	200001c0 	.word	0x200001c0

0800495c <__sfputc_r>:
 800495c:	6893      	ldr	r3, [r2, #8]
 800495e:	3b01      	subs	r3, #1
 8004960:	2b00      	cmp	r3, #0
 8004962:	b410      	push	{r4}
 8004964:	6093      	str	r3, [r2, #8]
 8004966:	da08      	bge.n	800497a <__sfputc_r+0x1e>
 8004968:	6994      	ldr	r4, [r2, #24]
 800496a:	42a3      	cmp	r3, r4
 800496c:	db01      	blt.n	8004972 <__sfputc_r+0x16>
 800496e:	290a      	cmp	r1, #10
 8004970:	d103      	bne.n	800497a <__sfputc_r+0x1e>
 8004972:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004976:	f000 bb33 	b.w	8004fe0 <__swbuf_r>
 800497a:	6813      	ldr	r3, [r2, #0]
 800497c:	1c58      	adds	r0, r3, #1
 800497e:	6010      	str	r0, [r2, #0]
 8004980:	7019      	strb	r1, [r3, #0]
 8004982:	4608      	mov	r0, r1
 8004984:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004988:	4770      	bx	lr

0800498a <__sfputs_r>:
 800498a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800498c:	4606      	mov	r6, r0
 800498e:	460f      	mov	r7, r1
 8004990:	4614      	mov	r4, r2
 8004992:	18d5      	adds	r5, r2, r3
 8004994:	42ac      	cmp	r4, r5
 8004996:	d101      	bne.n	800499c <__sfputs_r+0x12>
 8004998:	2000      	movs	r0, #0
 800499a:	e007      	b.n	80049ac <__sfputs_r+0x22>
 800499c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049a0:	463a      	mov	r2, r7
 80049a2:	4630      	mov	r0, r6
 80049a4:	f7ff ffda 	bl	800495c <__sfputc_r>
 80049a8:	1c43      	adds	r3, r0, #1
 80049aa:	d1f3      	bne.n	8004994 <__sfputs_r+0xa>
 80049ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080049b0 <_vfiprintf_r>:
 80049b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049b4:	460d      	mov	r5, r1
 80049b6:	b09d      	sub	sp, #116	; 0x74
 80049b8:	4614      	mov	r4, r2
 80049ba:	4698      	mov	r8, r3
 80049bc:	4606      	mov	r6, r0
 80049be:	b118      	cbz	r0, 80049c8 <_vfiprintf_r+0x18>
 80049c0:	6983      	ldr	r3, [r0, #24]
 80049c2:	b90b      	cbnz	r3, 80049c8 <_vfiprintf_r+0x18>
 80049c4:	f7ff fe96 	bl	80046f4 <__sinit>
 80049c8:	4b89      	ldr	r3, [pc, #548]	; (8004bf0 <_vfiprintf_r+0x240>)
 80049ca:	429d      	cmp	r5, r3
 80049cc:	d11b      	bne.n	8004a06 <_vfiprintf_r+0x56>
 80049ce:	6875      	ldr	r5, [r6, #4]
 80049d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80049d2:	07d9      	lsls	r1, r3, #31
 80049d4:	d405      	bmi.n	80049e2 <_vfiprintf_r+0x32>
 80049d6:	89ab      	ldrh	r3, [r5, #12]
 80049d8:	059a      	lsls	r2, r3, #22
 80049da:	d402      	bmi.n	80049e2 <_vfiprintf_r+0x32>
 80049dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80049de:	f7ff ff27 	bl	8004830 <__retarget_lock_acquire_recursive>
 80049e2:	89ab      	ldrh	r3, [r5, #12]
 80049e4:	071b      	lsls	r3, r3, #28
 80049e6:	d501      	bpl.n	80049ec <_vfiprintf_r+0x3c>
 80049e8:	692b      	ldr	r3, [r5, #16]
 80049ea:	b9eb      	cbnz	r3, 8004a28 <_vfiprintf_r+0x78>
 80049ec:	4629      	mov	r1, r5
 80049ee:	4630      	mov	r0, r6
 80049f0:	f000 fb5a 	bl	80050a8 <__swsetup_r>
 80049f4:	b1c0      	cbz	r0, 8004a28 <_vfiprintf_r+0x78>
 80049f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80049f8:	07dc      	lsls	r4, r3, #31
 80049fa:	d50e      	bpl.n	8004a1a <_vfiprintf_r+0x6a>
 80049fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a00:	b01d      	add	sp, #116	; 0x74
 8004a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a06:	4b7b      	ldr	r3, [pc, #492]	; (8004bf4 <_vfiprintf_r+0x244>)
 8004a08:	429d      	cmp	r5, r3
 8004a0a:	d101      	bne.n	8004a10 <_vfiprintf_r+0x60>
 8004a0c:	68b5      	ldr	r5, [r6, #8]
 8004a0e:	e7df      	b.n	80049d0 <_vfiprintf_r+0x20>
 8004a10:	4b79      	ldr	r3, [pc, #484]	; (8004bf8 <_vfiprintf_r+0x248>)
 8004a12:	429d      	cmp	r5, r3
 8004a14:	bf08      	it	eq
 8004a16:	68f5      	ldreq	r5, [r6, #12]
 8004a18:	e7da      	b.n	80049d0 <_vfiprintf_r+0x20>
 8004a1a:	89ab      	ldrh	r3, [r5, #12]
 8004a1c:	0598      	lsls	r0, r3, #22
 8004a1e:	d4ed      	bmi.n	80049fc <_vfiprintf_r+0x4c>
 8004a20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004a22:	f7ff ff06 	bl	8004832 <__retarget_lock_release_recursive>
 8004a26:	e7e9      	b.n	80049fc <_vfiprintf_r+0x4c>
 8004a28:	2300      	movs	r3, #0
 8004a2a:	9309      	str	r3, [sp, #36]	; 0x24
 8004a2c:	2320      	movs	r3, #32
 8004a2e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004a32:	f8cd 800c 	str.w	r8, [sp, #12]
 8004a36:	2330      	movs	r3, #48	; 0x30
 8004a38:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004bfc <_vfiprintf_r+0x24c>
 8004a3c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004a40:	f04f 0901 	mov.w	r9, #1
 8004a44:	4623      	mov	r3, r4
 8004a46:	469a      	mov	sl, r3
 8004a48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a4c:	b10a      	cbz	r2, 8004a52 <_vfiprintf_r+0xa2>
 8004a4e:	2a25      	cmp	r2, #37	; 0x25
 8004a50:	d1f9      	bne.n	8004a46 <_vfiprintf_r+0x96>
 8004a52:	ebba 0b04 	subs.w	fp, sl, r4
 8004a56:	d00b      	beq.n	8004a70 <_vfiprintf_r+0xc0>
 8004a58:	465b      	mov	r3, fp
 8004a5a:	4622      	mov	r2, r4
 8004a5c:	4629      	mov	r1, r5
 8004a5e:	4630      	mov	r0, r6
 8004a60:	f7ff ff93 	bl	800498a <__sfputs_r>
 8004a64:	3001      	adds	r0, #1
 8004a66:	f000 80aa 	beq.w	8004bbe <_vfiprintf_r+0x20e>
 8004a6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a6c:	445a      	add	r2, fp
 8004a6e:	9209      	str	r2, [sp, #36]	; 0x24
 8004a70:	f89a 3000 	ldrb.w	r3, [sl]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	f000 80a2 	beq.w	8004bbe <_vfiprintf_r+0x20e>
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004a80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a84:	f10a 0a01 	add.w	sl, sl, #1
 8004a88:	9304      	str	r3, [sp, #16]
 8004a8a:	9307      	str	r3, [sp, #28]
 8004a8c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004a90:	931a      	str	r3, [sp, #104]	; 0x68
 8004a92:	4654      	mov	r4, sl
 8004a94:	2205      	movs	r2, #5
 8004a96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a9a:	4858      	ldr	r0, [pc, #352]	; (8004bfc <_vfiprintf_r+0x24c>)
 8004a9c:	f7fb fbc0 	bl	8000220 <memchr>
 8004aa0:	9a04      	ldr	r2, [sp, #16]
 8004aa2:	b9d8      	cbnz	r0, 8004adc <_vfiprintf_r+0x12c>
 8004aa4:	06d1      	lsls	r1, r2, #27
 8004aa6:	bf44      	itt	mi
 8004aa8:	2320      	movmi	r3, #32
 8004aaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004aae:	0713      	lsls	r3, r2, #28
 8004ab0:	bf44      	itt	mi
 8004ab2:	232b      	movmi	r3, #43	; 0x2b
 8004ab4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004ab8:	f89a 3000 	ldrb.w	r3, [sl]
 8004abc:	2b2a      	cmp	r3, #42	; 0x2a
 8004abe:	d015      	beq.n	8004aec <_vfiprintf_r+0x13c>
 8004ac0:	9a07      	ldr	r2, [sp, #28]
 8004ac2:	4654      	mov	r4, sl
 8004ac4:	2000      	movs	r0, #0
 8004ac6:	f04f 0c0a 	mov.w	ip, #10
 8004aca:	4621      	mov	r1, r4
 8004acc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004ad0:	3b30      	subs	r3, #48	; 0x30
 8004ad2:	2b09      	cmp	r3, #9
 8004ad4:	d94e      	bls.n	8004b74 <_vfiprintf_r+0x1c4>
 8004ad6:	b1b0      	cbz	r0, 8004b06 <_vfiprintf_r+0x156>
 8004ad8:	9207      	str	r2, [sp, #28]
 8004ada:	e014      	b.n	8004b06 <_vfiprintf_r+0x156>
 8004adc:	eba0 0308 	sub.w	r3, r0, r8
 8004ae0:	fa09 f303 	lsl.w	r3, r9, r3
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	9304      	str	r3, [sp, #16]
 8004ae8:	46a2      	mov	sl, r4
 8004aea:	e7d2      	b.n	8004a92 <_vfiprintf_r+0xe2>
 8004aec:	9b03      	ldr	r3, [sp, #12]
 8004aee:	1d19      	adds	r1, r3, #4
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	9103      	str	r1, [sp, #12]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	bfbb      	ittet	lt
 8004af8:	425b      	neglt	r3, r3
 8004afa:	f042 0202 	orrlt.w	r2, r2, #2
 8004afe:	9307      	strge	r3, [sp, #28]
 8004b00:	9307      	strlt	r3, [sp, #28]
 8004b02:	bfb8      	it	lt
 8004b04:	9204      	strlt	r2, [sp, #16]
 8004b06:	7823      	ldrb	r3, [r4, #0]
 8004b08:	2b2e      	cmp	r3, #46	; 0x2e
 8004b0a:	d10c      	bne.n	8004b26 <_vfiprintf_r+0x176>
 8004b0c:	7863      	ldrb	r3, [r4, #1]
 8004b0e:	2b2a      	cmp	r3, #42	; 0x2a
 8004b10:	d135      	bne.n	8004b7e <_vfiprintf_r+0x1ce>
 8004b12:	9b03      	ldr	r3, [sp, #12]
 8004b14:	1d1a      	adds	r2, r3, #4
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	9203      	str	r2, [sp, #12]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	bfb8      	it	lt
 8004b1e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004b22:	3402      	adds	r4, #2
 8004b24:	9305      	str	r3, [sp, #20]
 8004b26:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004c0c <_vfiprintf_r+0x25c>
 8004b2a:	7821      	ldrb	r1, [r4, #0]
 8004b2c:	2203      	movs	r2, #3
 8004b2e:	4650      	mov	r0, sl
 8004b30:	f7fb fb76 	bl	8000220 <memchr>
 8004b34:	b140      	cbz	r0, 8004b48 <_vfiprintf_r+0x198>
 8004b36:	2340      	movs	r3, #64	; 0x40
 8004b38:	eba0 000a 	sub.w	r0, r0, sl
 8004b3c:	fa03 f000 	lsl.w	r0, r3, r0
 8004b40:	9b04      	ldr	r3, [sp, #16]
 8004b42:	4303      	orrs	r3, r0
 8004b44:	3401      	adds	r4, #1
 8004b46:	9304      	str	r3, [sp, #16]
 8004b48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b4c:	482c      	ldr	r0, [pc, #176]	; (8004c00 <_vfiprintf_r+0x250>)
 8004b4e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004b52:	2206      	movs	r2, #6
 8004b54:	f7fb fb64 	bl	8000220 <memchr>
 8004b58:	2800      	cmp	r0, #0
 8004b5a:	d03f      	beq.n	8004bdc <_vfiprintf_r+0x22c>
 8004b5c:	4b29      	ldr	r3, [pc, #164]	; (8004c04 <_vfiprintf_r+0x254>)
 8004b5e:	bb1b      	cbnz	r3, 8004ba8 <_vfiprintf_r+0x1f8>
 8004b60:	9b03      	ldr	r3, [sp, #12]
 8004b62:	3307      	adds	r3, #7
 8004b64:	f023 0307 	bic.w	r3, r3, #7
 8004b68:	3308      	adds	r3, #8
 8004b6a:	9303      	str	r3, [sp, #12]
 8004b6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b6e:	443b      	add	r3, r7
 8004b70:	9309      	str	r3, [sp, #36]	; 0x24
 8004b72:	e767      	b.n	8004a44 <_vfiprintf_r+0x94>
 8004b74:	fb0c 3202 	mla	r2, ip, r2, r3
 8004b78:	460c      	mov	r4, r1
 8004b7a:	2001      	movs	r0, #1
 8004b7c:	e7a5      	b.n	8004aca <_vfiprintf_r+0x11a>
 8004b7e:	2300      	movs	r3, #0
 8004b80:	3401      	adds	r4, #1
 8004b82:	9305      	str	r3, [sp, #20]
 8004b84:	4619      	mov	r1, r3
 8004b86:	f04f 0c0a 	mov.w	ip, #10
 8004b8a:	4620      	mov	r0, r4
 8004b8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b90:	3a30      	subs	r2, #48	; 0x30
 8004b92:	2a09      	cmp	r2, #9
 8004b94:	d903      	bls.n	8004b9e <_vfiprintf_r+0x1ee>
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d0c5      	beq.n	8004b26 <_vfiprintf_r+0x176>
 8004b9a:	9105      	str	r1, [sp, #20]
 8004b9c:	e7c3      	b.n	8004b26 <_vfiprintf_r+0x176>
 8004b9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004ba2:	4604      	mov	r4, r0
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e7f0      	b.n	8004b8a <_vfiprintf_r+0x1da>
 8004ba8:	ab03      	add	r3, sp, #12
 8004baa:	9300      	str	r3, [sp, #0]
 8004bac:	462a      	mov	r2, r5
 8004bae:	4b16      	ldr	r3, [pc, #88]	; (8004c08 <_vfiprintf_r+0x258>)
 8004bb0:	a904      	add	r1, sp, #16
 8004bb2:	4630      	mov	r0, r6
 8004bb4:	f3af 8000 	nop.w
 8004bb8:	4607      	mov	r7, r0
 8004bba:	1c78      	adds	r0, r7, #1
 8004bbc:	d1d6      	bne.n	8004b6c <_vfiprintf_r+0x1bc>
 8004bbe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004bc0:	07d9      	lsls	r1, r3, #31
 8004bc2:	d405      	bmi.n	8004bd0 <_vfiprintf_r+0x220>
 8004bc4:	89ab      	ldrh	r3, [r5, #12]
 8004bc6:	059a      	lsls	r2, r3, #22
 8004bc8:	d402      	bmi.n	8004bd0 <_vfiprintf_r+0x220>
 8004bca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004bcc:	f7ff fe31 	bl	8004832 <__retarget_lock_release_recursive>
 8004bd0:	89ab      	ldrh	r3, [r5, #12]
 8004bd2:	065b      	lsls	r3, r3, #25
 8004bd4:	f53f af12 	bmi.w	80049fc <_vfiprintf_r+0x4c>
 8004bd8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004bda:	e711      	b.n	8004a00 <_vfiprintf_r+0x50>
 8004bdc:	ab03      	add	r3, sp, #12
 8004bde:	9300      	str	r3, [sp, #0]
 8004be0:	462a      	mov	r2, r5
 8004be2:	4b09      	ldr	r3, [pc, #36]	; (8004c08 <_vfiprintf_r+0x258>)
 8004be4:	a904      	add	r1, sp, #16
 8004be6:	4630      	mov	r0, r6
 8004be8:	f000 f880 	bl	8004cec <_printf_i>
 8004bec:	e7e4      	b.n	8004bb8 <_vfiprintf_r+0x208>
 8004bee:	bf00      	nop
 8004bf0:	080055b8 	.word	0x080055b8
 8004bf4:	080055d8 	.word	0x080055d8
 8004bf8:	08005598 	.word	0x08005598
 8004bfc:	080055f8 	.word	0x080055f8
 8004c00:	08005602 	.word	0x08005602
 8004c04:	00000000 	.word	0x00000000
 8004c08:	0800498b 	.word	0x0800498b
 8004c0c:	080055fe 	.word	0x080055fe

08004c10 <_printf_common>:
 8004c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c14:	4616      	mov	r6, r2
 8004c16:	4699      	mov	r9, r3
 8004c18:	688a      	ldr	r2, [r1, #8]
 8004c1a:	690b      	ldr	r3, [r1, #16]
 8004c1c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004c20:	4293      	cmp	r3, r2
 8004c22:	bfb8      	it	lt
 8004c24:	4613      	movlt	r3, r2
 8004c26:	6033      	str	r3, [r6, #0]
 8004c28:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c2c:	4607      	mov	r7, r0
 8004c2e:	460c      	mov	r4, r1
 8004c30:	b10a      	cbz	r2, 8004c36 <_printf_common+0x26>
 8004c32:	3301      	adds	r3, #1
 8004c34:	6033      	str	r3, [r6, #0]
 8004c36:	6823      	ldr	r3, [r4, #0]
 8004c38:	0699      	lsls	r1, r3, #26
 8004c3a:	bf42      	ittt	mi
 8004c3c:	6833      	ldrmi	r3, [r6, #0]
 8004c3e:	3302      	addmi	r3, #2
 8004c40:	6033      	strmi	r3, [r6, #0]
 8004c42:	6825      	ldr	r5, [r4, #0]
 8004c44:	f015 0506 	ands.w	r5, r5, #6
 8004c48:	d106      	bne.n	8004c58 <_printf_common+0x48>
 8004c4a:	f104 0a19 	add.w	sl, r4, #25
 8004c4e:	68e3      	ldr	r3, [r4, #12]
 8004c50:	6832      	ldr	r2, [r6, #0]
 8004c52:	1a9b      	subs	r3, r3, r2
 8004c54:	42ab      	cmp	r3, r5
 8004c56:	dc26      	bgt.n	8004ca6 <_printf_common+0x96>
 8004c58:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004c5c:	1e13      	subs	r3, r2, #0
 8004c5e:	6822      	ldr	r2, [r4, #0]
 8004c60:	bf18      	it	ne
 8004c62:	2301      	movne	r3, #1
 8004c64:	0692      	lsls	r2, r2, #26
 8004c66:	d42b      	bmi.n	8004cc0 <_printf_common+0xb0>
 8004c68:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c6c:	4649      	mov	r1, r9
 8004c6e:	4638      	mov	r0, r7
 8004c70:	47c0      	blx	r8
 8004c72:	3001      	adds	r0, #1
 8004c74:	d01e      	beq.n	8004cb4 <_printf_common+0xa4>
 8004c76:	6823      	ldr	r3, [r4, #0]
 8004c78:	68e5      	ldr	r5, [r4, #12]
 8004c7a:	6832      	ldr	r2, [r6, #0]
 8004c7c:	f003 0306 	and.w	r3, r3, #6
 8004c80:	2b04      	cmp	r3, #4
 8004c82:	bf08      	it	eq
 8004c84:	1aad      	subeq	r5, r5, r2
 8004c86:	68a3      	ldr	r3, [r4, #8]
 8004c88:	6922      	ldr	r2, [r4, #16]
 8004c8a:	bf0c      	ite	eq
 8004c8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c90:	2500      	movne	r5, #0
 8004c92:	4293      	cmp	r3, r2
 8004c94:	bfc4      	itt	gt
 8004c96:	1a9b      	subgt	r3, r3, r2
 8004c98:	18ed      	addgt	r5, r5, r3
 8004c9a:	2600      	movs	r6, #0
 8004c9c:	341a      	adds	r4, #26
 8004c9e:	42b5      	cmp	r5, r6
 8004ca0:	d11a      	bne.n	8004cd8 <_printf_common+0xc8>
 8004ca2:	2000      	movs	r0, #0
 8004ca4:	e008      	b.n	8004cb8 <_printf_common+0xa8>
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	4652      	mov	r2, sl
 8004caa:	4649      	mov	r1, r9
 8004cac:	4638      	mov	r0, r7
 8004cae:	47c0      	blx	r8
 8004cb0:	3001      	adds	r0, #1
 8004cb2:	d103      	bne.n	8004cbc <_printf_common+0xac>
 8004cb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cbc:	3501      	adds	r5, #1
 8004cbe:	e7c6      	b.n	8004c4e <_printf_common+0x3e>
 8004cc0:	18e1      	adds	r1, r4, r3
 8004cc2:	1c5a      	adds	r2, r3, #1
 8004cc4:	2030      	movs	r0, #48	; 0x30
 8004cc6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004cca:	4422      	add	r2, r4
 8004ccc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004cd0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004cd4:	3302      	adds	r3, #2
 8004cd6:	e7c7      	b.n	8004c68 <_printf_common+0x58>
 8004cd8:	2301      	movs	r3, #1
 8004cda:	4622      	mov	r2, r4
 8004cdc:	4649      	mov	r1, r9
 8004cde:	4638      	mov	r0, r7
 8004ce0:	47c0      	blx	r8
 8004ce2:	3001      	adds	r0, #1
 8004ce4:	d0e6      	beq.n	8004cb4 <_printf_common+0xa4>
 8004ce6:	3601      	adds	r6, #1
 8004ce8:	e7d9      	b.n	8004c9e <_printf_common+0x8e>
	...

08004cec <_printf_i>:
 8004cec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004cf0:	7e0f      	ldrb	r7, [r1, #24]
 8004cf2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004cf4:	2f78      	cmp	r7, #120	; 0x78
 8004cf6:	4691      	mov	r9, r2
 8004cf8:	4680      	mov	r8, r0
 8004cfa:	460c      	mov	r4, r1
 8004cfc:	469a      	mov	sl, r3
 8004cfe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004d02:	d807      	bhi.n	8004d14 <_printf_i+0x28>
 8004d04:	2f62      	cmp	r7, #98	; 0x62
 8004d06:	d80a      	bhi.n	8004d1e <_printf_i+0x32>
 8004d08:	2f00      	cmp	r7, #0
 8004d0a:	f000 80d8 	beq.w	8004ebe <_printf_i+0x1d2>
 8004d0e:	2f58      	cmp	r7, #88	; 0x58
 8004d10:	f000 80a3 	beq.w	8004e5a <_printf_i+0x16e>
 8004d14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004d1c:	e03a      	b.n	8004d94 <_printf_i+0xa8>
 8004d1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004d22:	2b15      	cmp	r3, #21
 8004d24:	d8f6      	bhi.n	8004d14 <_printf_i+0x28>
 8004d26:	a101      	add	r1, pc, #4	; (adr r1, 8004d2c <_printf_i+0x40>)
 8004d28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d2c:	08004d85 	.word	0x08004d85
 8004d30:	08004d99 	.word	0x08004d99
 8004d34:	08004d15 	.word	0x08004d15
 8004d38:	08004d15 	.word	0x08004d15
 8004d3c:	08004d15 	.word	0x08004d15
 8004d40:	08004d15 	.word	0x08004d15
 8004d44:	08004d99 	.word	0x08004d99
 8004d48:	08004d15 	.word	0x08004d15
 8004d4c:	08004d15 	.word	0x08004d15
 8004d50:	08004d15 	.word	0x08004d15
 8004d54:	08004d15 	.word	0x08004d15
 8004d58:	08004ea5 	.word	0x08004ea5
 8004d5c:	08004dc9 	.word	0x08004dc9
 8004d60:	08004e87 	.word	0x08004e87
 8004d64:	08004d15 	.word	0x08004d15
 8004d68:	08004d15 	.word	0x08004d15
 8004d6c:	08004ec7 	.word	0x08004ec7
 8004d70:	08004d15 	.word	0x08004d15
 8004d74:	08004dc9 	.word	0x08004dc9
 8004d78:	08004d15 	.word	0x08004d15
 8004d7c:	08004d15 	.word	0x08004d15
 8004d80:	08004e8f 	.word	0x08004e8f
 8004d84:	682b      	ldr	r3, [r5, #0]
 8004d86:	1d1a      	adds	r2, r3, #4
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	602a      	str	r2, [r5, #0]
 8004d8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d94:	2301      	movs	r3, #1
 8004d96:	e0a3      	b.n	8004ee0 <_printf_i+0x1f4>
 8004d98:	6820      	ldr	r0, [r4, #0]
 8004d9a:	6829      	ldr	r1, [r5, #0]
 8004d9c:	0606      	lsls	r6, r0, #24
 8004d9e:	f101 0304 	add.w	r3, r1, #4
 8004da2:	d50a      	bpl.n	8004dba <_printf_i+0xce>
 8004da4:	680e      	ldr	r6, [r1, #0]
 8004da6:	602b      	str	r3, [r5, #0]
 8004da8:	2e00      	cmp	r6, #0
 8004daa:	da03      	bge.n	8004db4 <_printf_i+0xc8>
 8004dac:	232d      	movs	r3, #45	; 0x2d
 8004dae:	4276      	negs	r6, r6
 8004db0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004db4:	485e      	ldr	r0, [pc, #376]	; (8004f30 <_printf_i+0x244>)
 8004db6:	230a      	movs	r3, #10
 8004db8:	e019      	b.n	8004dee <_printf_i+0x102>
 8004dba:	680e      	ldr	r6, [r1, #0]
 8004dbc:	602b      	str	r3, [r5, #0]
 8004dbe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004dc2:	bf18      	it	ne
 8004dc4:	b236      	sxthne	r6, r6
 8004dc6:	e7ef      	b.n	8004da8 <_printf_i+0xbc>
 8004dc8:	682b      	ldr	r3, [r5, #0]
 8004dca:	6820      	ldr	r0, [r4, #0]
 8004dcc:	1d19      	adds	r1, r3, #4
 8004dce:	6029      	str	r1, [r5, #0]
 8004dd0:	0601      	lsls	r1, r0, #24
 8004dd2:	d501      	bpl.n	8004dd8 <_printf_i+0xec>
 8004dd4:	681e      	ldr	r6, [r3, #0]
 8004dd6:	e002      	b.n	8004dde <_printf_i+0xf2>
 8004dd8:	0646      	lsls	r6, r0, #25
 8004dda:	d5fb      	bpl.n	8004dd4 <_printf_i+0xe8>
 8004ddc:	881e      	ldrh	r6, [r3, #0]
 8004dde:	4854      	ldr	r0, [pc, #336]	; (8004f30 <_printf_i+0x244>)
 8004de0:	2f6f      	cmp	r7, #111	; 0x6f
 8004de2:	bf0c      	ite	eq
 8004de4:	2308      	moveq	r3, #8
 8004de6:	230a      	movne	r3, #10
 8004de8:	2100      	movs	r1, #0
 8004dea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004dee:	6865      	ldr	r5, [r4, #4]
 8004df0:	60a5      	str	r5, [r4, #8]
 8004df2:	2d00      	cmp	r5, #0
 8004df4:	bfa2      	ittt	ge
 8004df6:	6821      	ldrge	r1, [r4, #0]
 8004df8:	f021 0104 	bicge.w	r1, r1, #4
 8004dfc:	6021      	strge	r1, [r4, #0]
 8004dfe:	b90e      	cbnz	r6, 8004e04 <_printf_i+0x118>
 8004e00:	2d00      	cmp	r5, #0
 8004e02:	d04d      	beq.n	8004ea0 <_printf_i+0x1b4>
 8004e04:	4615      	mov	r5, r2
 8004e06:	fbb6 f1f3 	udiv	r1, r6, r3
 8004e0a:	fb03 6711 	mls	r7, r3, r1, r6
 8004e0e:	5dc7      	ldrb	r7, [r0, r7]
 8004e10:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004e14:	4637      	mov	r7, r6
 8004e16:	42bb      	cmp	r3, r7
 8004e18:	460e      	mov	r6, r1
 8004e1a:	d9f4      	bls.n	8004e06 <_printf_i+0x11a>
 8004e1c:	2b08      	cmp	r3, #8
 8004e1e:	d10b      	bne.n	8004e38 <_printf_i+0x14c>
 8004e20:	6823      	ldr	r3, [r4, #0]
 8004e22:	07de      	lsls	r6, r3, #31
 8004e24:	d508      	bpl.n	8004e38 <_printf_i+0x14c>
 8004e26:	6923      	ldr	r3, [r4, #16]
 8004e28:	6861      	ldr	r1, [r4, #4]
 8004e2a:	4299      	cmp	r1, r3
 8004e2c:	bfde      	ittt	le
 8004e2e:	2330      	movle	r3, #48	; 0x30
 8004e30:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004e34:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004e38:	1b52      	subs	r2, r2, r5
 8004e3a:	6122      	str	r2, [r4, #16]
 8004e3c:	f8cd a000 	str.w	sl, [sp]
 8004e40:	464b      	mov	r3, r9
 8004e42:	aa03      	add	r2, sp, #12
 8004e44:	4621      	mov	r1, r4
 8004e46:	4640      	mov	r0, r8
 8004e48:	f7ff fee2 	bl	8004c10 <_printf_common>
 8004e4c:	3001      	adds	r0, #1
 8004e4e:	d14c      	bne.n	8004eea <_printf_i+0x1fe>
 8004e50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e54:	b004      	add	sp, #16
 8004e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e5a:	4835      	ldr	r0, [pc, #212]	; (8004f30 <_printf_i+0x244>)
 8004e5c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004e60:	6829      	ldr	r1, [r5, #0]
 8004e62:	6823      	ldr	r3, [r4, #0]
 8004e64:	f851 6b04 	ldr.w	r6, [r1], #4
 8004e68:	6029      	str	r1, [r5, #0]
 8004e6a:	061d      	lsls	r5, r3, #24
 8004e6c:	d514      	bpl.n	8004e98 <_printf_i+0x1ac>
 8004e6e:	07df      	lsls	r7, r3, #31
 8004e70:	bf44      	itt	mi
 8004e72:	f043 0320 	orrmi.w	r3, r3, #32
 8004e76:	6023      	strmi	r3, [r4, #0]
 8004e78:	b91e      	cbnz	r6, 8004e82 <_printf_i+0x196>
 8004e7a:	6823      	ldr	r3, [r4, #0]
 8004e7c:	f023 0320 	bic.w	r3, r3, #32
 8004e80:	6023      	str	r3, [r4, #0]
 8004e82:	2310      	movs	r3, #16
 8004e84:	e7b0      	b.n	8004de8 <_printf_i+0xfc>
 8004e86:	6823      	ldr	r3, [r4, #0]
 8004e88:	f043 0320 	orr.w	r3, r3, #32
 8004e8c:	6023      	str	r3, [r4, #0]
 8004e8e:	2378      	movs	r3, #120	; 0x78
 8004e90:	4828      	ldr	r0, [pc, #160]	; (8004f34 <_printf_i+0x248>)
 8004e92:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004e96:	e7e3      	b.n	8004e60 <_printf_i+0x174>
 8004e98:	0659      	lsls	r1, r3, #25
 8004e9a:	bf48      	it	mi
 8004e9c:	b2b6      	uxthmi	r6, r6
 8004e9e:	e7e6      	b.n	8004e6e <_printf_i+0x182>
 8004ea0:	4615      	mov	r5, r2
 8004ea2:	e7bb      	b.n	8004e1c <_printf_i+0x130>
 8004ea4:	682b      	ldr	r3, [r5, #0]
 8004ea6:	6826      	ldr	r6, [r4, #0]
 8004ea8:	6961      	ldr	r1, [r4, #20]
 8004eaa:	1d18      	adds	r0, r3, #4
 8004eac:	6028      	str	r0, [r5, #0]
 8004eae:	0635      	lsls	r5, r6, #24
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	d501      	bpl.n	8004eb8 <_printf_i+0x1cc>
 8004eb4:	6019      	str	r1, [r3, #0]
 8004eb6:	e002      	b.n	8004ebe <_printf_i+0x1d2>
 8004eb8:	0670      	lsls	r0, r6, #25
 8004eba:	d5fb      	bpl.n	8004eb4 <_printf_i+0x1c8>
 8004ebc:	8019      	strh	r1, [r3, #0]
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	6123      	str	r3, [r4, #16]
 8004ec2:	4615      	mov	r5, r2
 8004ec4:	e7ba      	b.n	8004e3c <_printf_i+0x150>
 8004ec6:	682b      	ldr	r3, [r5, #0]
 8004ec8:	1d1a      	adds	r2, r3, #4
 8004eca:	602a      	str	r2, [r5, #0]
 8004ecc:	681d      	ldr	r5, [r3, #0]
 8004ece:	6862      	ldr	r2, [r4, #4]
 8004ed0:	2100      	movs	r1, #0
 8004ed2:	4628      	mov	r0, r5
 8004ed4:	f7fb f9a4 	bl	8000220 <memchr>
 8004ed8:	b108      	cbz	r0, 8004ede <_printf_i+0x1f2>
 8004eda:	1b40      	subs	r0, r0, r5
 8004edc:	6060      	str	r0, [r4, #4]
 8004ede:	6863      	ldr	r3, [r4, #4]
 8004ee0:	6123      	str	r3, [r4, #16]
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ee8:	e7a8      	b.n	8004e3c <_printf_i+0x150>
 8004eea:	6923      	ldr	r3, [r4, #16]
 8004eec:	462a      	mov	r2, r5
 8004eee:	4649      	mov	r1, r9
 8004ef0:	4640      	mov	r0, r8
 8004ef2:	47d0      	blx	sl
 8004ef4:	3001      	adds	r0, #1
 8004ef6:	d0ab      	beq.n	8004e50 <_printf_i+0x164>
 8004ef8:	6823      	ldr	r3, [r4, #0]
 8004efa:	079b      	lsls	r3, r3, #30
 8004efc:	d413      	bmi.n	8004f26 <_printf_i+0x23a>
 8004efe:	68e0      	ldr	r0, [r4, #12]
 8004f00:	9b03      	ldr	r3, [sp, #12]
 8004f02:	4298      	cmp	r0, r3
 8004f04:	bfb8      	it	lt
 8004f06:	4618      	movlt	r0, r3
 8004f08:	e7a4      	b.n	8004e54 <_printf_i+0x168>
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	4632      	mov	r2, r6
 8004f0e:	4649      	mov	r1, r9
 8004f10:	4640      	mov	r0, r8
 8004f12:	47d0      	blx	sl
 8004f14:	3001      	adds	r0, #1
 8004f16:	d09b      	beq.n	8004e50 <_printf_i+0x164>
 8004f18:	3501      	adds	r5, #1
 8004f1a:	68e3      	ldr	r3, [r4, #12]
 8004f1c:	9903      	ldr	r1, [sp, #12]
 8004f1e:	1a5b      	subs	r3, r3, r1
 8004f20:	42ab      	cmp	r3, r5
 8004f22:	dcf2      	bgt.n	8004f0a <_printf_i+0x21e>
 8004f24:	e7eb      	b.n	8004efe <_printf_i+0x212>
 8004f26:	2500      	movs	r5, #0
 8004f28:	f104 0619 	add.w	r6, r4, #25
 8004f2c:	e7f5      	b.n	8004f1a <_printf_i+0x22e>
 8004f2e:	bf00      	nop
 8004f30:	08005609 	.word	0x08005609
 8004f34:	0800561a 	.word	0x0800561a

08004f38 <_sbrk_r>:
 8004f38:	b538      	push	{r3, r4, r5, lr}
 8004f3a:	4d06      	ldr	r5, [pc, #24]	; (8004f54 <_sbrk_r+0x1c>)
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	4604      	mov	r4, r0
 8004f40:	4608      	mov	r0, r1
 8004f42:	602b      	str	r3, [r5, #0]
 8004f44:	f7fb ff0c 	bl	8000d60 <_sbrk>
 8004f48:	1c43      	adds	r3, r0, #1
 8004f4a:	d102      	bne.n	8004f52 <_sbrk_r+0x1a>
 8004f4c:	682b      	ldr	r3, [r5, #0]
 8004f4e:	b103      	cbz	r3, 8004f52 <_sbrk_r+0x1a>
 8004f50:	6023      	str	r3, [r4, #0]
 8004f52:	bd38      	pop	{r3, r4, r5, pc}
 8004f54:	200001c8 	.word	0x200001c8

08004f58 <__sread>:
 8004f58:	b510      	push	{r4, lr}
 8004f5a:	460c      	mov	r4, r1
 8004f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f60:	f000 fab2 	bl	80054c8 <_read_r>
 8004f64:	2800      	cmp	r0, #0
 8004f66:	bfab      	itete	ge
 8004f68:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004f6a:	89a3      	ldrhlt	r3, [r4, #12]
 8004f6c:	181b      	addge	r3, r3, r0
 8004f6e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004f72:	bfac      	ite	ge
 8004f74:	6563      	strge	r3, [r4, #84]	; 0x54
 8004f76:	81a3      	strhlt	r3, [r4, #12]
 8004f78:	bd10      	pop	{r4, pc}

08004f7a <__swrite>:
 8004f7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f7e:	461f      	mov	r7, r3
 8004f80:	898b      	ldrh	r3, [r1, #12]
 8004f82:	05db      	lsls	r3, r3, #23
 8004f84:	4605      	mov	r5, r0
 8004f86:	460c      	mov	r4, r1
 8004f88:	4616      	mov	r6, r2
 8004f8a:	d505      	bpl.n	8004f98 <__swrite+0x1e>
 8004f8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f90:	2302      	movs	r3, #2
 8004f92:	2200      	movs	r2, #0
 8004f94:	f000 f9c8 	bl	8005328 <_lseek_r>
 8004f98:	89a3      	ldrh	r3, [r4, #12]
 8004f9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004fa2:	81a3      	strh	r3, [r4, #12]
 8004fa4:	4632      	mov	r2, r6
 8004fa6:	463b      	mov	r3, r7
 8004fa8:	4628      	mov	r0, r5
 8004faa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004fae:	f000 b869 	b.w	8005084 <_write_r>

08004fb2 <__sseek>:
 8004fb2:	b510      	push	{r4, lr}
 8004fb4:	460c      	mov	r4, r1
 8004fb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fba:	f000 f9b5 	bl	8005328 <_lseek_r>
 8004fbe:	1c43      	adds	r3, r0, #1
 8004fc0:	89a3      	ldrh	r3, [r4, #12]
 8004fc2:	bf15      	itete	ne
 8004fc4:	6560      	strne	r0, [r4, #84]	; 0x54
 8004fc6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004fca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004fce:	81a3      	strheq	r3, [r4, #12]
 8004fd0:	bf18      	it	ne
 8004fd2:	81a3      	strhne	r3, [r4, #12]
 8004fd4:	bd10      	pop	{r4, pc}

08004fd6 <__sclose>:
 8004fd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fda:	f000 b8d3 	b.w	8005184 <_close_r>
	...

08004fe0 <__swbuf_r>:
 8004fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fe2:	460e      	mov	r6, r1
 8004fe4:	4614      	mov	r4, r2
 8004fe6:	4605      	mov	r5, r0
 8004fe8:	b118      	cbz	r0, 8004ff2 <__swbuf_r+0x12>
 8004fea:	6983      	ldr	r3, [r0, #24]
 8004fec:	b90b      	cbnz	r3, 8004ff2 <__swbuf_r+0x12>
 8004fee:	f7ff fb81 	bl	80046f4 <__sinit>
 8004ff2:	4b21      	ldr	r3, [pc, #132]	; (8005078 <__swbuf_r+0x98>)
 8004ff4:	429c      	cmp	r4, r3
 8004ff6:	d12b      	bne.n	8005050 <__swbuf_r+0x70>
 8004ff8:	686c      	ldr	r4, [r5, #4]
 8004ffa:	69a3      	ldr	r3, [r4, #24]
 8004ffc:	60a3      	str	r3, [r4, #8]
 8004ffe:	89a3      	ldrh	r3, [r4, #12]
 8005000:	071a      	lsls	r2, r3, #28
 8005002:	d52f      	bpl.n	8005064 <__swbuf_r+0x84>
 8005004:	6923      	ldr	r3, [r4, #16]
 8005006:	b36b      	cbz	r3, 8005064 <__swbuf_r+0x84>
 8005008:	6923      	ldr	r3, [r4, #16]
 800500a:	6820      	ldr	r0, [r4, #0]
 800500c:	1ac0      	subs	r0, r0, r3
 800500e:	6963      	ldr	r3, [r4, #20]
 8005010:	b2f6      	uxtb	r6, r6
 8005012:	4283      	cmp	r3, r0
 8005014:	4637      	mov	r7, r6
 8005016:	dc04      	bgt.n	8005022 <__swbuf_r+0x42>
 8005018:	4621      	mov	r1, r4
 800501a:	4628      	mov	r0, r5
 800501c:	f000 f948 	bl	80052b0 <_fflush_r>
 8005020:	bb30      	cbnz	r0, 8005070 <__swbuf_r+0x90>
 8005022:	68a3      	ldr	r3, [r4, #8]
 8005024:	3b01      	subs	r3, #1
 8005026:	60a3      	str	r3, [r4, #8]
 8005028:	6823      	ldr	r3, [r4, #0]
 800502a:	1c5a      	adds	r2, r3, #1
 800502c:	6022      	str	r2, [r4, #0]
 800502e:	701e      	strb	r6, [r3, #0]
 8005030:	6963      	ldr	r3, [r4, #20]
 8005032:	3001      	adds	r0, #1
 8005034:	4283      	cmp	r3, r0
 8005036:	d004      	beq.n	8005042 <__swbuf_r+0x62>
 8005038:	89a3      	ldrh	r3, [r4, #12]
 800503a:	07db      	lsls	r3, r3, #31
 800503c:	d506      	bpl.n	800504c <__swbuf_r+0x6c>
 800503e:	2e0a      	cmp	r6, #10
 8005040:	d104      	bne.n	800504c <__swbuf_r+0x6c>
 8005042:	4621      	mov	r1, r4
 8005044:	4628      	mov	r0, r5
 8005046:	f000 f933 	bl	80052b0 <_fflush_r>
 800504a:	b988      	cbnz	r0, 8005070 <__swbuf_r+0x90>
 800504c:	4638      	mov	r0, r7
 800504e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005050:	4b0a      	ldr	r3, [pc, #40]	; (800507c <__swbuf_r+0x9c>)
 8005052:	429c      	cmp	r4, r3
 8005054:	d101      	bne.n	800505a <__swbuf_r+0x7a>
 8005056:	68ac      	ldr	r4, [r5, #8]
 8005058:	e7cf      	b.n	8004ffa <__swbuf_r+0x1a>
 800505a:	4b09      	ldr	r3, [pc, #36]	; (8005080 <__swbuf_r+0xa0>)
 800505c:	429c      	cmp	r4, r3
 800505e:	bf08      	it	eq
 8005060:	68ec      	ldreq	r4, [r5, #12]
 8005062:	e7ca      	b.n	8004ffa <__swbuf_r+0x1a>
 8005064:	4621      	mov	r1, r4
 8005066:	4628      	mov	r0, r5
 8005068:	f000 f81e 	bl	80050a8 <__swsetup_r>
 800506c:	2800      	cmp	r0, #0
 800506e:	d0cb      	beq.n	8005008 <__swbuf_r+0x28>
 8005070:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005074:	e7ea      	b.n	800504c <__swbuf_r+0x6c>
 8005076:	bf00      	nop
 8005078:	080055b8 	.word	0x080055b8
 800507c:	080055d8 	.word	0x080055d8
 8005080:	08005598 	.word	0x08005598

08005084 <_write_r>:
 8005084:	b538      	push	{r3, r4, r5, lr}
 8005086:	4d07      	ldr	r5, [pc, #28]	; (80050a4 <_write_r+0x20>)
 8005088:	4604      	mov	r4, r0
 800508a:	4608      	mov	r0, r1
 800508c:	4611      	mov	r1, r2
 800508e:	2200      	movs	r2, #0
 8005090:	602a      	str	r2, [r5, #0]
 8005092:	461a      	mov	r2, r3
 8005094:	f7fb fabd 	bl	8000612 <_write>
 8005098:	1c43      	adds	r3, r0, #1
 800509a:	d102      	bne.n	80050a2 <_write_r+0x1e>
 800509c:	682b      	ldr	r3, [r5, #0]
 800509e:	b103      	cbz	r3, 80050a2 <_write_r+0x1e>
 80050a0:	6023      	str	r3, [r4, #0]
 80050a2:	bd38      	pop	{r3, r4, r5, pc}
 80050a4:	200001c8 	.word	0x200001c8

080050a8 <__swsetup_r>:
 80050a8:	4b32      	ldr	r3, [pc, #200]	; (8005174 <__swsetup_r+0xcc>)
 80050aa:	b570      	push	{r4, r5, r6, lr}
 80050ac:	681d      	ldr	r5, [r3, #0]
 80050ae:	4606      	mov	r6, r0
 80050b0:	460c      	mov	r4, r1
 80050b2:	b125      	cbz	r5, 80050be <__swsetup_r+0x16>
 80050b4:	69ab      	ldr	r3, [r5, #24]
 80050b6:	b913      	cbnz	r3, 80050be <__swsetup_r+0x16>
 80050b8:	4628      	mov	r0, r5
 80050ba:	f7ff fb1b 	bl	80046f4 <__sinit>
 80050be:	4b2e      	ldr	r3, [pc, #184]	; (8005178 <__swsetup_r+0xd0>)
 80050c0:	429c      	cmp	r4, r3
 80050c2:	d10f      	bne.n	80050e4 <__swsetup_r+0x3c>
 80050c4:	686c      	ldr	r4, [r5, #4]
 80050c6:	89a3      	ldrh	r3, [r4, #12]
 80050c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80050cc:	0719      	lsls	r1, r3, #28
 80050ce:	d42c      	bmi.n	800512a <__swsetup_r+0x82>
 80050d0:	06dd      	lsls	r5, r3, #27
 80050d2:	d411      	bmi.n	80050f8 <__swsetup_r+0x50>
 80050d4:	2309      	movs	r3, #9
 80050d6:	6033      	str	r3, [r6, #0]
 80050d8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80050dc:	81a3      	strh	r3, [r4, #12]
 80050de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80050e2:	e03e      	b.n	8005162 <__swsetup_r+0xba>
 80050e4:	4b25      	ldr	r3, [pc, #148]	; (800517c <__swsetup_r+0xd4>)
 80050e6:	429c      	cmp	r4, r3
 80050e8:	d101      	bne.n	80050ee <__swsetup_r+0x46>
 80050ea:	68ac      	ldr	r4, [r5, #8]
 80050ec:	e7eb      	b.n	80050c6 <__swsetup_r+0x1e>
 80050ee:	4b24      	ldr	r3, [pc, #144]	; (8005180 <__swsetup_r+0xd8>)
 80050f0:	429c      	cmp	r4, r3
 80050f2:	bf08      	it	eq
 80050f4:	68ec      	ldreq	r4, [r5, #12]
 80050f6:	e7e6      	b.n	80050c6 <__swsetup_r+0x1e>
 80050f8:	0758      	lsls	r0, r3, #29
 80050fa:	d512      	bpl.n	8005122 <__swsetup_r+0x7a>
 80050fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80050fe:	b141      	cbz	r1, 8005112 <__swsetup_r+0x6a>
 8005100:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005104:	4299      	cmp	r1, r3
 8005106:	d002      	beq.n	800510e <__swsetup_r+0x66>
 8005108:	4630      	mov	r0, r6
 800510a:	f000 f991 	bl	8005430 <_free_r>
 800510e:	2300      	movs	r3, #0
 8005110:	6363      	str	r3, [r4, #52]	; 0x34
 8005112:	89a3      	ldrh	r3, [r4, #12]
 8005114:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005118:	81a3      	strh	r3, [r4, #12]
 800511a:	2300      	movs	r3, #0
 800511c:	6063      	str	r3, [r4, #4]
 800511e:	6923      	ldr	r3, [r4, #16]
 8005120:	6023      	str	r3, [r4, #0]
 8005122:	89a3      	ldrh	r3, [r4, #12]
 8005124:	f043 0308 	orr.w	r3, r3, #8
 8005128:	81a3      	strh	r3, [r4, #12]
 800512a:	6923      	ldr	r3, [r4, #16]
 800512c:	b94b      	cbnz	r3, 8005142 <__swsetup_r+0x9a>
 800512e:	89a3      	ldrh	r3, [r4, #12]
 8005130:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005134:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005138:	d003      	beq.n	8005142 <__swsetup_r+0x9a>
 800513a:	4621      	mov	r1, r4
 800513c:	4630      	mov	r0, r6
 800513e:	f000 f92b 	bl	8005398 <__smakebuf_r>
 8005142:	89a0      	ldrh	r0, [r4, #12]
 8005144:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005148:	f010 0301 	ands.w	r3, r0, #1
 800514c:	d00a      	beq.n	8005164 <__swsetup_r+0xbc>
 800514e:	2300      	movs	r3, #0
 8005150:	60a3      	str	r3, [r4, #8]
 8005152:	6963      	ldr	r3, [r4, #20]
 8005154:	425b      	negs	r3, r3
 8005156:	61a3      	str	r3, [r4, #24]
 8005158:	6923      	ldr	r3, [r4, #16]
 800515a:	b943      	cbnz	r3, 800516e <__swsetup_r+0xc6>
 800515c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005160:	d1ba      	bne.n	80050d8 <__swsetup_r+0x30>
 8005162:	bd70      	pop	{r4, r5, r6, pc}
 8005164:	0781      	lsls	r1, r0, #30
 8005166:	bf58      	it	pl
 8005168:	6963      	ldrpl	r3, [r4, #20]
 800516a:	60a3      	str	r3, [r4, #8]
 800516c:	e7f4      	b.n	8005158 <__swsetup_r+0xb0>
 800516e:	2000      	movs	r0, #0
 8005170:	e7f7      	b.n	8005162 <__swsetup_r+0xba>
 8005172:	bf00      	nop
 8005174:	2000000c 	.word	0x2000000c
 8005178:	080055b8 	.word	0x080055b8
 800517c:	080055d8 	.word	0x080055d8
 8005180:	08005598 	.word	0x08005598

08005184 <_close_r>:
 8005184:	b538      	push	{r3, r4, r5, lr}
 8005186:	4d06      	ldr	r5, [pc, #24]	; (80051a0 <_close_r+0x1c>)
 8005188:	2300      	movs	r3, #0
 800518a:	4604      	mov	r4, r0
 800518c:	4608      	mov	r0, r1
 800518e:	602b      	str	r3, [r5, #0]
 8005190:	f7fb fdb1 	bl	8000cf6 <_close>
 8005194:	1c43      	adds	r3, r0, #1
 8005196:	d102      	bne.n	800519e <_close_r+0x1a>
 8005198:	682b      	ldr	r3, [r5, #0]
 800519a:	b103      	cbz	r3, 800519e <_close_r+0x1a>
 800519c:	6023      	str	r3, [r4, #0]
 800519e:	bd38      	pop	{r3, r4, r5, pc}
 80051a0:	200001c8 	.word	0x200001c8

080051a4 <__sflush_r>:
 80051a4:	898a      	ldrh	r2, [r1, #12]
 80051a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051aa:	4605      	mov	r5, r0
 80051ac:	0710      	lsls	r0, r2, #28
 80051ae:	460c      	mov	r4, r1
 80051b0:	d458      	bmi.n	8005264 <__sflush_r+0xc0>
 80051b2:	684b      	ldr	r3, [r1, #4]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	dc05      	bgt.n	80051c4 <__sflush_r+0x20>
 80051b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	dc02      	bgt.n	80051c4 <__sflush_r+0x20>
 80051be:	2000      	movs	r0, #0
 80051c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80051c6:	2e00      	cmp	r6, #0
 80051c8:	d0f9      	beq.n	80051be <__sflush_r+0x1a>
 80051ca:	2300      	movs	r3, #0
 80051cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80051d0:	682f      	ldr	r7, [r5, #0]
 80051d2:	602b      	str	r3, [r5, #0]
 80051d4:	d032      	beq.n	800523c <__sflush_r+0x98>
 80051d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80051d8:	89a3      	ldrh	r3, [r4, #12]
 80051da:	075a      	lsls	r2, r3, #29
 80051dc:	d505      	bpl.n	80051ea <__sflush_r+0x46>
 80051de:	6863      	ldr	r3, [r4, #4]
 80051e0:	1ac0      	subs	r0, r0, r3
 80051e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80051e4:	b10b      	cbz	r3, 80051ea <__sflush_r+0x46>
 80051e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80051e8:	1ac0      	subs	r0, r0, r3
 80051ea:	2300      	movs	r3, #0
 80051ec:	4602      	mov	r2, r0
 80051ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80051f0:	6a21      	ldr	r1, [r4, #32]
 80051f2:	4628      	mov	r0, r5
 80051f4:	47b0      	blx	r6
 80051f6:	1c43      	adds	r3, r0, #1
 80051f8:	89a3      	ldrh	r3, [r4, #12]
 80051fa:	d106      	bne.n	800520a <__sflush_r+0x66>
 80051fc:	6829      	ldr	r1, [r5, #0]
 80051fe:	291d      	cmp	r1, #29
 8005200:	d82c      	bhi.n	800525c <__sflush_r+0xb8>
 8005202:	4a2a      	ldr	r2, [pc, #168]	; (80052ac <__sflush_r+0x108>)
 8005204:	40ca      	lsrs	r2, r1
 8005206:	07d6      	lsls	r6, r2, #31
 8005208:	d528      	bpl.n	800525c <__sflush_r+0xb8>
 800520a:	2200      	movs	r2, #0
 800520c:	6062      	str	r2, [r4, #4]
 800520e:	04d9      	lsls	r1, r3, #19
 8005210:	6922      	ldr	r2, [r4, #16]
 8005212:	6022      	str	r2, [r4, #0]
 8005214:	d504      	bpl.n	8005220 <__sflush_r+0x7c>
 8005216:	1c42      	adds	r2, r0, #1
 8005218:	d101      	bne.n	800521e <__sflush_r+0x7a>
 800521a:	682b      	ldr	r3, [r5, #0]
 800521c:	b903      	cbnz	r3, 8005220 <__sflush_r+0x7c>
 800521e:	6560      	str	r0, [r4, #84]	; 0x54
 8005220:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005222:	602f      	str	r7, [r5, #0]
 8005224:	2900      	cmp	r1, #0
 8005226:	d0ca      	beq.n	80051be <__sflush_r+0x1a>
 8005228:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800522c:	4299      	cmp	r1, r3
 800522e:	d002      	beq.n	8005236 <__sflush_r+0x92>
 8005230:	4628      	mov	r0, r5
 8005232:	f000 f8fd 	bl	8005430 <_free_r>
 8005236:	2000      	movs	r0, #0
 8005238:	6360      	str	r0, [r4, #52]	; 0x34
 800523a:	e7c1      	b.n	80051c0 <__sflush_r+0x1c>
 800523c:	6a21      	ldr	r1, [r4, #32]
 800523e:	2301      	movs	r3, #1
 8005240:	4628      	mov	r0, r5
 8005242:	47b0      	blx	r6
 8005244:	1c41      	adds	r1, r0, #1
 8005246:	d1c7      	bne.n	80051d8 <__sflush_r+0x34>
 8005248:	682b      	ldr	r3, [r5, #0]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d0c4      	beq.n	80051d8 <__sflush_r+0x34>
 800524e:	2b1d      	cmp	r3, #29
 8005250:	d001      	beq.n	8005256 <__sflush_r+0xb2>
 8005252:	2b16      	cmp	r3, #22
 8005254:	d101      	bne.n	800525a <__sflush_r+0xb6>
 8005256:	602f      	str	r7, [r5, #0]
 8005258:	e7b1      	b.n	80051be <__sflush_r+0x1a>
 800525a:	89a3      	ldrh	r3, [r4, #12]
 800525c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005260:	81a3      	strh	r3, [r4, #12]
 8005262:	e7ad      	b.n	80051c0 <__sflush_r+0x1c>
 8005264:	690f      	ldr	r7, [r1, #16]
 8005266:	2f00      	cmp	r7, #0
 8005268:	d0a9      	beq.n	80051be <__sflush_r+0x1a>
 800526a:	0793      	lsls	r3, r2, #30
 800526c:	680e      	ldr	r6, [r1, #0]
 800526e:	bf08      	it	eq
 8005270:	694b      	ldreq	r3, [r1, #20]
 8005272:	600f      	str	r7, [r1, #0]
 8005274:	bf18      	it	ne
 8005276:	2300      	movne	r3, #0
 8005278:	eba6 0807 	sub.w	r8, r6, r7
 800527c:	608b      	str	r3, [r1, #8]
 800527e:	f1b8 0f00 	cmp.w	r8, #0
 8005282:	dd9c      	ble.n	80051be <__sflush_r+0x1a>
 8005284:	6a21      	ldr	r1, [r4, #32]
 8005286:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005288:	4643      	mov	r3, r8
 800528a:	463a      	mov	r2, r7
 800528c:	4628      	mov	r0, r5
 800528e:	47b0      	blx	r6
 8005290:	2800      	cmp	r0, #0
 8005292:	dc06      	bgt.n	80052a2 <__sflush_r+0xfe>
 8005294:	89a3      	ldrh	r3, [r4, #12]
 8005296:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800529a:	81a3      	strh	r3, [r4, #12]
 800529c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80052a0:	e78e      	b.n	80051c0 <__sflush_r+0x1c>
 80052a2:	4407      	add	r7, r0
 80052a4:	eba8 0800 	sub.w	r8, r8, r0
 80052a8:	e7e9      	b.n	800527e <__sflush_r+0xda>
 80052aa:	bf00      	nop
 80052ac:	20400001 	.word	0x20400001

080052b0 <_fflush_r>:
 80052b0:	b538      	push	{r3, r4, r5, lr}
 80052b2:	690b      	ldr	r3, [r1, #16]
 80052b4:	4605      	mov	r5, r0
 80052b6:	460c      	mov	r4, r1
 80052b8:	b913      	cbnz	r3, 80052c0 <_fflush_r+0x10>
 80052ba:	2500      	movs	r5, #0
 80052bc:	4628      	mov	r0, r5
 80052be:	bd38      	pop	{r3, r4, r5, pc}
 80052c0:	b118      	cbz	r0, 80052ca <_fflush_r+0x1a>
 80052c2:	6983      	ldr	r3, [r0, #24]
 80052c4:	b90b      	cbnz	r3, 80052ca <_fflush_r+0x1a>
 80052c6:	f7ff fa15 	bl	80046f4 <__sinit>
 80052ca:	4b14      	ldr	r3, [pc, #80]	; (800531c <_fflush_r+0x6c>)
 80052cc:	429c      	cmp	r4, r3
 80052ce:	d11b      	bne.n	8005308 <_fflush_r+0x58>
 80052d0:	686c      	ldr	r4, [r5, #4]
 80052d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d0ef      	beq.n	80052ba <_fflush_r+0xa>
 80052da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80052dc:	07d0      	lsls	r0, r2, #31
 80052de:	d404      	bmi.n	80052ea <_fflush_r+0x3a>
 80052e0:	0599      	lsls	r1, r3, #22
 80052e2:	d402      	bmi.n	80052ea <_fflush_r+0x3a>
 80052e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052e6:	f7ff faa3 	bl	8004830 <__retarget_lock_acquire_recursive>
 80052ea:	4628      	mov	r0, r5
 80052ec:	4621      	mov	r1, r4
 80052ee:	f7ff ff59 	bl	80051a4 <__sflush_r>
 80052f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80052f4:	07da      	lsls	r2, r3, #31
 80052f6:	4605      	mov	r5, r0
 80052f8:	d4e0      	bmi.n	80052bc <_fflush_r+0xc>
 80052fa:	89a3      	ldrh	r3, [r4, #12]
 80052fc:	059b      	lsls	r3, r3, #22
 80052fe:	d4dd      	bmi.n	80052bc <_fflush_r+0xc>
 8005300:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005302:	f7ff fa96 	bl	8004832 <__retarget_lock_release_recursive>
 8005306:	e7d9      	b.n	80052bc <_fflush_r+0xc>
 8005308:	4b05      	ldr	r3, [pc, #20]	; (8005320 <_fflush_r+0x70>)
 800530a:	429c      	cmp	r4, r3
 800530c:	d101      	bne.n	8005312 <_fflush_r+0x62>
 800530e:	68ac      	ldr	r4, [r5, #8]
 8005310:	e7df      	b.n	80052d2 <_fflush_r+0x22>
 8005312:	4b04      	ldr	r3, [pc, #16]	; (8005324 <_fflush_r+0x74>)
 8005314:	429c      	cmp	r4, r3
 8005316:	bf08      	it	eq
 8005318:	68ec      	ldreq	r4, [r5, #12]
 800531a:	e7da      	b.n	80052d2 <_fflush_r+0x22>
 800531c:	080055b8 	.word	0x080055b8
 8005320:	080055d8 	.word	0x080055d8
 8005324:	08005598 	.word	0x08005598

08005328 <_lseek_r>:
 8005328:	b538      	push	{r3, r4, r5, lr}
 800532a:	4d07      	ldr	r5, [pc, #28]	; (8005348 <_lseek_r+0x20>)
 800532c:	4604      	mov	r4, r0
 800532e:	4608      	mov	r0, r1
 8005330:	4611      	mov	r1, r2
 8005332:	2200      	movs	r2, #0
 8005334:	602a      	str	r2, [r5, #0]
 8005336:	461a      	mov	r2, r3
 8005338:	f7fb fd04 	bl	8000d44 <_lseek>
 800533c:	1c43      	adds	r3, r0, #1
 800533e:	d102      	bne.n	8005346 <_lseek_r+0x1e>
 8005340:	682b      	ldr	r3, [r5, #0]
 8005342:	b103      	cbz	r3, 8005346 <_lseek_r+0x1e>
 8005344:	6023      	str	r3, [r4, #0]
 8005346:	bd38      	pop	{r3, r4, r5, pc}
 8005348:	200001c8 	.word	0x200001c8

0800534c <__swhatbuf_r>:
 800534c:	b570      	push	{r4, r5, r6, lr}
 800534e:	460e      	mov	r6, r1
 8005350:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005354:	2900      	cmp	r1, #0
 8005356:	b096      	sub	sp, #88	; 0x58
 8005358:	4614      	mov	r4, r2
 800535a:	461d      	mov	r5, r3
 800535c:	da08      	bge.n	8005370 <__swhatbuf_r+0x24>
 800535e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005362:	2200      	movs	r2, #0
 8005364:	602a      	str	r2, [r5, #0]
 8005366:	061a      	lsls	r2, r3, #24
 8005368:	d410      	bmi.n	800538c <__swhatbuf_r+0x40>
 800536a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800536e:	e00e      	b.n	800538e <__swhatbuf_r+0x42>
 8005370:	466a      	mov	r2, sp
 8005372:	f000 f8bb 	bl	80054ec <_fstat_r>
 8005376:	2800      	cmp	r0, #0
 8005378:	dbf1      	blt.n	800535e <__swhatbuf_r+0x12>
 800537a:	9a01      	ldr	r2, [sp, #4]
 800537c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005380:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005384:	425a      	negs	r2, r3
 8005386:	415a      	adcs	r2, r3
 8005388:	602a      	str	r2, [r5, #0]
 800538a:	e7ee      	b.n	800536a <__swhatbuf_r+0x1e>
 800538c:	2340      	movs	r3, #64	; 0x40
 800538e:	2000      	movs	r0, #0
 8005390:	6023      	str	r3, [r4, #0]
 8005392:	b016      	add	sp, #88	; 0x58
 8005394:	bd70      	pop	{r4, r5, r6, pc}
	...

08005398 <__smakebuf_r>:
 8005398:	898b      	ldrh	r3, [r1, #12]
 800539a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800539c:	079d      	lsls	r5, r3, #30
 800539e:	4606      	mov	r6, r0
 80053a0:	460c      	mov	r4, r1
 80053a2:	d507      	bpl.n	80053b4 <__smakebuf_r+0x1c>
 80053a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80053a8:	6023      	str	r3, [r4, #0]
 80053aa:	6123      	str	r3, [r4, #16]
 80053ac:	2301      	movs	r3, #1
 80053ae:	6163      	str	r3, [r4, #20]
 80053b0:	b002      	add	sp, #8
 80053b2:	bd70      	pop	{r4, r5, r6, pc}
 80053b4:	ab01      	add	r3, sp, #4
 80053b6:	466a      	mov	r2, sp
 80053b8:	f7ff ffc8 	bl	800534c <__swhatbuf_r>
 80053bc:	9900      	ldr	r1, [sp, #0]
 80053be:	4605      	mov	r5, r0
 80053c0:	4630      	mov	r0, r6
 80053c2:	f7ff fa57 	bl	8004874 <_malloc_r>
 80053c6:	b948      	cbnz	r0, 80053dc <__smakebuf_r+0x44>
 80053c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053cc:	059a      	lsls	r2, r3, #22
 80053ce:	d4ef      	bmi.n	80053b0 <__smakebuf_r+0x18>
 80053d0:	f023 0303 	bic.w	r3, r3, #3
 80053d4:	f043 0302 	orr.w	r3, r3, #2
 80053d8:	81a3      	strh	r3, [r4, #12]
 80053da:	e7e3      	b.n	80053a4 <__smakebuf_r+0xc>
 80053dc:	4b0d      	ldr	r3, [pc, #52]	; (8005414 <__smakebuf_r+0x7c>)
 80053de:	62b3      	str	r3, [r6, #40]	; 0x28
 80053e0:	89a3      	ldrh	r3, [r4, #12]
 80053e2:	6020      	str	r0, [r4, #0]
 80053e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053e8:	81a3      	strh	r3, [r4, #12]
 80053ea:	9b00      	ldr	r3, [sp, #0]
 80053ec:	6163      	str	r3, [r4, #20]
 80053ee:	9b01      	ldr	r3, [sp, #4]
 80053f0:	6120      	str	r0, [r4, #16]
 80053f2:	b15b      	cbz	r3, 800540c <__smakebuf_r+0x74>
 80053f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80053f8:	4630      	mov	r0, r6
 80053fa:	f000 f889 	bl	8005510 <_isatty_r>
 80053fe:	b128      	cbz	r0, 800540c <__smakebuf_r+0x74>
 8005400:	89a3      	ldrh	r3, [r4, #12]
 8005402:	f023 0303 	bic.w	r3, r3, #3
 8005406:	f043 0301 	orr.w	r3, r3, #1
 800540a:	81a3      	strh	r3, [r4, #12]
 800540c:	89a0      	ldrh	r0, [r4, #12]
 800540e:	4305      	orrs	r5, r0
 8005410:	81a5      	strh	r5, [r4, #12]
 8005412:	e7cd      	b.n	80053b0 <__smakebuf_r+0x18>
 8005414:	0800468d 	.word	0x0800468d

08005418 <__malloc_lock>:
 8005418:	4801      	ldr	r0, [pc, #4]	; (8005420 <__malloc_lock+0x8>)
 800541a:	f7ff ba09 	b.w	8004830 <__retarget_lock_acquire_recursive>
 800541e:	bf00      	nop
 8005420:	200001bc 	.word	0x200001bc

08005424 <__malloc_unlock>:
 8005424:	4801      	ldr	r0, [pc, #4]	; (800542c <__malloc_unlock+0x8>)
 8005426:	f7ff ba04 	b.w	8004832 <__retarget_lock_release_recursive>
 800542a:	bf00      	nop
 800542c:	200001bc 	.word	0x200001bc

08005430 <_free_r>:
 8005430:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005432:	2900      	cmp	r1, #0
 8005434:	d044      	beq.n	80054c0 <_free_r+0x90>
 8005436:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800543a:	9001      	str	r0, [sp, #4]
 800543c:	2b00      	cmp	r3, #0
 800543e:	f1a1 0404 	sub.w	r4, r1, #4
 8005442:	bfb8      	it	lt
 8005444:	18e4      	addlt	r4, r4, r3
 8005446:	f7ff ffe7 	bl	8005418 <__malloc_lock>
 800544a:	4a1e      	ldr	r2, [pc, #120]	; (80054c4 <_free_r+0x94>)
 800544c:	9801      	ldr	r0, [sp, #4]
 800544e:	6813      	ldr	r3, [r2, #0]
 8005450:	b933      	cbnz	r3, 8005460 <_free_r+0x30>
 8005452:	6063      	str	r3, [r4, #4]
 8005454:	6014      	str	r4, [r2, #0]
 8005456:	b003      	add	sp, #12
 8005458:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800545c:	f7ff bfe2 	b.w	8005424 <__malloc_unlock>
 8005460:	42a3      	cmp	r3, r4
 8005462:	d908      	bls.n	8005476 <_free_r+0x46>
 8005464:	6825      	ldr	r5, [r4, #0]
 8005466:	1961      	adds	r1, r4, r5
 8005468:	428b      	cmp	r3, r1
 800546a:	bf01      	itttt	eq
 800546c:	6819      	ldreq	r1, [r3, #0]
 800546e:	685b      	ldreq	r3, [r3, #4]
 8005470:	1949      	addeq	r1, r1, r5
 8005472:	6021      	streq	r1, [r4, #0]
 8005474:	e7ed      	b.n	8005452 <_free_r+0x22>
 8005476:	461a      	mov	r2, r3
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	b10b      	cbz	r3, 8005480 <_free_r+0x50>
 800547c:	42a3      	cmp	r3, r4
 800547e:	d9fa      	bls.n	8005476 <_free_r+0x46>
 8005480:	6811      	ldr	r1, [r2, #0]
 8005482:	1855      	adds	r5, r2, r1
 8005484:	42a5      	cmp	r5, r4
 8005486:	d10b      	bne.n	80054a0 <_free_r+0x70>
 8005488:	6824      	ldr	r4, [r4, #0]
 800548a:	4421      	add	r1, r4
 800548c:	1854      	adds	r4, r2, r1
 800548e:	42a3      	cmp	r3, r4
 8005490:	6011      	str	r1, [r2, #0]
 8005492:	d1e0      	bne.n	8005456 <_free_r+0x26>
 8005494:	681c      	ldr	r4, [r3, #0]
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	6053      	str	r3, [r2, #4]
 800549a:	4421      	add	r1, r4
 800549c:	6011      	str	r1, [r2, #0]
 800549e:	e7da      	b.n	8005456 <_free_r+0x26>
 80054a0:	d902      	bls.n	80054a8 <_free_r+0x78>
 80054a2:	230c      	movs	r3, #12
 80054a4:	6003      	str	r3, [r0, #0]
 80054a6:	e7d6      	b.n	8005456 <_free_r+0x26>
 80054a8:	6825      	ldr	r5, [r4, #0]
 80054aa:	1961      	adds	r1, r4, r5
 80054ac:	428b      	cmp	r3, r1
 80054ae:	bf04      	itt	eq
 80054b0:	6819      	ldreq	r1, [r3, #0]
 80054b2:	685b      	ldreq	r3, [r3, #4]
 80054b4:	6063      	str	r3, [r4, #4]
 80054b6:	bf04      	itt	eq
 80054b8:	1949      	addeq	r1, r1, r5
 80054ba:	6021      	streq	r1, [r4, #0]
 80054bc:	6054      	str	r4, [r2, #4]
 80054be:	e7ca      	b.n	8005456 <_free_r+0x26>
 80054c0:	b003      	add	sp, #12
 80054c2:	bd30      	pop	{r4, r5, pc}
 80054c4:	200001c0 	.word	0x200001c0

080054c8 <_read_r>:
 80054c8:	b538      	push	{r3, r4, r5, lr}
 80054ca:	4d07      	ldr	r5, [pc, #28]	; (80054e8 <_read_r+0x20>)
 80054cc:	4604      	mov	r4, r0
 80054ce:	4608      	mov	r0, r1
 80054d0:	4611      	mov	r1, r2
 80054d2:	2200      	movs	r2, #0
 80054d4:	602a      	str	r2, [r5, #0]
 80054d6:	461a      	mov	r2, r3
 80054d8:	f7fb fbf0 	bl	8000cbc <_read>
 80054dc:	1c43      	adds	r3, r0, #1
 80054de:	d102      	bne.n	80054e6 <_read_r+0x1e>
 80054e0:	682b      	ldr	r3, [r5, #0]
 80054e2:	b103      	cbz	r3, 80054e6 <_read_r+0x1e>
 80054e4:	6023      	str	r3, [r4, #0]
 80054e6:	bd38      	pop	{r3, r4, r5, pc}
 80054e8:	200001c8 	.word	0x200001c8

080054ec <_fstat_r>:
 80054ec:	b538      	push	{r3, r4, r5, lr}
 80054ee:	4d07      	ldr	r5, [pc, #28]	; (800550c <_fstat_r+0x20>)
 80054f0:	2300      	movs	r3, #0
 80054f2:	4604      	mov	r4, r0
 80054f4:	4608      	mov	r0, r1
 80054f6:	4611      	mov	r1, r2
 80054f8:	602b      	str	r3, [r5, #0]
 80054fa:	f7fb fc08 	bl	8000d0e <_fstat>
 80054fe:	1c43      	adds	r3, r0, #1
 8005500:	d102      	bne.n	8005508 <_fstat_r+0x1c>
 8005502:	682b      	ldr	r3, [r5, #0]
 8005504:	b103      	cbz	r3, 8005508 <_fstat_r+0x1c>
 8005506:	6023      	str	r3, [r4, #0]
 8005508:	bd38      	pop	{r3, r4, r5, pc}
 800550a:	bf00      	nop
 800550c:	200001c8 	.word	0x200001c8

08005510 <_isatty_r>:
 8005510:	b538      	push	{r3, r4, r5, lr}
 8005512:	4d06      	ldr	r5, [pc, #24]	; (800552c <_isatty_r+0x1c>)
 8005514:	2300      	movs	r3, #0
 8005516:	4604      	mov	r4, r0
 8005518:	4608      	mov	r0, r1
 800551a:	602b      	str	r3, [r5, #0]
 800551c:	f7fb fc07 	bl	8000d2e <_isatty>
 8005520:	1c43      	adds	r3, r0, #1
 8005522:	d102      	bne.n	800552a <_isatty_r+0x1a>
 8005524:	682b      	ldr	r3, [r5, #0]
 8005526:	b103      	cbz	r3, 800552a <_isatty_r+0x1a>
 8005528:	6023      	str	r3, [r4, #0]
 800552a:	bd38      	pop	{r3, r4, r5, pc}
 800552c:	200001c8 	.word	0x200001c8

08005530 <_init>:
 8005530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005532:	bf00      	nop
 8005534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005536:	bc08      	pop	{r3}
 8005538:	469e      	mov	lr, r3
 800553a:	4770      	bx	lr

0800553c <_fini>:
 800553c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800553e:	bf00      	nop
 8005540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005542:	bc08      	pop	{r3}
 8005544:	469e      	mov	lr, r3
 8005546:	4770      	bx	lr
