
*** Running vivado
    with args -log xillydemo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xillydemo.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xillydemo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado-ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/vivado/xillydemo.cache/ip 
Command: synth_design -top xillydemo -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20700
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module fifo_8x2048 [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/fifo_8x2048.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module fifo_32x512 [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/fifo_32x512.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module system [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/system.v:4]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1245.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xillydemo' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:3]
INFO: [Synth 8-6157] synthesizing module 'xillybus' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillybus.v:3]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27621]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (1#1) [D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27621]
INFO: [Synth 8-6157] synthesizing module 'system' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/system.v:4]
INFO: [Synth 8-6157] synthesizing module 'vivado_system' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1594]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_processing_system7_0_0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (3#1) [D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6157] synthesizing module 'PS7' [D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:89905]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (4#1) [D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:89905]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (5#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:630]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:630]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:630]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:630]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:630]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:630]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:630]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:630]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:630]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:630]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:630]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:630]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:630]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:630]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_processing_system7_0_0' (6#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:60]
WARNING: [Synth 8-7071] port 'ENET0_PTP_DELAY_REQ_RX' of module 'vivado_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
WARNING: [Synth 8-7071] port 'ENET0_PTP_DELAY_REQ_TX' of module 'vivado_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
WARNING: [Synth 8-7071] port 'ENET0_PTP_PDELAY_REQ_RX' of module 'vivado_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
WARNING: [Synth 8-7071] port 'ENET0_PTP_PDELAY_REQ_TX' of module 'vivado_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
WARNING: [Synth 8-7071] port 'ENET0_PTP_PDELAY_RESP_RX' of module 'vivado_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
WARNING: [Synth 8-7071] port 'ENET0_PTP_PDELAY_RESP_TX' of module 'vivado_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
WARNING: [Synth 8-7071] port 'ENET0_PTP_SYNC_FRAME_RX' of module 'vivado_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
WARNING: [Synth 8-7071] port 'ENET0_PTP_SYNC_FRAME_TX' of module 'vivado_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
WARNING: [Synth 8-7071] port 'ENET0_SOF_RX' of module 'vivado_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
WARNING: [Synth 8-7071] port 'ENET0_SOF_TX' of module 'vivado_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_BID' of module 'vivado_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_RID' of module 'vivado_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_BID' of module 'vivado_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RID' of module 'vivado_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RCOUNT' of module 'vivado_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WCOUNT' of module 'vivado_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RACOUNT' of module 'vivado_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WACOUNT' of module 'vivado_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'vivado_system_processing_system7_0_0' has 165 connections declared, but only 147 given [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_processing_system7_0_axi_periph_0' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2576]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_TN0WBI' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:12]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_auto_pc_0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/synth/vivado_system_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_axi_protocol_converter' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_aw_channel' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_cmd_translator' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_incr_cmd' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_incr_cmd' (7#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_wrap_cmd' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_wrap_cmd' (8#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_cmd_translator' (9#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_wr_cmd_fsm' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-226] default block is never used [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_wr_cmd_fsm' (10#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_aw_channel' (11#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_b_channel' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo' (12#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized0' (12#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_b_channel' (13#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_ar_channel' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-226] default block is never used [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm' (14#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_ar_channel' (15#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_r_channel' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized1' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized1' (15#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized2' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized2' (15#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_r_channel' (16#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (17#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (18#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' (19#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' (19#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' (19#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' (19#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' (20#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'SI_REG' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice__parameterized0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (20#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (20#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized3' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized3' (20#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized4' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized4' (20#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized5' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized5' (20#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized6' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized6' (20#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice__parameterized0' (20#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'MI_REG' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s' (21#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_axi_protocol_converter' (22#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_auto_pc_0' (23#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/synth/vivado_system_auto_pc_0.v:58]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'vivado_system_auto_pc_0' is unconnected for instance 'auto_pc' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:251]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'vivado_system_auto_pc_0' is unconnected for instance 'auto_pc' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:251]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'vivado_system_auto_pc_0' has 60 connections declared, but only 58 given [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:251]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_TN0WBI' (24#1) [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1V1KO5M' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:312]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_auto_pc_1' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_1/synth/vivado_system_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_auto_pc_1' (25#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_1/synth/vivado_system_auto_pc_1.v:58]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'vivado_system_auto_pc_1' is unconnected for instance 'auto_pc' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:551]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'vivado_system_auto_pc_1' is unconnected for instance 'auto_pc' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:551]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'vivado_system_auto_pc_1' has 60 connections declared, but only 58 given [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:551]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1V1KO5M' (26#1) [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:312]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_11J5E2F' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:612]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_auto_pc_2' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_2/synth/vivado_system_auto_pc_2.v:58]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_auto_pc_2' (27#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_2/synth/vivado_system_auto_pc_2.v:58]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'vivado_system_auto_pc_2' is unconnected for instance 'auto_pc' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:851]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'vivado_system_auto_pc_2' is unconnected for instance 'auto_pc' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:851]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'vivado_system_auto_pc_2' has 60 connections declared, but only 58 given [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:851]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_11J5E2F' (28#1) [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:612]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_7TUPWJ' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:912]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_7TUPWJ' (29#1) [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:912]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WHIN6P' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1198]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_auto_pc_3' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_3/synth/vivado_system_auto_pc_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_axi_protocol_converter__parameterized0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_axi_protocol_converter__parameterized0' (29#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_auto_pc_3' (30#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_3/synth/vivado_system_auto_pc_3.v:58]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'vivado_system_auto_pc_3' is unconnected for instance 'auto_pc' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1513]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'vivado_system_auto_pc_3' is unconnected for instance 'auto_pc' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1513]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'vivado_system_auto_pc_3' has 79 connections declared, but only 77 given [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1513]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WHIN6P' (31#1) [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1198]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_xbar_0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/synth/vivado_system_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_crossbar' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (32#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (33#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (33#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (33#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' (34#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:106149]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (35#1) [D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:106149]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl' (36#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo' (37#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_arbiter_resp' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_arbiter_resp' (38#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'MUXF7' [D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66574]
INFO: [Synth 8-6155] done synthesizing module 'MUXF7' (39#1) [D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66574]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (40#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor' (41#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (41#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized0' (41#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter' (42#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_router' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized0' (42#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo' (43#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_router' (44#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized1' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized1' (44#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized0' (44#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_mux' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_mux' (45#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice__parameterized1' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (45#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (45#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized7' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized7' (45#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized8' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized8' (45#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized9' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized9' (45#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized10' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized10' (45#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice__parameterized1' (45#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized1' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized1' (45#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized0' (45#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized2' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized2' (45#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized1' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized1' (45#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' (46#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter' (47#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_crossbar' (48#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' (49#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_xbar_0' (50#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/synth/vivado_system_xbar_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_processing_system7_0_axi_periph_0' (51#1) [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2576]
WARNING: [Synth 8-7071] port 'M03_AXI_araddr' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_arburst' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_arcache' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_arid' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_arlen' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_arlock' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_arprot' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_arqos' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_arregion' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_arsize' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_arvalid' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_awaddr' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_awburst' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_awcache' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_awid' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_awlen' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_awlock' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_awprot' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_awqos' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_awregion' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_awsize' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_awvalid' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_bready' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_rready' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_wdata' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_wlast' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_wstrb' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7071] port 'M03_AXI_wvalid' of module 'vivado_system_processing_system7_0_axi_periph_0' is unconnected for instance 'processing_system7_0_axi_periph' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
WARNING: [Synth 8-7023] instance 'processing_system7_0_axi_periph' of module 'vivado_system_processing_system7_0_axi_periph_0' has 140 connections declared, but only 112 given [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
INFO: [Synth 8-638] synthesizing module 'vivado_system_rst_processing_system7_0_100M_0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/synth/vivado_system_rst_processing_system7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/synth/vivado_system_rst_processing_system7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (52#1) [D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (53#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (54#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (55#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (56#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (57#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_rst_processing_system7_0_100M_0' (58#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/synth/vivado_system_rst_processing_system7_0_100M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'vivado_system_rst_processing_system7_0_100M_0' is unconnected for instance 'rst_processing_system7_0_100M' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2359]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'vivado_system_rst_processing_system7_0_100M_0' is unconnected for instance 'rst_processing_system7_0_100M' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2359]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'vivado_system_rst_processing_system7_0_100M_0' is unconnected for instance 'rst_processing_system7_0_100M' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2359]
WARNING: [Synth 8-7023] instance 'rst_processing_system7_0_100M' of module 'vivado_system_rst_processing_system7_0_100M_0' has 10 connections declared, but only 7 given [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2359]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_xillybus_ip_0_0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/synth/vivado_system_xillybus_ip_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'xillybus_ip' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/work/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_ip' (59#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/work/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_xillybus_ip_0_0' (60#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/synth/vivado_system_xillybus_ip_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_xillybus_lite_0_0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_lite_0_0/synth/vivado_system_xillybus_lite_0_0.v:144]
INFO: [Synth 8-6157] synthesizing module 'xillybus_lite' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_lite_0_0/synth/vivado_system_xillybus_lite_0_0.v:55]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_xillybus_lite_0_0' (61#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_lite_0_0/synth/vivado_system_xillybus_lite_0_0.v:144]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_xillyvga_0_0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/synth/vivado_system_xillyvga_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'xillyvga' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga.v:1]
INFO: [Synth 8-6157] synthesizing module 'xillyvga_core' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga_core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xillyvga_core' (62#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga_core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xillyvga' (63#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_xillyvga_0_0' (64#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/synth/vivado_system_xillyvga_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_xlconcat_0_0' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xlconcat_0_0/synth/vivado_system_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (65#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_xlconcat_0_0' (66#1) [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xlconcat_0_0/synth/vivado_system_xlconcat_0_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system' (67#1) [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1594]
WARNING: [Synth 8-6104] Input port 'processing_system7_0_PS_CLK' has an internal driver [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/system.v:126]
WARNING: [Synth 8-6104] Input port 'processing_system7_0_PS_PORB' has an internal driver [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/system.v:127]
WARNING: [Synth 8-6104] Input port 'processing_system7_0_PS_SRSTB' has an internal driver [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/system.v:128]
INFO: [Synth 8-6155] done synthesizing module 'system' (68#1) [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/system.v:4]
INFO: [Synth 8-6157] synthesizing module 'xillybus_core' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillybus_core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_core' (69#1) [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillybus_core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xillybus' (70#1) [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillybus.v:3]
WARNING: [Synth 8-7071] port 'MIO' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'PS_SRSTB' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'PS_CLK' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'PS_PORB' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'DDR_Clk' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'DDR_Clk_n' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'DDR_CKE' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'DDR_CS_n' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'DDR_RAS_n' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'DDR_CAS_n' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'DDR_WEB' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'DDR_BankAddr' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'DDR_Addr' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'DDR_ODT' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'DDR_DRSTB' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'DDR_DQ' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'DDR_DM' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'DDR_DQS' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'DDR_DQS_n' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'DDR_VRN' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7071] port 'DDR_VRP' of module 'xillybus' is unconnected for instance 'xillybus_ins' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-7023] instance 'xillybus_ins' of module 'xillybus' has 87 connections declared, but only 66 given [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:124]
INFO: [Synth 8-6157] synthesizing module 'fifo_32x512' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/fifo_32x512.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fifo_32x512' (71#1) [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/fifo_32x512.v:1]
INFO: [Synth 8-6157] synthesizing module 'dut' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/fpga-design/dut.v:12]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/fpga-design/dut.v:1564]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dut_q_digits_data_V_RAM_AUTO_0R0W' (72#1) [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/fpga-design/dut_q_digits_data_V_RAM_AUTO_0R0W.v:6]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dut_divide_w_digits_data_V_RAM_AUTO_1R1W' (73#1) [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/fpga-design/dut_divide_w_digits_data_V_RAM_AUTO_1R1W.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/fpga-design/dut.v:1600]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/fpga-design/dut.v:1636]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dut_zero_digits_data_V_RAM_AUTO_1R1W' (74#1) [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/fpga-design/dut_zero_digits_data_V_RAM_AUTO_1R1W.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 128 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 65 - type: integer 
	Parameter dout_WIDTH bound to: 192 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 132 - type: integer 
	Parameter din0_WIDTH bound to: 128 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter in0_WIDTH bound to: 128 - type: integer 
	Parameter in1_WIDTH bound to: 64 - type: integer 
	Parameter out_WIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/fpga-design/dut_udiv_128ns_64ns_64_132_seq_1.v:150]
WARNING: [Synth 8-7071] port 'ap_local_block' of module 'dut' is unconnected for instance 'test_fpga_design' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:363]
WARNING: [Synth 8-7071] port 'ap_local_deadlock' of module 'dut' is unconnected for instance 'test_fpga_design' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:363]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'test_fpga_design' of module 'dut' has 14 connections declared, but only 9 given [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:363]
WARNING: [Synth 8-3848] Net user_r_read_32_eof in module/entity xillydemo does not have driver. [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/xillydemo.v:56]
WARNING: [Synth 8-7129] Port quiesce in module i2s_audio is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dut_mul_64ns_64ns_128_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dut_mul_64ns_65ns_192_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dut_divide_w_digits_data_V_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dut_modulus_digits_data_V_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dut_zero_digits_data_V_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[4] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[3] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[2] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[1] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[0] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce0 in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[63] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[62] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[61] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[60] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[59] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[58] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[57] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[56] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[55] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[54] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[53] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[52] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[51] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[50] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[49] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[48] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[47] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[46] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[45] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[44] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[43] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[42] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[41] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[40] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[39] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[38] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[37] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[36] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[35] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[34] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[33] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[32] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[3] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[2] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[1] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[0] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0 in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port address1[4] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port address1[3] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port address1[2] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port address1[1] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port address1[0] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce1 in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[63] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[62] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[61] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[60] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[59] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[58] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[57] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[56] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[55] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[54] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[53] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[52] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[51] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[50] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[49] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[48] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[47] in module dut_q_digits_data_V_RAM_AUTO_0R0W is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1555.176 ; gain = 309.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1557.582 ; gain = 312.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1557.582 ; gain = 312.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1557.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/fifo_8x2048/fifo_8x2048/fifo_8x2048_in_context.xdc] for cell 'smbus/fifo'
Finished Parsing XDC File [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/fifo_8x2048/fifo_8x2048/fifo_8x2048_in_context.xdc] for cell 'smbus/fifo'
Parsing XDC File [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/fifo_8x2048/fifo_8x2048/fifo_8x2048_in_context.xdc] for cell 'fifo_8'
Finished Parsing XDC File [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/fifo_8x2048/fifo_8x2048/fifo_8x2048_in_context.xdc] for cell 'fifo_8'
Parsing XDC File [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'audio/playback_fifo'
Finished Parsing XDC File [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'audio/playback_fifo'
Parsing XDC File [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'audio/record_fifo'
Finished Parsing XDC File [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'audio/record_fifo'
Parsing XDC File [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'fifo_32_0'
Finished Parsing XDC File [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'fifo_32_0'
Parsing XDC File [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'fifo_32_1'
Finished Parsing XDC File [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'fifo_32_1'
Parsing XDC File [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst'
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:50]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:60]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:64]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:67]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:74]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:78]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:81]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:85]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:92]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:99]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:102]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:106]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:109]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:114]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:116]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:117]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:120]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:123]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:127]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:128]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:129]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:130]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:132]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:133]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:134]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:135]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:136]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:138]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:139]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:140]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:141]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:142]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:144]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:145]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:146]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:147]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:148]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:148]
Finished Parsing XDC File [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xillydemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xillydemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/xillydemo.xdc]
WARNING: [Vivado 12-627] No clocks matched 'vga_clk_ins/*'. [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/xillydemo.xdc:5]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/xillydemo.xdc:5]
WARNING: [Vivado 12-627] No clocks matched 'vga_clk_ins/*'. [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/xillydemo.xdc:6]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/xillydemo.xdc:6]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/xillydemo.xdc:12]
Finished Parsing XDC File [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/xillydemo.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/xillydemo.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/xillydemo_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/xillydemo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xillydemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xillydemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xillydemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xillydemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2044.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 2044.441 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2044.441 ; gain = 798.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2044.441 ; gain = 798.934
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'e_digits_data_V_load_reg_299_reg' and it is trimmed from '64' to '1' bits. [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/fpga-design/dut_dut_Pipeline_SHIFT.v:193]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'smbus'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_25_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_26_decerr_slave'
INFO: [Synth 8-3971] The signal "dut_divide_w_digits_data_V_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "dut_zero_digits_data_V_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "dut_modulus_digits_data_V_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                             0000 |                             0000
                st_start |                             0001 |                             0001
                st_fetch |                             0010 |                             0010
                 st_bit0 |                             0011 |                             0011
                 st_bit1 |                             0100 |                             0100
                 st_bit2 |                             0101 |                             0101
                 st_ack0 |                             0110 |                             0110
                 st_ack1 |                             0111 |                             0111
                 st_ack2 |                             1000 |                             1000
                st_stop0 |                             1001 |                             1001
                st_stop1 |                             1010 |                             1010
                  iSTATE |                             1011 |                             1011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'smbus'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 2044.441 ; gain = 798.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input  129 Bit       Adders := 1     
	   2 Input  128 Bit       Adders := 10    
	   4 Input   65 Bit       Adders := 3     
	   2 Input   65 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 5     
	   2 Input   12 Bit       Adders := 25    
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 12    
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 53    
	   2 Input    5 Bit       Adders := 50    
	   2 Input    4 Bit       Adders := 48    
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 18    
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 23    
+---Registers : 
	              192 Bit    Registers := 2     
	              129 Bit    Registers := 1     
	              128 Bit    Registers := 17    
	              127 Bit    Registers := 1     
	               96 Bit    Registers := 3     
	               75 Bit    Registers := 2     
	               73 Bit    Registers := 12    
	               65 Bit    Registers := 4     
	               64 Bit    Registers := 357   
	               63 Bit    Registers := 3     
	               47 Bit    Registers := 16    
	               32 Bit    Registers := 15    
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 11    
	               12 Bit    Registers := 47    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 22    
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 37    
	                5 Bit    Registers := 93    
	                4 Bit    Registers := 45    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 57    
	                1 Bit    Registers := 567   
+---Multipliers : 
	              64x65  Multipliers := 1     
	              64x64  Multipliers := 4     
+---RAMs : 
	               2K Bit	(32 X 64 bit)          RAMs := 17    
	              256 Bit	(32 X 8 bit)          RAMs := 5     
	               32 Bit	(32 X 1 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  459 Bit        Muxes := 2     
	   2 Input  457 Bit        Muxes := 30    
	   2 Input  396 Bit        Muxes := 1     
	   2 Input  395 Bit        Muxes := 1     
	   2 Input  394 Bit        Muxes := 1     
	   2 Input  393 Bit        Muxes := 1     
	   2 Input  392 Bit        Muxes := 1     
	   2 Input  389 Bit        Muxes := 1     
	   2 Input  386 Bit        Muxes := 1     
	   2 Input  384 Bit        Muxes := 1     
	   2 Input  381 Bit        Muxes := 1     
	   2 Input  251 Bit        Muxes := 1     
	   2 Input  234 Bit        Muxes := 1     
	   2 Input  228 Bit        Muxes := 30    
	   2 Input  218 Bit        Muxes := 1     
	   2 Input  217 Bit        Muxes := 1     
	   2 Input  200 Bit        Muxes := 1     
	   2 Input  184 Bit        Muxes := 1     
	   2 Input  182 Bit        Muxes := 30    
	   3 Input  168 Bit        Muxes := 1     
	   2 Input  164 Bit        Muxes := 1     
	   2 Input  163 Bit        Muxes := 1     
	   2 Input  162 Bit        Muxes := 30    
	   2 Input  160 Bit        Muxes := 22    
	   2 Input  158 Bit        Muxes := 1     
	   2 Input  156 Bit        Muxes := 1     
	   2 Input  155 Bit        Muxes := 1     
	   2 Input  150 Bit        Muxes := 1     
	   2 Input  149 Bit        Muxes := 31    
	   2 Input  128 Bit        Muxes := 6     
	   2 Input  127 Bit        Muxes := 1     
	   2 Input  119 Bit        Muxes := 1     
	   2 Input  102 Bit        Muxes := 1     
	   2 Input  100 Bit        Muxes := 1     
	   2 Input   97 Bit        Muxes := 30    
	   2 Input   86 Bit        Muxes := 1     
	   3 Input   84 Bit        Muxes := 1     
	   2 Input   82 Bit        Muxes := 1     
	   2 Input   81 Bit        Muxes := 31    
	   2 Input   73 Bit        Muxes := 12    
	   3 Input   65 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 79    
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 16    
	   2 Input   45 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 10    
	   2 Input   34 Bit        Muxes := 31    
	   2 Input   32 Bit        Muxes := 25    
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 6     
	   6 Input   12 Bit        Muxes := 1     
	  13 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 19    
	   2 Input    9 Bit        Muxes := 12    
	   9 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	  12 Input    8 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 11    
	   5 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 21    
	   7 Input    6 Bit        Muxes := 1     
	  31 Input    6 Bit        Muxes := 10    
	  30 Input    6 Bit        Muxes := 7     
	  29 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 40    
	  16 Input    5 Bit        Muxes := 7     
	  32 Input    5 Bit        Muxes := 3     
	  12 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 64    
	   3 Input    4 Bit        Muxes := 17    
	  12 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   4 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 139   
	   4 Input    2 Bit        Muxes := 13    
	   5 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 421   
	   5 Input    1 Bit        Muxes := 1     
	  32 Input    1 Bit        Muxes := 3     
	  31 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	  23 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 10    
	  12 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff0_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff0_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff0_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff0_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
INFO: [Synth 8-3971] The signal "xillydemo/u_digits_data_V_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xillydemo/u_digits_data_V_2_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[47]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[46]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[45]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[44]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[43]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[42]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[41]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[40]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[39]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[38]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[37]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[36]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[35]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[34]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[33]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[32]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[31]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[30]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[29]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[28]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[27]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[26]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[25]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[24]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[23]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[22]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[21]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[20]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[19]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[18]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[17]) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[47]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[46]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[45]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[44]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[43]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[42]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[41]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[40]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[39]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[38]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[37]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[36]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[35]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[34]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[33]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[32]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[31]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[30]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[29]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[28]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[27]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[26]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[25]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[24]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[23]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[22]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[21]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[20]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[19]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[18]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[17]__0) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[47]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[46]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[45]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[44]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[43]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[42]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[41]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[40]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[39]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[38]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[37]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[36]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[35]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[34]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[33]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[32]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[31]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[30]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[29]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[28]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[27]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[26]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[25]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[24]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[23]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[22]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[21]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[20]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[19]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[18]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[17]__1) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[47]__2) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[46]__2) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[45]__2) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[44]__2) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[43]__2) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[42]__2) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[41]__2) is unused and will be removed from module dut_mul_64ns_64ns_128_3_1__3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'mul_64ns_64ns_128_3_1_U28/a_reg0_reg[63:0]' into 'mul_64ns_64ns_128_3_1_U27/a_reg0_reg[63:0]' [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/fpga-design/dut_mul_64ns_64ns_128_3_1.v:28]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/fpga-design/dut_mul_64ns_64ns_128_3_1.v:28]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/fpga-design/dut_mul_64ns_64ns_128_3_1.v:28]
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U28/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U28/tmp_product, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U28/tmp_product, operation Mode is: PCIN+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U28/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U28/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U28/tmp_product, operation Mode is: PCIN+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U28/tmp_product, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U28/buff0_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U28/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U28/tmp_product, operation Mode is: PCIN+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U28/tmp_product, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U28/buff0_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U28/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U28/tmp_product, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U28/tmp_product, operation Mode is: PCIN+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U28/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U28/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: operator mul_64ns_64ns_128_3_1_U28/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U28/buff0_reg.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U27/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U27/tmp_product, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U27/tmp_product, operation Mode is: PCIN+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U27/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U27/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U27/tmp_product, operation Mode is: PCIN+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U27/tmp_product, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U27/buff0_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U27/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U27/tmp_product, operation Mode is: PCIN+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U27/tmp_product, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U27/buff0_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U27/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U27/tmp_product, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U27/tmp_product, operation Mode is: PCIN+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: register mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/tmp_product.
DSP Report: Generating DSP mul_64ns_64ns_128_3_1_U27/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: register mul_64ns_64ns_128_3_1_U27/buff0_reg is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
DSP Report: operator mul_64ns_64ns_128_3_1_U27/tmp_product is absorbed into DSP mul_64ns_64ns_128_3_1_U27/buff0_reg.
INFO: [Synth 8-3971] The signal "dut_divide__GB0/w_digits_data_V_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_COMPARE_fu_2878/y_2_reg_398_reg[5]' (FDE) to 'grp_divide_Pipeline_COMPARE_fu_2878/tmp_reg_403_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_COMPARE_fu_2878/sext_ln143_cast_reg_392_reg[7]' (FDE) to 'grp_divide_Pipeline_COMPARE_fu_2878/sext_ln143_cast_reg_392_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_REM_fu_2899/i_reg_358_reg[5]' (FDE) to 'grp_divide_Pipeline_REM_fu_2899/tmp_reg_363_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT5_fu_2838/ap_exit_tran_regpp0_reg[2]' (FD) to 'grp_divide_Pipeline_SHIFT5_fu_2838/sh_prom2_i_i374_cast_cast_cast_cast_reg_363_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_REM_fu_2899/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_divide_Pipeline_PARTIAL_fu_2864/\zext_ln153_reg_355_pp0_iter3_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln110_reg_4897_reg[6] )
INFO: [Synth 8-3886] merging instance 'zext_ln110_reg_4897_reg[0]' (FDE) to 'trunc_ln110_reg_4903_reg[0]'
INFO: [Synth 8-3886] merging instance 'zext_ln110_reg_4897_reg[1]' (FDE) to 'trunc_ln110_reg_4903_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln110_reg_4897_reg[2]' (FDE) to 'trunc_ln110_reg_4903_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln110_reg_4897_reg[3]' (FDE) to 'trunc_ln110_reg_4903_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln110_reg_4897_reg[4]' (FDE) to 'trunc_ln110_reg_4903_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_PARTIAL_fu_2864/\ap_exit_tran_regpp0_reg[2] )
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT_fu_2822/ap_exit_tran_regpp0_reg[2]' (FD) to 'grp_divide_Pipeline_SHIFT_fu_2822/sh_prom2_i_i464_cast_cast_cast_cast_reg_363_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_ADJUST_fu_2889/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_CLEAR_UPPER_fu_2854/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[31]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[30]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[29]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[28]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[27]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[26]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[25]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[24]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[23]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[22]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[21]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[20]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[19]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[18]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[17]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[16]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[15]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[14]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[13]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[12]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[11]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[10]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[9]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[8]' (FDE) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom_i_i_cast_cast_cast_cast_reg_351_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[127]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[126]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[125]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[124]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[123]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[122]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[121]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[120]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[119]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[118]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[117]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[116]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[115]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[114]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[113]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[112]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[111]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[110]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[109]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[108]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[107]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[106]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[105]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[104]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[103]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[102]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[101]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[100]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[99]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[98]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[97]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[96]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[95]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[94]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[93]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[92]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[91]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[90]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[89]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[88]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[87]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[86]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[85]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[84]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[83]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[82]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[81]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[80]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[79]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[78]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[77]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[76]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[75]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[74]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[73]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[72]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[71]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[70]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[69]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[68]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[67]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[66]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[65]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[64]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[63]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[62]' (FD) to 'grp_divide_Pipeline_SHIFT6_fu_2911/sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_SHIFT6_fu_2911/\sh_prom2_i_i_cast_cast_cast_cast_reg_345_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_SHIFT5_fu_2838/\sh_prom2_i_i374_cast_cast_cast_cast_reg_363_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_SHIFT_fu_2822/\sh_prom2_i_i464_cast_cast_cast_cast_reg_363_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_SHIFT5_fu_2838/add_ln220_fu_239_p2_inferred/\j_5_fu_74_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_divide_Pipeline_SHIFT5_fu_2838/\r_addr_2_reg_392_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_divide_Pipeline_CLEAR_UPPER_fu_2854/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_PARTIAL_fu_2864/add_ln151_fu_231_p2_inferred/\i_fu_70_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_SHIFT_fu_2822/add_ln220_fu_239_p2_inferred/\j_4_fu_74_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_divide_Pipeline_SHIFT_fu_2822/\v_addr_65_reg_392_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_SHIFT6_fu_2911/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_PARTIAL_fu_2864/\i_cast24_reg_341_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_SHIFT5_fu_2838/\r_addr_reg_383_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_SHIFT_fu_2822/\v_addr_reg_383_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_PARTIAL_fu_2864/\i_cast24_reg_341_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_SHIFT5_fu_2838/\r_addr_reg_383_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_SHIFT_fu_2822/\v_addr_reg_383_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_PARTIAL_fu_2864/\i_cast24_reg_341_pp0_iter1_reg_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/xillybus/src/fpga-design/dut_mul_64ns_65ns_192_3_1.v:28]
DSP Report: Generating DSP tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mul_64ns_65ns_192_3_1_U59/\buff0_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_NORMALIZE_fu_2815/d_1_fu_170_p2_inferred/\d_fu_68_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_divide_Pipeline_NORMALIZE_fu_2815/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_divide_Pipeline_NORMALIZE_fu_2815/\ap_CS_fsm_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln1072_reg_5713_reg[191] )
INFO: [Synth 8-3971] The signal "dut__GCB0/agg_tmp2_i99_i_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "dut__GCB0/agg_tmp2_i43_i_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "dut__GCB0/agg_tmp2_i_i33_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "dut__GCB0/modulus_digits_data_V_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM modulus_digits_data_V_U/ram_reg to conserve power
INFO: [Synth 8-3971] The signal "dut__GCB0/modulus_digits_data_V_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dut_Pipeline_READ_LOOP4_fu_5399/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dut_Pipeline_VITIS_LOOP_14_1_fu_5406/ap_done_reg_reg)
INFO: [Synth 8-3971] The signal "dut__GCB1/b_digits_data_V_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "dut__GCB3/result_digits_data_V_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "dut__GCB3/e_digits_data_V_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "dut__GCB3/r_digits_data_V_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "dut__GCB3/r_digits_data_V_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "dut__GCB3/r_digits_data_V_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "dut__GCB3/num_digits_data_V_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM num_digits_data_V_U/ram_reg to conserve power
INFO: [Synth 8-3971] The signal "dut__GCB3/base_digits_data_V_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "dut__GCB3/exponent_digits_data_V_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dut_Pipeline_SHIFT_fu_5433/ap_done_reg_reg)
INFO: [Synth 8-3971] The signal "dut__GCB4/zero_digits_data_V_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7067] Removed BRAM instance i_15160_10/zero_digits_data_V_U/ram_reg from module dut__GCB4 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\p_0_0_048_reg_1345_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\zext_ln249_reg_3307_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\p_0_0_04660_reg_1855_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dut_Pipeline_READ_LOOP3_fu_5392/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\m_reg_1415_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\m_reg_1415_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\m_reg_1415_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dut_Pipeline_WRITE_LOOP_fu_5446/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dut_Pipeline_READ_LOOP_fu_5385/ap_done_reg_reg )
INFO: [Synth 8-7067] Removed BRAM instance i_15160_10/zero_digits_data_V_U/ram_reg from module dut__GCB4 due to constant propagation
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\trunc_ln249_reg_3271_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\trunc_ln249_reg_3271_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_1_reg_3636_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_2_reg_3658_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_3_reg_3680_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_27_reg_4230_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_4_reg_3702_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_5_reg_3724_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_6_reg_3746_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_7_reg_3768_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_23_reg_4142_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_24_reg_4164_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_25_reg_4186_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_26_reg_4208_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_8_reg_3790_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_9_reg_3812_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_10_reg_3834_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_11_reg_3856_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_12_reg_3878_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_13_reg_3900_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\xor_ln258_reg_3922_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\n_17_reg_3944_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_15_reg_3966_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_16_reg_3988_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_17_reg_4010_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_18_reg_4032_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_19_reg_4054_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_20_reg_4076_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_21_reg_4098_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_22_reg_4120_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\n_1_reg_3597_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_reg_3614_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_1_reg_3636_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_2_reg_3658_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_3_reg_3680_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_4_reg_3702_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_5_reg_3724_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_6_reg_3746_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_7_reg_3768_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_8_reg_3790_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_9_reg_3812_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_10_reg_3834_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_11_reg_3856_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_12_reg_3878_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\add_ln258_13_reg_3900_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\xor_ln258_reg_3922_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_operator_lt_fu_5420/\n_17_reg_3944_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_15_reg_3966_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_16_reg_3988_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_17_reg_4010_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_18_reg_4032_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_19_reg_4054_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_20_reg_4076_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_21_reg_4098_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_22_reg_4120_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_23_reg_4142_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_24_reg_4164_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_25_reg_4186_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_26_reg_4208_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_lt_fu_5420/\add_ln258_27_reg_4230_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/zedboard_project/vivado-essentials/vivado_system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
WARNING: [Synth 8-3917] design xillydemo__GC0 has port smbus_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design xillydemo__GC0 has port smbus_addr[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:41 . Memory (MB): peak = 2044.441 ; gain = 798.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dut_divide__GB0 | w_digits_data_V_U/ram_reg         | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB0       | agg_tmp2_i99_i_U/ram_reg          | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB0       | agg_tmp2_i43_i_U/ram_reg          | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB0       | agg_tmp2_i_i33_U/ram_reg          | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB0       | modulus_digits_data_V_U/ram_reg   | 32 x 64(NO_CHANGE)     | W |   | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB0       | modulus_digits_data_V_2_U/ram_reg | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB1       | b_digits_data_V_U/ram_reg         | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|xillydemo       | u_digits_data_V_3_U/ram_reg       | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|xillydemo       | u_digits_data_V_2_U/ram_reg       | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB3       | result_digits_data_V_U/ram_reg    | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB3       | e_digits_data_V_U/ram_reg         | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB3       | r_digits_data_V_U/ram_reg         | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB3       | r_digits_data_V_1_U/ram_reg       | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB3       | r_digits_data_V_2_U/ram_reg       | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB3       | num_digits_data_V_U/ram_reg       | 32 x 64(NO_CHANGE)     | W |   | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB3       | base_digits_data_V_U/ram_reg      | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB3       | exponent_digits_data_V_U/ram_reg  | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
+----------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------+----------------+-----------+----------------------+---------------+
|Module Name    | RTL Object     | Inference | Size (Depth x Width) | Primitives    | 
+---------------+----------------+-----------+----------------------+---------------+
|xillydemo__GC0 | litearray0_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
|xillydemo__GC0 | litearray1_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
|xillydemo__GC0 | litearray2_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
|xillydemo__GC0 | litearray3_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
|xillydemo__GC0 | demoarray_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
+---------------+----------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dut_mul_64ns_64ns_128_3_1   | A2*B2              | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | (PCIN>>17)+A2*B2   | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | PCIN+A2*B2         | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | (PCIN>>17)+A2*B2   | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dut_mul_64ns_64ns_128_3_1   | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | PCIN+A2*B2         | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | (PCIN>>17)+A2*B2   | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | (PCIN+A2*B2)'      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dut_mul_64ns_64ns_128_3_1   | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | PCIN+A2*B2         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | (PCIN>>17)+A2*B2   | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | (PCIN+A2*B2)'      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dut_mul_64ns_64ns_128_3_1   | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | (PCIN>>17)+A2*B2   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | PCIN+A2*B2         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | (PCIN>>17)+A2*B2   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dut_mul_64ns_64ns_128_3_1   | A2*B2              | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | (PCIN>>17)+A2*B2   | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | PCIN+A2*B2         | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | (PCIN>>17)+A2*B2   | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dut_mul_64ns_64ns_128_3_1   | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | PCIN+A2*B2         | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | (PCIN>>17)+A2*B2   | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | (PCIN+A2*B2)'      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dut_mul_64ns_64ns_128_3_1   | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | PCIN+A2*B2         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | (PCIN>>17)+A2*B2   | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | (PCIN+A2*B2)'      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dut_mul_64ns_64ns_128_3_1   | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | (PCIN>>17)+A2*B2   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | PCIN+A2*B2         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_64ns_128_3_1   | (PCIN>>17)+A2*B2   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dut_divide_Pipeline_PARTIAL | A''*B''            | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | (PCIN>>17)+A''*B'' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | PCIN+A''*B''       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | (PCIN>>17)+A''*B'' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|dut_divide_Pipeline_PARTIAL | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | PCIN+A''*B''       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | (PCIN>>17)+A''*B'' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | (PCIN+A''*B'')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|dut_divide_Pipeline_PARTIAL | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | PCIN+A''*B''       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | (PCIN>>17)+A''*B'' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | (PCIN+A''*B'')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|dut_divide_Pipeline_PARTIAL | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | (PCIN>>17)+A''*B'' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | PCIN+A''*B''       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | (PCIN>>17)+A''*B'' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|dut_divide_Pipeline_PARTIAL | A''*B''            | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | (PCIN>>17)+A''*B'' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | PCIN+A''*B''       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | (PCIN>>17)+A''*B'' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|dut_divide_Pipeline_PARTIAL | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | PCIN+A''*B''       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | (PCIN>>17)+A''*B'' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | (PCIN+A''*B'')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|dut_divide_Pipeline_PARTIAL | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | PCIN+A''*B''       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | (PCIN>>17)+A''*B'' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | (PCIN+A''*B'')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|dut_divide_Pipeline_PARTIAL | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | (PCIN>>17)+A''*B'' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | PCIN+A''*B''       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dut_divide_Pipeline_PARTIAL | (PCIN>>17)+A''*B'' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|dut_mul_64ns_65ns_192_3_1   | A2*B2              | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_65ns_192_3_1   | (PCIN>>17)+A2*B2   | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_65ns_192_3_1   | PCIN+A2*B2         | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_65ns_192_3_1   | (PCIN>>17)+A2*B2   | 15     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_65ns_192_3_1   | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_65ns_192_3_1   | PCIN+A2*B2         | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_65ns_192_3_1   | (PCIN>>17)+A2*B2   | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_65ns_192_3_1   | PCIN+A2*B2         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_65ns_192_3_1   | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_65ns_192_3_1   | PCIN+A2*B2         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_65ns_192_3_1   | (PCIN>>17)+A2*B2   | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_65ns_192_3_1   | PCIN+A2*B2         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_65ns_192_3_1   | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_65ns_192_3_1   | (PCIN>>17)+A2*B2   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_65ns_192_3_1   | PCIN+A2*B2         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dut_mul_64ns_65ns_192_3_1   | (PCIN>>17)+A2*B2   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:51 . Memory (MB): peak = 2044.441 ; gain = 798.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:02:08 . Memory (MB): peak = 2044.441 ; gain = 798.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dut_divide__GB0 | w_digits_data_V_U/ram_reg         | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB0       | agg_tmp2_i99_i_U/ram_reg          | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB0       | agg_tmp2_i43_i_U/ram_reg          | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB0       | agg_tmp2_i_i33_U/ram_reg          | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB0       | modulus_digits_data_V_U/ram_reg   | 32 x 64(NO_CHANGE)     | W |   | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB0       | modulus_digits_data_V_2_U/ram_reg | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB1       | b_digits_data_V_U/ram_reg         | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|xillydemo       | u_digits_data_V_3_U/ram_reg       | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|xillydemo       | u_digits_data_V_2_U/ram_reg       | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB3       | result_digits_data_V_U/ram_reg    | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB3       | e_digits_data_V_U/ram_reg         | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB3       | r_digits_data_V_U/ram_reg         | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB3       | r_digits_data_V_1_U/ram_reg       | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB3       | r_digits_data_V_2_U/ram_reg       | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB3       | num_digits_data_V_U/ram_reg       | 32 x 64(NO_CHANGE)     | W |   | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB3       | base_digits_data_V_U/ram_reg      | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|dut__GCB3       | exponent_digits_data_V_U/ram_reg  | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
+----------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+---------------+----------------+-----------+----------------------+---------------+
|Module Name    | RTL Object     | Inference | Size (Depth x Width) | Primitives    | 
+---------------+----------------+-----------+----------------------+---------------+
|xillydemo__GC0 | litearray0_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
|xillydemo__GC0 | litearray1_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
|xillydemo__GC0 | litearray2_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
|xillydemo__GC0 | litearray3_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
|xillydemo__GC0 | demoarray_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
+---------------+----------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_15160_5/u_digits_data_V_3_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_15160_5/u_digits_data_V_3_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_15160_5/u_digits_data_V_3_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_15160_5/u_digits_data_V_3_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_15160_5/u_digits_data_V_2_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_15160_5/u_digits_data_V_2_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_15160_5/u_digits_data_V_2_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_15160_5/u_digits_data_V_2_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_divide_fu_5412i_8_1/test_fpga_design/grp_divide_fu_5412/w_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_divide_fu_5412i_8_1/test_fpga_design/grp_divide_fu_5412/w_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_divide_fu_5412i_8_1/test_fpga_design/grp_divide_fu_5412/w_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_divide_fu_5412i_8_1/test_fpga_design/grp_divide_fu_5412/w_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_3/test_fpga_design/agg_tmp2_i99_i_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_3/test_fpga_design/agg_tmp2_i99_i_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_3/test_fpga_design/agg_tmp2_i99_i_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_3/test_fpga_design/agg_tmp2_i99_i_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_3/test_fpga_design/agg_tmp2_i43_i_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_3/test_fpga_design/agg_tmp2_i43_i_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_3/test_fpga_design/agg_tmp2_i43_i_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_3/test_fpga_design/agg_tmp2_i43_i_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_3/test_fpga_design/agg_tmp2_i_i33_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_3/test_fpga_design/agg_tmp2_i_i33_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_3/test_fpga_design/agg_tmp2_i_i33_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_3/test_fpga_design/agg_tmp2_i_i33_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_3/test_fpga_design/modulus_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_3/test_fpga_design/modulus_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_3/test_fpga_design/modulus_digits_data_V_2_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_3/test_fpga_design/modulus_digits_data_V_2_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_3/test_fpga_design/modulus_digits_data_V_2_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_3/test_fpga_design/modulus_digits_data_V_2_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_8_4/test_fpga_design/b_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_8_4/test_fpga_design/b_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_8_4/test_fpga_design/b_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_8_4/test_fpga_design/b_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/result_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/result_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/result_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/result_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/e_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/e_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/e_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/e_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/r_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/r_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/r_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/r_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/r_digits_data_V_1_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/r_digits_data_V_1_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/r_digits_data_V_1_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/r_digits_data_V_1_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/r_digits_data_V_2_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/r_digits_data_V_2_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/r_digits_data_V_2_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/r_digits_data_V_2_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/num_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/num_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/base_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/base_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/base_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/base_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/exponent_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/exponent_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/exponent_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_designi_6/test_fpga_design/exponent_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:03 ; elapsed = 00:02:34 . Memory (MB): peak = 2044.441 ; gain = 798.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/grp_divide_fu_5412/w_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/grp_divide_fu_5412/w_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/grp_divide_fu_5412/w_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/grp_divide_fu_5412/w_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/agg_tmp2_i99_i_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/agg_tmp2_i99_i_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/agg_tmp2_i99_i_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/agg_tmp2_i99_i_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/agg_tmp2_i43_i_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/agg_tmp2_i43_i_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/agg_tmp2_i43_i_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/agg_tmp2_i43_i_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/agg_tmp2_i_i33_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/agg_tmp2_i_i33_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/agg_tmp2_i_i33_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/agg_tmp2_i_i33_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/modulus_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/modulus_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/modulus_digits_data_V_2_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/modulus_digits_data_V_2_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/modulus_digits_data_V_2_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/modulus_digits_data_V_2_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/b_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/b_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/b_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/b_digits_data_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/u_digits_data_V_3_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/u_digits_data_V_3_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/u_digits_data_V_3_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/u_digits_data_V_3_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/u_digits_data_V_2_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/u_digits_data_V_2_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/u_digits_data_V_2_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/u_digits_data_V_2_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/result_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_fpga_design/result_digits_data_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4163] Replicating register \audio/audio_adc_reg_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \audio/audio_lrclk_reg_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \audio/audio_bclk_reg_reg  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:11 ; elapsed = 00:02:44 . Memory (MB): peak = 2044.441 ; gain = 798.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:12 ; elapsed = 00:02:44 . Memory (MB): peak = 2044.441 ; gain = 798.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:19 ; elapsed = 00:02:52 . Memory (MB): peak = 2044.441 ; gain = 798.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:20 ; elapsed = 00:02:53 . Memory (MB): peak = 2044.441 ; gain = 798.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:54 . Memory (MB): peak = 2044.441 ; gain = 798.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:02:55 . Memory (MB): peak = 2044.441 ; gain = 798.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xillydemo   | test_fpga_design/grp_divide_fu_5412/grp_divide_Pipeline_PARTIAL_fu_2864/zext_ln153_reg_355_pp0_iter3_reg_reg[4]                 | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|xillydemo   | test_fpga_design/grp_divide_fu_5412/ap_CS_fsm_reg[377]                                                                          | 131    | 1     | YES          | NO                 | YES               | 0      | 5       | 
|xillydemo   | test_fpga_design/grp_divide_fu_5412/udiv_128ns_64ns_64_132_seq_1_U60/dut_udiv_128ns_64ns_64_132_seq_1_divseq_u/r_stage_reg[128] | 128    | 1     | YES          | NO                 | YES               | 0      | 4       | 
|xillydemo   | test_fpga_design/grp_operator_lt_fu_5420/ap_CS_fsm_reg[165]                                                                     | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|xillydemo   | test_fpga_design/grp_operator_lt_fu_5420/ap_CS_fsm_reg[33]                                                                      | 33     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+------------+---------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fifo_32x512   |         4|
|2     |fifo_8x2048   |         2|
|3     |xillybus_core |         1|
|4     |xillybus_lite |         1|
|5     |xillyvga_core |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |fifo_32x512        |     4|
|5     |fifo_8x2048        |     2|
|7     |xillybus_core      |     1|
|8     |xillybus_lite_bbox |     1|
|9     |xillyvga_core      |     1|
|10    |BIBUF              |   130|
|11    |BUFG               |     2|
|12    |CARRY4             |   784|
|13    |DSP48E1            |    80|
|20    |LUT1               |   224|
|21    |LUT2               |  2636|
|22    |LUT3               |  3407|
|23    |LUT4               |  3466|
|24    |LUT5               |  4998|
|25    |LUT6               | 11490|
|26    |MUXF7              |   220|
|27    |PS7                |     1|
|28    |RAM32X1S           |    40|
|29    |RAMB36E1           |    34|
|32    |SRL16              |     1|
|33    |SRL16E             |    71|
|34    |SRLC32E            |   154|
|35    |FDCE               |    14|
|36    |FDR                |     4|
|37    |FDRE               | 26900|
|38    |FDSE               |   153|
|39    |IBUF               |     5|
|40    |IOBUF              |    57|
|41    |OBUF               |    22|
|42    |OBUFT              |     1|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:02:55 . Memory (MB): peak = 2044.441 ; gain = 798.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 582 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:45 ; elapsed = 00:02:37 . Memory (MB): peak = 2044.441 ; gain = 312.074
Synthesis Optimization Complete : Time (s): cpu = 00:02:22 ; elapsed = 00:02:56 . Memory (MB): peak = 2044.441 ; gain = 798.934
INFO: [Project 1-571] Translating synthesized netlist
