 
****************************************
Report : qor
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Tue Apr 29 22:25:44 2025
****************************************


  Timing Path Group 'clk_i'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          1.74
  Critical Path Slack:           0.21
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         74
  Hierarchical Port Count:      11572
  Leaf Cell Count:              34595
  Buf/Inv Cell Count:           14562
  Buf Cell Count:                4891
  Inv Cell Count:               10069
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     32337
  Sequential Cell Count:         2258
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    11101.598298
  Noncombinational Area:  2407.767685
  Buf/Inv Area:           3374.000403
  Total Buffer Area:          1656.39
  Total Inverter Area:        2177.07
  Macro/Black Box Area:      0.000000
  Net Area:              20317.273936
  -----------------------------------
  Cell Area:             13509.365983
  Design Area:           33826.639919


  Design Rules
  -----------------------------------
  Total Number of Nets:         37081
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  Max Fanout Violations:            1
  -----------------------------------


  Hostname: IC_EDA

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   40.38
  Logic Optimization:                 84.93
  Mapping Optimization:              224.17
  -----------------------------------------
  Overall Compile Time:              369.87
  Overall Compile Wall Clock Time:   370.40

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
