INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 20:51:01 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.888ns  (required time - arrival time)
  Source:                 c_LSQ_A/storeQ/addrQ_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MC_A/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 2.246ns (33.841%)  route 4.391ns (66.159%))
  Logic Levels:           19  (CARRY4=11 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4575, unset)         0.672     0.672    c_LSQ_A/storeQ/clk
                         FDRE                                         r  c_LSQ_A/storeQ/addrQ_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 f  c_LSQ_A/storeQ/addrQ_3_reg[3]/Q
                         net (fo=17, unplaced)        0.714     1.595    c_LSQ_A/storeQ/addrQ_3_reg[31]_0[3]
                         LUT6 (Prop_lut6_I0_O)        0.153     1.748 f  c_LSQ_A/storeQ/A_address0[3]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.521     2.269    c_LSQ_A/storeQ/A_address0[3]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     2.322 r  c_LSQ_A/storeQ/A_address0[3]_INST_0_i_1/O
                         net (fo=17, unplaced)        0.577     2.899    c_LSQ_A/storeQ/head_reg[3]_rep_21
                         LUT6 (Prop_lut6_I0_O)        0.053     2.952 r  c_LSQ_A/storeQ/A_address0[31]_INST_0_i_315/O
                         net (fo=1, unplaced)         0.000     2.952    c_LSQ_A/storeQ/A_address0[31]_INST_0_i_315_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     3.262 r  c_LSQ_A/storeQ/A_address0[31]_INST_0_i_264/CO[3]
                         net (fo=1, unplaced)         0.008     3.270    c_LSQ_A/storeQ/A_address0[31]_INST_0_i_264_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.330 r  c_LSQ_A/storeQ/A_address0[31]_INST_0_i_189/CO[3]
                         net (fo=1, unplaced)         0.000     3.330    c_LSQ_A/storeQ/A_address0[31]_INST_0_i_189_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.149     3.479 f  c_LSQ_A/storeQ/A_address0[31]_INST_0_i_120/CO[2]
                         net (fo=1, unplaced)         0.339     3.818    c_LSQ_A/loadQ/A_address0[31]_INST_0_i_30_0[0]
                         LUT3 (Prop_lut3_I2_O)        0.160     3.978 f  c_LSQ_A/loadQ/A_address0[31]_INST_0_i_79/O
                         net (fo=1, unplaced)         0.340     4.318    c_LSQ_A/loadQ/A_address0[31]_INST_0_i_79_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     4.371 f  c_LSQ_A/loadQ/A_address0[31]_INST_0_i_30/O
                         net (fo=1, unplaced)         0.340     4.711    c_LSQ_A/loadQ/A_address0[31]_INST_0_i_30_n_0
                         LUT6 (Prop_lut6_I4_O)        0.053     4.764 r  c_LSQ_A/loadQ/A_address0[31]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.351     5.115    c_LSQ_A/loadQ/A_address0[31]_INST_0_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     5.168 r  c_LSQ_A/loadQ/A_address0[31]_INST_0_i_1/O
                         net (fo=68, unplaced)        0.430     5.598    c_LSQ_A/loadQ/A_address0[31]_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     5.651 r  c_LSQ_A/loadQ/counter[3]_i_2/O
                         net (fo=1, unplaced)         0.363     6.014    MC_A/DI[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     6.321 r  MC_A/counter_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     6.329    MC_A/counter_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.389 r  MC_A/counter_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.389    MC_A/counter_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.449 r  MC_A/counter_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.449    MC_A/counter_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.509 r  MC_A/counter_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.509    MC_A/counter_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.569 r  MC_A/counter_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.569    MC_A/counter_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.629 r  MC_A/counter_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.629    MC_A/counter_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.689 r  MC_A/counter_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.689    MC_A/counter_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.909 r  MC_A/counter_reg[31]_i_1/O[1]
                         net (fo=2, unplaced)         0.400     7.309    MC_A/counter[29]
                         FDCE                                         r  MC_A/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4575, unset)         0.638     4.638    MC_A/clk
                         FDCE                                         r  MC_A/counter_reg[29]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_D)       -0.182     4.421    MC_A/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          4.421    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                 -2.888    




report_timing: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3037.191 ; gain = 71.059 ; free physical = 30975 ; free virtual = 228490
