

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_196_2'
================================================================
* Date:           Sun Sep  3 07:19:56 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.639 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9218|     9218|  92.180 us|  92.180 us|  9218|  9218|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_195_1_VITIS_LOOP_196_2  |     9216|     9216|         2|          1|          1|  9216|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%v107 = alloca i32 1"   --->   Operation 5 'alloca' 'v107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%v106 = alloca i32 1"   --->   Operation 6 'alloca' 'v106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %v106"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %v107"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [kernel.cpp:195]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.20ns)   --->   "%icmp_ln195 = icmp_eq  i14 %indvar_flatten_load, i14 9216" [kernel.cpp:195]   --->   Operation 14 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.81ns)   --->   "%add_ln195_1 = add i14 %indvar_flatten_load, i14 1" [kernel.cpp:195]   --->   Operation 15 'add' 'add_ln195_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln195, void %for.inc7.i, void %l_S_k_0_k3.i.preheader.exitStub" [kernel.cpp:195]   --->   Operation 16 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v107_load = load i10 %v107" [kernel.cpp:196]   --->   Operation 17 'load' 'v107_load' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v106_load = load i4 %v106" [kernel.cpp:195]   --->   Operation 18 'load' 'v106_load' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln195 = add i4 %v106_load, i4 1" [kernel.cpp:195]   --->   Operation 19 'add' 'add_ln195' <Predicate = (!icmp_ln195)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.77ns)   --->   "%icmp_ln196 = icmp_eq  i10 %v107_load, i10 768" [kernel.cpp:196]   --->   Operation 20 'icmp' 'icmp_ln196' <Predicate = (!icmp_ln195)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.68ns)   --->   "%select_ln195 = select i1 %icmp_ln196, i10 0, i10 %v107_load" [kernel.cpp:195]   --->   Operation 21 'select' 'select_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%select_ln195_1 = select i1 %icmp_ln196, i4 %add_ln195, i4 %v106_load" [kernel.cpp:195]   --->   Operation 22 'select' 'select_ln195_1' <Predicate = (!icmp_ln195)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln195_1, i10 0" [kernel.cpp:197]   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln195_1, i8 0" [kernel.cpp:197]   --->   Operation 24 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i12 %tmp_48" [kernel.cpp:197]   --->   Operation 25 'zext' 'zext_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln197 = sub i14 %tmp_s, i14 %zext_ln197" [kernel.cpp:197]   --->   Operation 26 'sub' 'sub_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i10 %select_ln195" [kernel.cpp:197]   --->   Operation 27 'zext' 'zext_ln197_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln197 = add i14 %sub_ln197, i14 %zext_ln197_1" [kernel.cpp:197]   --->   Operation 28 'add' 'add_ln197' <Predicate = (!icmp_ln195)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln196 = add i10 %select_ln195, i10 1" [kernel.cpp:196]   --->   Operation 29 'add' 'add_ln196' <Predicate = (!icmp_ln195)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln196 = store i14 %add_ln195_1, i14 %indvar_flatten" [kernel.cpp:196]   --->   Operation 30 'store' 'store_ln196' <Predicate = (!icmp_ln195)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln196 = store i4 %select_ln195_1, i4 %v106" [kernel.cpp:196]   --->   Operation 31 'store' 'store_ln196' <Predicate = (!icmp_ln195)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln196 = store i10 %add_ln196, i10 %v107" [kernel.cpp:196]   --->   Operation 32 'store' 'store_ln196' <Predicate = (!icmp_ln195)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln195)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_195_1_VITIS_LOOP_196_2_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln197_2 = zext i14 %add_ln197" [kernel.cpp:197]   --->   Operation 36 'zext' 'zext_ln197_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%v264_V_addr = getelementptr i24 %v264_V, i64 0, i64 %zext_ln197_2" [kernel.cpp:197]   --->   Operation 37 'getelementptr' 'v264_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln196 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [kernel.cpp:196]   --->   Operation 38 'specloopname' 'specloopname_ln196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.25ns)   --->   "%store_ln197 = store i24 0, i14 %v264_V_addr" [kernel.cpp:197]   --->   Operation 39 'store' 'store_ln197' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln196 = br void %for.inc.i" [kernel.cpp:196]   --->   Operation 40 'br' 'br_ln196' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v264_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v107                (alloca           ) [ 010]
v106                (alloca           ) [ 010]
indvar_flatten      (alloca           ) [ 010]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
indvar_flatten_load (load             ) [ 000]
specpipeline_ln0    (specpipeline     ) [ 000]
icmp_ln195          (icmp             ) [ 010]
add_ln195_1         (add              ) [ 000]
br_ln195            (br               ) [ 000]
v107_load           (load             ) [ 000]
v106_load           (load             ) [ 000]
add_ln195           (add              ) [ 000]
icmp_ln196          (icmp             ) [ 000]
select_ln195        (select           ) [ 000]
select_ln195_1      (select           ) [ 000]
tmp_s               (bitconcatenate   ) [ 000]
tmp_48              (bitconcatenate   ) [ 000]
zext_ln197          (zext             ) [ 000]
sub_ln197           (sub              ) [ 000]
zext_ln197_1        (zext             ) [ 000]
add_ln197           (add              ) [ 011]
add_ln196           (add              ) [ 000]
store_ln196         (store            ) [ 000]
store_ln196         (store            ) [ 000]
store_ln196         (store            ) [ 000]
specloopname_ln0    (specloopname     ) [ 000]
empty               (speclooptripcount) [ 000]
specpipeline_ln0    (specpipeline     ) [ 000]
zext_ln197_2        (zext             ) [ 000]
v264_V_addr         (getelementptr    ) [ 000]
specloopname_ln196  (specloopname     ) [ 000]
store_ln197         (store            ) [ 000]
br_ln196            (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v264_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v264_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_195_1_VITIS_LOOP_196_2_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="v107_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v107/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="v106_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v106/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="indvar_flatten_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="v264_V_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="24" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="14" slack="0"/>
<pin id="64" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v264_V_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln197_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="14" slack="0"/>
<pin id="69" dir="0" index="1" bw="24" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln0_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="14" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln0_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="4" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln0_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="10" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="indvar_flatten_load_load_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="14" slack="0"/>
<pin id="91" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln195_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="14" slack="0"/>
<pin id="94" dir="0" index="1" bw="14" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln195/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln195_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="14" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln195_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="v107_load_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v107_load/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="v106_load_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v106_load/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln195_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln195/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln196_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="9" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="select_ln195_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="10" slack="0"/>
<pin id="126" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln195/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="select_ln195_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln195_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_s_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="14" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_48_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_48/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln197_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="0"/>
<pin id="156" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sub_ln197_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="0"/>
<pin id="160" dir="0" index="1" bw="12" slack="0"/>
<pin id="161" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln197/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln197_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln197_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="0"/>
<pin id="170" dir="0" index="1" bw="10" slack="0"/>
<pin id="171" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln197/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln196_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln196/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln196_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="14" slack="0"/>
<pin id="182" dir="0" index="1" bw="14" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln196_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="4" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln196_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="10" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln197_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="14" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197_2/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="v107_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="v107 "/>
</bind>
</comp>

<comp id="206" class="1005" name="v106_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v106 "/>
</bind>
</comp>

<comp id="213" class="1005" name="indvar_flatten_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="0"/>
<pin id="215" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="223" class="1005" name="add_ln197_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="14" slack="1"/>
<pin id="225" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln197 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="42" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="46" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="73"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="89" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="89" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="104" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="104" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="116" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="110" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="107" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="130" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="130" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="138" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="154" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="122" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="158" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="122" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="98" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="130" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="174" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="202"><net_src comp="48" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="209"><net_src comp="52" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="216"><net_src comp="56" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="226"><net_src comp="168" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="195" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v264_V | {2 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln195 : 2
		add_ln195_1 : 2
		br_ln195 : 3
		v107_load : 1
		v106_load : 1
		add_ln195 : 2
		icmp_ln196 : 2
		select_ln195 : 3
		select_ln195_1 : 3
		tmp_s : 4
		tmp_48 : 4
		zext_ln197 : 5
		sub_ln197 : 6
		zext_ln197_1 : 4
		add_ln197 : 7
		add_ln196 : 4
		store_ln196 : 3
		store_ln196 : 4
		store_ln196 : 5
	State 2
		v264_V_addr : 1
		store_ln197 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln195_1_fu_98   |    0    |    17   |
|    add   |    add_ln195_fu_110   |    0    |    13   |
|          |    add_ln197_fu_168   |    0    |    14   |
|          |    add_ln196_fu_174   |    0    |    13   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln195_fu_92   |    0    |    12   |
|          |   icmp_ln196_fu_116   |    0    |    11   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln195_fu_122  |    0    |    10   |
|          | select_ln195_1_fu_130 |    0    |    4    |
|----------|-----------------------|---------|---------|
|    sub   |    sub_ln197_fu_158   |    0    |    14   |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_138     |    0    |    0    |
|          |     tmp_48_fu_146     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln197_fu_154   |    0    |    0    |
|   zext   |  zext_ln197_1_fu_164  |    0    |    0    |
|          |  zext_ln197_2_fu_195  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   108   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln197_reg_223  |   14   |
|indvar_flatten_reg_213|   14   |
|     v106_reg_206     |    4   |
|     v107_reg_199     |   10   |
+----------------------+--------+
|         Total        |   42   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   108  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   42   |    -   |
+-----------+--------+--------+
|   Total   |   42   |   108  |
+-----------+--------+--------+
