/* Generated by Yosys 0.9+431 (git sha1 428455c1, gcc 13.3.0-6ubuntu2~24.04 -fPIC -Os) */

/* top =  1  */
/* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_impl/impl.v:1" */
module main(clk, reset, ctl_1, ctl_2, a, b, c);
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_impl/impl.v:6" */
  input [7:0] a;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_impl/impl.v:6" */
  input [7:0] b;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_impl/impl.v:6" */
  input [7:0] c;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_impl/impl.v:4" */
  input clk;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_impl/impl.v:5" */
  input ctl_1;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_impl/impl.v:5" */
  input ctl_2;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_impl/impl.v:9" */
  /* unused_bits = "0 1 2 3 4 5 6 7" */
  wire [7:0] p1_a;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_impl/impl.v:9" */
  /* unused_bits = "0 1 2 3 4 5 6 7" */
  wire [7:0] p1_b;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_impl/impl.v:9" */
  /* unused_bits = "0 1 2 3 4 5 6 7" */
  wire [7:0] p1_c;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_impl/impl.v:8" */
  /* unused_bits = "0" */
  wire p1_ctl_1;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_impl/impl.v:8" */
  /* unused_bits = "0" */
  wire p1_ctl_2;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_impl/impl.v:12" */
  /* unused_bits = "0 1 2 3 4 5 6 7" */
  wire [7:0] p2_c;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_impl/impl.v:11" */
  /* unused_bits = "0" */
  wire p2_ctl_2;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_impl/impl.v:12" */
  /* unused_bits = "0 1 2 3 4 5 6 7" */
  wire [7:0] p2_m;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_impl/impl.v:14" */
  /* unused_bits = "0 1 2 3 4 5 6 7" */
  wire [7:0] p3_n;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_impl/impl.v:4" */
  input reset;
endmodule
