// SPI master interface to external RAM — handles read/write with saturation

`default_nettype none
`timescale 1ns/1ps

module ram_interface (
    input wire clk,
    input wire rst_n,

    input wire [7:0] cs_wait_cycles,
    input wire [1:0] spi_clk_div,    // 0=div2, 1=div4, 2=div8 (default), 3=div16

    input wire [10:0] addr,
    input wire start_read,
    input wire inc,
    input wire dec,

    output wire [7:0] weight,
    output reg read_valid,
    output reg write_done,
    output wire busy,

    output wire spi_cs,
    output wire spi_sck,
    output wire spi_mosi,
    input wire spi_miso
);

    reg [7:0] wait_counter;

    wire sclk_divided;
    wire spi_processing;
    reg spi_start;
    reg [31:0] spi_tx_data;
    wire [31:0] spi_rx_data;
    wire spi_ready;

    assign weight = spi_rx_data[7:0];

    localparam STATE_IDLE      = 2'd0;
    localparam STATE_START_SPI = 2'd1;
    localparam STATE_WAIT_SPI  = 2'd2;

    reg [2:0] state;
    reg is_write;

    assign busy = (state != STATE_IDLE) || (wait_counter != 0);

    // Free-running clock divider — bit-select via spi_clk_div
    reg [3:0] clk_div_counter;
    reg clk_div_reset;

    always @(posedge clk) begin
        if (clk_div_reset) clk_div_counter <= 4'd0;
        else               clk_div_counter <= clk_div_counter + 4'd1;
    end

    assign sclk_divided = clk_div_counter[spi_clk_div];

    reg spi_reset;

    spi_module #(
        .SPI_MASTER(1'b1),
        .SPI_WORD_LEN(32),
        .CPOL(1'b0),
        .CPHA(1'b0)
    ) spi_inst (
        .master_clock(clk),
        .SCLK_OUT(spi_sck),
        .SCLK_IN(sclk_divided),
        .SS_OUT(spi_cs),
        .SS_IN(1'b1),
        .OUTPUT_SIGNAL(spi_mosi),
        .processing_word(spi_processing),
        .process_next_word(spi_start),
        .data_word_send(spi_tx_data),
        .INPUT_SIGNAL(spi_miso),
        .data_word_recv(spi_rx_data),
        .do_reset(spi_reset),
        .is_ready(spi_ready)
    );

    wire [15:0] full_addr = {5'b00000, addr};
    localparam CMD_READ  = 8'h03;
    localparam CMD_WRITE = 8'h02;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            state         <= STATE_IDLE;
            wait_counter  <= 8'd0;
            spi_start     <= 1'b0;
            spi_tx_data   <= 32'd0;
            is_write      <= 1'b0;
            read_valid    <= 1'b0;
            write_done    <= 1'b0;
            spi_reset     <= 1'b1;
            clk_div_reset <= 1'b1;
        end else begin
            spi_reset     <= 1'b0;
            clk_div_reset <= 1'b0;

            if (!spi_cs)
                wait_counter <= cs_wait_cycles;
            else if (wait_counter > 0)
                wait_counter <= wait_counter - 1'b1;

            case (state)
                STATE_IDLE: begin
                    spi_start <= 1'b0;

                    if (wait_counter == 0 && spi_ready && !spi_processing) begin
                        if (start_read) begin
                            is_write    <= 1'b0;
                            read_valid  <= 1'b0;
                            write_done  <= 1'b0;
                            spi_tx_data <= {CMD_READ, full_addr, 8'h00};
                            spi_start   <= 1'b1;
                            state       <= STATE_START_SPI;
                        end else if ((inc || dec) && read_valid) begin
                            is_write    <= 1'b1;
                            read_valid  <= 1'b0;
                            write_done  <= 1'b0;
                            spi_tx_data <= {CMD_WRITE, full_addr,
                                (inc && !dec && weight != 8'h7F) ? weight + 8'd1 :
                                (dec && !inc && weight != 8'h80) ? weight - 8'd1 :
                                weight
                            };
                            spi_start <= 1'b1;
                            state     <= STATE_START_SPI;
                        end
                    end
                end

                STATE_START_SPI: begin
                    if (spi_processing) begin
                        spi_start <= 1'b0;
                        state     <= STATE_WAIT_SPI;
                    end
                end

                STATE_WAIT_SPI: begin
                    if (!spi_processing) begin
                        if (is_write) write_done <= 1'b1;
                        else          read_valid <= 1'b1;
                        state <= STATE_IDLE;
                    end
                end
            endcase
        end
    end

endmodule
