Analysis & Synthesis report for kotku
Tue Apr  7 14:26:10 2015
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |kotku|zet:zet|zet_wb_master:wb_master|cs
 12. State Machine - |kotku|timer:timer|timer_counter:cnt2|outmux
 13. State Machine - |kotku|timer:timer|timer_counter:cnt1|outmux
 14. State Machine - |kotku|timer:timer|timer_counter:cnt0|outmux
 15. State Machine - |kotku|ps2:ps2|ps2_keyb:keyb|m1_state
 16. State Machine - |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver
 17. State Machine - |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver
 18. State Machine - |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter
 19. State Machine - |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|state
 20. State Machine - |kotku|vga_fml:vga|vga_lcd_fml:lcd|state
 21. State Machine - |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|state
 22. State Machine - |kotku|fmlarb:fmlarb|wmaster
 23. State Machine - |kotku|fmlarb:fmlarb|master
 24. State Machine - |kotku|csrbrg:csrbrg|state
 25. State Machine - |kotku|fmlbrg:fmlbrg|state
 26. Registers Removed During Synthesis
 27. Removed Registers Triggering Further Register Optimizations
 28. General Register Statistics
 29. Inverted Register Statistics
 30. Registers Packed Into Inferred Megafunctions
 31. Multiplexer Restructuring Statistics (Restructuring Performed)
 32. Source assignments for vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_dog1:auto_generated
 33. Source assignments for vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2|altsyncram_bog1:auto_generated
 34. Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_nec1:auto_generated
 35. Source assignments for fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_0|altsyncram_cc41:auto_generated
 36. Source assignments for vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_aql1:auto_generated
 37. Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_0|altsyncram_prg1:auto_generated
 38. Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_1|altsyncram_prg1:auto_generated
 39. Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_0|altsyncram_prg1:auto_generated
 40. Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_1|altsyncram_prg1:auto_generated
 41. Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_0|altsyncram_prg1:auto_generated
 42. Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_1|altsyncram_prg1:auto_generated
 43. Source assignments for fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_ic41:auto_generated
 44. Source assignments for vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_aql1:auto_generated
 45. Source assignments for fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_ic41:auto_generated
 46. Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_0|altsyncram_h8u1:auto_generated
 47. Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_0|altsyncram_pb71:auto_generated
 48. Source assignments for zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_65m:auto_generated|altsyncram_1d81:altsyncram2
 49. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 50. Parameter Settings for User Entity Instance: clk_gen:timerclk
 51. Parameter Settings for User Entity Instance: fmlbrg:fmlbrg
 52. Parameter Settings for User Entity Instance: fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem
 53. Parameter Settings for User Entity Instance: fmlbrg:fmlbrg|fmlbrg_datamem:datamem
 54. Parameter Settings for User Entity Instance: csrbrg:csrbrg
 55. Parameter Settings for User Entity Instance: fmlarb:fmlarb
 56. Parameter Settings for User Entity Instance: hpdmc:hpdmc
 57. Parameter Settings for User Entity Instance: hpdmc:hpdmc|hpdmc_ctlif:ctlif
 58. Parameter Settings for User Entity Instance: hpdmc:hpdmc|hpdmc_mgmt:mgmt
 59. Parameter Settings for User Entity Instance: hpdmc:hpdmc|hpdmc_busif:busif
 60. Parameter Settings for User Entity Instance: vga_fml:vga
 61. Parameter Settings for User Entity Instance: vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1
 62. Parameter Settings for User Entity Instance: vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2
 63. Parameter Settings for User Entity Instance: vga_fml:vga|vga_lcd_fml:lcd
 64. Parameter Settings for User Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo
 65. Parameter Settings for User Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg
 66. Parameter Settings for User Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem
 67. Parameter Settings for User Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem
 68. Parameter Settings for User Entity Instance: serial:com1|serial_atx:atx
 69. Parameter Settings for User Entity Instance: ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout
 70. Parameter Settings for User Entity Instance: ps2:ps2|ps2_keyb:keyb
 71. Parameter Settings for User Entity Instance: zet:zet|zet_core:core|zet_fetch:fetch
 72. Parameter Settings for User Entity Instance: zet:zet|zet_core:core|zet_fetch:fetch|zet_nstate:nstate
 73. Parameter Settings for User Entity Instance: zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su
 74. Parameter Settings for User Entity Instance: zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider
 75. Parameter Settings for User Entity Instance: wb_switch:wbs
 76. Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0
 77. Parameter Settings for Inferred Entity Instance: fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_0
 78. Parameter Settings for Inferred Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0
 79. Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_0
 80. Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_1
 81. Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_0
 82. Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_1
 83. Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_0
 84. Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_1
 85. Parameter Settings for Inferred Entity Instance: fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0
 86. Parameter Settings for Inferred Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0
 87. Parameter Settings for Inferred Entity Instance: fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0
 88. Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_0
 89. Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_0
 90. Parameter Settings for Inferred Entity Instance: zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0
 91. Parameter Settings for Inferred Entity Instance: zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|lpm_mult:Mult0
 92. Parameter Settings for Inferred Entity Instance: serial:com1|lpm_divide:Div0
 93. altpll Parameter Settings by Entity Instance
 94. altsyncram Parameter Settings by Entity Instance
 95. altshift_taps Parameter Settings by Entity Instance
 96. lpm_mult Parameter Settings by Entity Instance
 97. Port Connectivity Checks: "wb_switch:wbs"
 98. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_1:a3"
 99. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_1:a2"
100. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_1:a1"
101. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m1"
102. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m0"
103. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_othop:othop|zet_mux8_16:mux8_16"
104. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider"
105. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su"
106. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17"
107. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_conv:conv|zet_mux8_16:mux8_16"
108. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu"
109. Port Connectivity Checks: "hex_display:hex16"
110. Port Connectivity Checks: "sw_leds:sw_leds"
111. Port Connectivity Checks: "wb_abrgr:sd_brg"
112. Port Connectivity Checks: "timer:timer|timer_counter:cnt2"
113. Port Connectivity Checks: "timer:timer|timer_counter:cnt1"
114. Port Connectivity Checks: "timer:timer|timer_counter:cnt0"
115. Port Connectivity Checks: "ps2:ps2|ps2_keyb:keyb"
116. Port Connectivity Checks: "ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse"
117. Port Connectivity Checks: "serial:com1|serial_arx:arx"
118. Port Connectivity Checks: "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem"
119. Port Connectivity Checks: "vga_fml:vga|fmlbrg:vgafmlbrg"
120. Port Connectivity Checks: "vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo"
121. Port Connectivity Checks: "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar"
122. Port Connectivity Checks: "wb_abrg:vga_brg"
123. Port Connectivity Checks: "hpdmc:hpdmc"
124. Port Connectivity Checks: "fmlarb:fmlarb"
125. Port Connectivity Checks: "wb_abrgr:wb_csrbrg"
126. Port Connectivity Checks: "fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem"
127. Port Connectivity Checks: "fmlbrg:fmlbrg"
128. Port Connectivity Checks: "flash16:flash16"
129. Port Connectivity Checks: "pll:pll"
130. Elapsed Time Per Partition
131. Analysis & Synthesis Messages
132. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr  7 14:26:10 2015      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; kotku                                      ;
; Top-level Entity Name              ; kotku                                      ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 11,341                                     ;
;     Total combinational functions  ; 9,694                                      ;
;     Dedicated logic registers      ; 3,677                                      ;
; Total registers                    ; 3677                                       ;
; Total pins                         ; 150                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 54,835                                     ;
; Embedded Multiplier 9-bit elements ; 2                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; kotku              ; kotku              ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Add Pass-Through Logic to Inferred RAMs                                    ; Off                ; On                 ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                      ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                  ; Library ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; ../../../cores/vga/rtl/vga_write_iface.v                ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/vga/rtl/vga_write_iface.v                                   ;         ;
; ../../../cores/vga/rtl/vga_read_iface.v                 ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/vga/rtl/vga_read_iface.v                                    ;         ;
; ../../../cores/vga/rtl/vga_cpu_mem_iface.v              ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/vga/rtl/vga_cpu_mem_iface.v                                 ;         ;
; ../../../cores/vga/rtl/vga_config_iface.v               ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/vga/rtl/vga_config_iface.v                                  ;         ;
; ../../../cores/vga/rtl/vga_char_rom.v                   ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/vga/rtl/vga_char_rom.v                                      ;         ;
; ../../../cores/vga/rtl/vga_c4_iface.v                   ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/vga/rtl/vga_c4_iface.v                                      ;         ;
; ../../../cores/vga/rtl/fml/vga_text_mode_fml.v          ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_text_mode_fml.v                             ;         ;
; ../../../cores/vga/rtl/fml/vga_planar_fml.v             ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_planar_fml.v                                ;         ;
; ../../../cores/vga/rtl/fml/vga_linear_fml.v             ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_linear_fml.v                                ;         ;
; ../../../cores/vga/rtl/fml/vga_sequencer_fml.v          ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_sequencer_fml.v                             ;         ;
; ../../../cores/vga/rtl/fml/vga_palette_regs_fml.v       ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_palette_regs_fml.v                          ;         ;
; ../../../cores/vga/rtl/fml/vga_pal_dac_fml.v            ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_pal_dac_fml.v                               ;         ;
; ../../../cores/vga/rtl/fml/vga_lcd_fml.v                ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_lcd_fml.v                                   ;         ;
; ../../../cores/vga/rtl/fml/vga_fml.v                    ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_fml.v                                       ;         ;
; ../../../cores/vga/rtl/fml/vga_fifo.v                   ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_fifo.v                                      ;         ;
; ../../../cores/vga/rtl/fml/vga_dac_regs_fml.v           ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_dac_regs_fml.v                              ;         ;
; ../../../cores/vga/rtl/fml/vga_crtc_fml.v               ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_crtc_fml.v                                  ;         ;
; ../../../cores/wb_switch/wb_switch.v                    ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/wb_switch/wb_switch.v                                       ;         ;
; ../../../cores/flash/bootrom.v                          ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/flash/bootrom.v                                             ;         ;
; ../../../cores/flash/flash16.v                          ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/flash/flash16.v                                             ;         ;
; ../../../cores/speaker/bare/speaker.v                   ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/speaker/bare/speaker.v                                      ;         ;
; ../../../cores/serial/rtl/serial_atx.v                  ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/serial/rtl/serial_atx.v                                     ;         ;
; ../../../cores/serial/rtl/serial_arx.v                  ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/serial/rtl/serial_arx.v                                     ;         ;
; ../../../cores/serial/rtl/serial.v                      ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/serial/rtl/serial.v                                         ;         ;
; ../../../cores/timer/rtl/clk_gen.v                      ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/timer/rtl/clk_gen.v                                         ;         ;
; ../../../cores/ps2/rtl/ps2_mouse_nofifo.v               ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/ps2/rtl/ps2_mouse_nofifo.v                                  ;         ;
; ../../../cores/ps2/rtl/ps2_mouse_datain.v               ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/ps2/rtl/ps2_mouse_datain.v                                  ;         ;
; ../../../cores/ps2/rtl/ps2_mouse_cmdout.v               ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/ps2/rtl/ps2_mouse_cmdout.v                                  ;         ;
; ../../../cores/ps2/rtl/ps2_mouse.v                      ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/ps2/rtl/ps2_mouse.v                                         ;         ;
; ../../../cores/ps2/rtl/ps2_keyb_xtcodes.v               ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/ps2/rtl/ps2_keyb_xtcodes.v                                  ;         ;
; ../../../cores/ps2/rtl/ps2_keyb.v                       ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/ps2/rtl/ps2_keyb.v                                          ;         ;
; ../../../cores/ps2/rtl/ps2.v                            ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/ps2/rtl/ps2.v                                               ;         ;
; ../../../cores/sound/rtl/sound_dac8.v                   ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/sound/rtl/sound_dac8.v                                      ;         ;
; ../../../cores/sound/rtl/sound.v                        ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/sound/rtl/sound.v                                           ;         ;
; ../rtl/kotku.v                                          ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v                                     ;         ;
; ../rtl/pll.v                                            ; yes             ; User Wizard-Generated File                            ; /home/merck/Projects/zet131/boards/altera-de0/rtl/pll.v                                       ;         ;
; ../../../cores/pic/rtl/simple_pic.v                     ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/pic/rtl/simple_pic.v                                        ;         ;
; ../../../cores/gpio/rtl/sw_leds.v                       ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/gpio/rtl/sw_leds.v                                          ;         ;
; ../../../cores/gpio/rtl/hex_display.v                   ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/gpio/rtl/hex_display.v                                      ;         ;
; ../../../cores/gpio/rtl/seg_7.v                         ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/gpio/rtl/seg_7.v                                            ;         ;
; ../../../cores/timer/rtl/timer.v                        ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/timer/rtl/timer.v                                           ;         ;
; ../../../cores/timer/rtl/timer_counter.v                ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/timer/rtl/timer_counter.v                                   ;         ;
; ../../../cores/wb_abrg/wb_abrgr.v                       ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/wb_abrg/wb_abrgr.v                                          ;         ;
; ../../../cores/hpdmc_sdr16/rtl/hpdmc_sdrio.v            ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/hpdmc_sdr16/rtl/hpdmc_sdrio.v                               ;         ;
; ../../../cores/hpdmc_sdr16/rtl/hpdmc_banktimer.v        ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/hpdmc_sdr16/rtl/hpdmc_banktimer.v                           ;         ;
; ../../../cores/hpdmc_sdr16/rtl/hpdmc_busif.v            ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/hpdmc_sdr16/rtl/hpdmc_busif.v                               ;         ;
; ../../../cores/hpdmc_sdr16/rtl/hpdmc_ctlif.v            ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/hpdmc_sdr16/rtl/hpdmc_ctlif.v                               ;         ;
; ../../../cores/hpdmc_sdr16/rtl/hpdmc_datactl.v          ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/hpdmc_sdr16/rtl/hpdmc_datactl.v                             ;         ;
; ../../../cores/hpdmc_sdr16/rtl/hpdmc_mgmt.v             ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/hpdmc_sdr16/rtl/hpdmc_mgmt.v                                ;         ;
; ../../../cores/hpdmc_sdr16/rtl/hpdmc.v                  ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/hpdmc_sdr16/rtl/hpdmc.v                                     ;         ;
; ../../../cores/fmlarb/rtl/fmlarb.v                      ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/fmlarb/rtl/fmlarb.v                                         ;         ;
; ../../../cores/fmlbrg/rtl/fmlbrg_datamem.v              ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/fmlbrg/rtl/fmlbrg_datamem.v                                 ;         ;
; ../../../cores/fmlbrg/rtl/fmlbrg_tagmem.v               ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/fmlbrg/rtl/fmlbrg_tagmem.v                                  ;         ;
; ../../../cores/fmlbrg/rtl/fmlbrg.v                      ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/fmlbrg/rtl/fmlbrg.v                                         ;         ;
; ../../../cores/csrbrg/rtl/csrbrg.v                      ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/csrbrg/rtl/csrbrg.v                                         ;         ;
; ../../../cores/wb_abrg/wb_abrg.v                        ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/wb_abrg/wb_abrg.v                                           ;         ;
; ../../../cores/sdspi/rtl/sdspi.v                        ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/sdspi/rtl/sdspi.v                                           ;         ;
; ../../../cores/zet/rtl/zet_wb_master.v                  ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_wb_master.v                                     ;         ;
; ../../../cores/zet/rtl/zet_shrot.v                      ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_shrot.v                                         ;         ;
; ../../../cores/zet/rtl/zet_rxr16.v                      ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_rxr16.v                                         ;         ;
; ../../../cores/zet/rtl/zet_rxr8.v                       ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_rxr8.v                                          ;         ;
; ../../../cores/zet/rtl/zet_regfile.v                    ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_regfile.v                                       ;         ;
; ../../../cores/zet/rtl/zet_othop.v                      ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_othop.v                                         ;         ;
; ../../../cores/zet/rtl/zet_opcode_deco.v                ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_opcode_deco.v                                   ;         ;
; ../../../cores/zet/rtl/zet_nstate.v                     ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_nstate.v                                        ;         ;
; ../../../cores/zet/rtl/zet_next_or_not.v                ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_next_or_not.v                                   ;         ;
; ../../../cores/zet/rtl/zet_mux8_16.v                    ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_mux8_16.v                                       ;         ;
; ../../../cores/zet/rtl/zet_mux8_1.v                     ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_mux8_1.v                                        ;         ;
; ../../../cores/zet/rtl/zet_muldiv.v                     ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_muldiv.v                                        ;         ;
; ../../../cores/zet/rtl/zet_micro_rom.v                  ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_micro_rom.v                                     ;         ;
; ../../../cores/zet/rtl/zet_micro_data.v                 ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_micro_data.v                                    ;         ;
; ../../../cores/zet/rtl/zet_memory_regs.v                ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_memory_regs.v                                   ;         ;
; ../../../cores/zet/rtl/zet_jmp_cond.v                   ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_jmp_cond.v                                      ;         ;
; ../../../cores/zet/rtl/zet_fulladd16.v                  ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_fulladd16.v                                     ;         ;
; ../../../cores/zet/rtl/zet_fetch.v                      ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_fetch.v                                         ;         ;
; ../../../cores/zet/rtl/zet_exec.v                       ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_exec.v                                          ;         ;
; ../../../cores/zet/rtl/zet_div_uu.v                     ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_div_uu.v                                        ;         ;
; ../../../cores/zet/rtl/zet_div_su.v                     ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_div_su.v                                        ;         ;
; ../../../cores/zet/rtl/zet_decode.v                     ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_decode.v                                        ;         ;
; ../../../cores/zet/rtl/zet_core.v                       ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_core.v                                          ;         ;
; ../../../cores/zet/rtl/zet_conv.v                       ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_conv.v                                          ;         ;
; ../../../cores/zet/rtl/zet_bitlog.v                     ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_bitlog.v                                        ;         ;
; ../../../cores/zet/rtl/zet_arlog.v                      ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_arlog.v                                         ;         ;
; ../../../cores/zet/rtl/zet_alu.v                        ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_alu.v                                           ;         ;
; ../../../cores/zet/rtl/zet_addsub.v                     ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet_addsub.v                                        ;         ;
; ../../../cores/zet/rtl/zet.v                            ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/zet.v                                               ;         ;
; ../../../cores/zet/rtl/altera/zet_signmul17.v           ; yes             ; User Verilog HDL File                                 ; /home/merck/Projects/zet131/cores/zet/rtl/altera/zet_signmul17.v                              ;         ;
; /home/merck/Projects/zet131/cores/ps2/rtl/xt_codes.dat  ; yes             ; Auto-Found Unspecified File                           ; /home/merck/Projects/zet131/cores/ps2/rtl/xt_codes.dat                                        ;         ;
; /home/merck/Projects/zet131/cores/zet/rtl/defines.v     ; yes             ; Auto-Found Verilog HDL File                           ; /home/merck/Projects/zet131/cores/zet/rtl/defines.v                                           ;         ;
; /home/merck/Projects/zet131/cores/zet/rtl/rom_def.v     ; yes             ; Auto-Found Verilog HDL File                           ; /home/merck/Projects/zet131/cores/zet/rtl/rom_def.v                                           ;         ;
; /home/merck/Projects/zet131/cores/flash/bootrom.dat     ; yes             ; Auto-Found Unspecified File                           ; /home/merck/Projects/zet131/cores/flash/bootrom.dat                                           ;         ;
; /home/merck/Projects/zet131/cores/vga/rtl/char_rom.dat  ; yes             ; Auto-Found Unspecified File                           ; /home/merck/Projects/zet131/cores/vga/rtl/char_rom.dat                                        ;         ;
; /home/merck/Projects/zet131/cores/zet/rtl/micro_rom.dat ; yes             ; Auto-Found Unspecified File                           ; /home/merck/Projects/zet131/cores/zet/rtl/micro_rom.dat                                       ;         ;
; altpll.tdf                                              ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                            ;         ;
; aglobal131.inc                                          ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                        ;         ;
; stratix_pll.inc                                         ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                       ;         ;
; stratixii_pll.inc                                       ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                     ;         ;
; cycloneii_pll.inc                                       ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                     ;         ;
; altsyncram.tdf                                          ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                        ;         ;
; stratix_ram_block.inc                                   ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;         ;
; lpm_mux.inc                                             ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                           ;         ;
; lpm_decode.inc                                          ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                        ;         ;
; a_rdenreg.inc                                           ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                         ;         ;
; altrom.inc                                              ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/altrom.inc                            ;         ;
; altram.inc                                              ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/altram.inc                            ;         ;
; altdpram.inc                                            ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                          ;         ;
; db/altsyncram_dog1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/altsyncram_dog1.tdf                      ;         ;
; db/altsyncram_bog1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/altsyncram_bog1.tdf                      ;         ;
; db/altsyncram_nec1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/altsyncram_nec1.tdf                      ;         ;
; db/altsyncram_cc41.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/altsyncram_cc41.tdf                      ;         ;
; db/altsyncram_aql1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/altsyncram_aql1.tdf                      ;         ;
; db/altsyncram_prg1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/altsyncram_prg1.tdf                      ;         ;
; db/altsyncram_ic41.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/altsyncram_ic41.tdf                      ;         ;
; db/altsyncram_h8u1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/altsyncram_h8u1.tdf                      ;         ;
; db/altsyncram_pb71.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/altsyncram_pb71.tdf                      ;         ;
; db/kotku.ram0_vga_char_rom_b82f6c8b.hdl.mif             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/kotku.ram0_vga_char_rom_b82f6c8b.hdl.mif ;         ;
; altshift_taps.tdf                                       ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf                     ;         ;
; lpm_counter.inc                                         ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                       ;         ;
; lpm_compare.inc                                         ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                       ;         ;
; lpm_constant.inc                                        ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                      ;         ;
; db/shift_taps_65m.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/shift_taps_65m.tdf                       ;         ;
; db/altsyncram_1d81.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/altsyncram_1d81.tdf                      ;         ;
; db/cntr_lpf.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/cntr_lpf.tdf                             ;         ;
; db/cmpr_ifc.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/cmpr_ifc.tdf                             ;         ;
; lpm_mult.tdf                                            ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                          ;         ;
; lpm_add_sub.inc                                         ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                       ;         ;
; multcore.inc                                            ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/multcore.inc                          ;         ;
; bypassff.inc                                            ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                          ;         ;
; altshift.inc                                            ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/altshift.inc                          ;         ;
; db/mult_u4t.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/mult_u4t.tdf                             ;         ;
; lpm_divide.tdf                                          ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf                        ;         ;
; abs_divider.inc                                         ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc                       ;         ;
; sign_div_unsign.inc                                     ; yes             ; Megafunction                                          ; /home/merck/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc                   ;         ;
; db/lpm_divide_bjm.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/lpm_divide_bjm.tdf                       ;         ;
; db/sign_div_unsign_jnh.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/sign_div_unsign_jnh.tdf                  ;         ;
; db/alt_u_div_h9f.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/alt_u_div_h9f.tdf                        ;         ;
; db/add_sub_unc.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/add_sub_unc.tdf                          ;         ;
; db/add_sub_vnc.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; /home/merck/Projects/zet131/boards/altera-de0/syn/db/add_sub_vnc.tdf                          ;         ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                         ;
+---------------------------------------------+---------------------------------------+
; Resource                                    ; Usage                                 ;
+---------------------------------------------+---------------------------------------+
; Estimated Total logic elements              ; 11,341                                ;
;                                             ;                                       ;
; Total combinational functions               ; 9694                                  ;
; Logic element usage by number of LUT inputs ;                                       ;
;     -- 4 input functions                    ; 5570                                  ;
;     -- 3 input functions                    ; 2559                                  ;
;     -- <=2 input functions                  ; 1565                                  ;
;                                             ;                                       ;
; Logic elements by mode                      ;                                       ;
;     -- normal mode                          ; 8324                                  ;
;     -- arithmetic mode                      ; 1370                                  ;
;                                             ;                                       ;
; Total registers                             ; 3677                                  ;
;     -- Dedicated logic registers            ; 3677                                  ;
;     -- I/O registers                        ; 0                                     ;
;                                             ;                                       ;
; I/O pins                                    ; 150                                   ;
; Total memory bits                           ; 54835                                 ;
; Embedded Multiplier 9-bit elements          ; 2                                     ;
; Total PLLs                                  ; 1                                     ;
;     -- PLLs                                 ; 1                                     ;
;                                             ;                                       ;
; Maximum fan-out node                        ; pll:pll|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 3791                                  ;
; Total fan-out                               ; 45061                                 ;
; Average fan-out                             ; 3.26                                  ;
+---------------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                    ; Library Name ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |kotku                                                      ; 9694 (66)         ; 3677 (18)    ; 54835       ; 2            ; 0       ; 1         ; 150  ; 0            ; |kotku                                                                                                                                                                                                 ; work         ;
;    |bootrom:bootrom|                                        ; 154 (154)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|bootrom:bootrom                                                                                                                                                                                 ; work         ;
;    |clk_gen:timerclk|                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|clk_gen:timerclk                                                                                                                                                                                ; work         ;
;    |csrbrg:csrbrg|                                          ; 5 (5)             ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|csrbrg:csrbrg                                                                                                                                                                                   ; work         ;
;    |flash16:flash16|                                        ; 13 (13)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|flash16:flash16                                                                                                                                                                                 ; work         ;
;    |fmlarb:fmlarb|                                          ; 64 (64)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlarb:fmlarb                                                                                                                                                                                   ; work         ;
;    |fmlbrg:fmlbrg|                                          ; 86 (86)           ; 57 (57)      ; 8960        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlbrg:fmlbrg                                                                                                                                                                                   ; work         ;
;       |fmlbrg_datamem:datamem|                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlbrg:fmlbrg|fmlbrg_datamem:datamem                                                                                                                                                            ; work         ;
;          |altsyncram:ram0_rtl_0|                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0                                                                                                                                      ; work         ;
;             |altsyncram_ic41:auto_generated|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_ic41:auto_generated                                                                                                       ; work         ;
;          |altsyncram:ram1_rtl_0|                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0                                                                                                                                      ; work         ;
;             |altsyncram_ic41:auto_generated|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_ic41:auto_generated                                                                                                       ; work         ;
;       |fmlbrg_tagmem:tagmem|                                ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem                                                                                                                                                              ; work         ;
;          |altsyncram:tags_rtl_0|                            ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_0                                                                                                                                        ; work         ;
;             |altsyncram_cc41:auto_generated|                ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_0|altsyncram_cc41:auto_generated                                                                                                         ; work         ;
;    |hex_display:hex16|                                      ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hex_display:hex16                                                                                                                                                                               ; work         ;
;       |seg_7:hex_group0|                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hex_display:hex16|seg_7:hex_group0                                                                                                                                                              ; work         ;
;       |seg_7:hex_group1|                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hex_display:hex16|seg_7:hex_group1                                                                                                                                                              ; work         ;
;       |seg_7:hex_group2|                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hex_display:hex16|seg_7:hex_group2                                                                                                                                                              ; work         ;
;       |seg_7:hex_group3|                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hex_display:hex16|seg_7:hex_group3                                                                                                                                                              ; work         ;
;    |hpdmc:hpdmc|                                            ; 324 (2)           ; 206 (19)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc                                                                                                                                                                                     ; work         ;
;       |hpdmc_busif:busif|                                   ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc|hpdmc_busif:busif                                                                                                                                                                   ; work         ;
;       |hpdmc_ctlif:ctlif|                                   ; 59 (59)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif                                                                                                                                                                   ; work         ;
;       |hpdmc_datactl:datactl|                               ; 90 (38)           ; 39 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl                                                                                                                                                               ; work         ;
;          |hpdmc_banktimer:banktimer0|                       ; 15 (15)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0                                                                                                                                    ; work         ;
;          |hpdmc_banktimer:banktimer1|                       ; 12 (12)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1                                                                                                                                    ; work         ;
;          |hpdmc_banktimer:banktimer2|                       ; 12 (12)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2                                                                                                                                    ; work         ;
;          |hpdmc_banktimer:banktimer3|                       ; 13 (13)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3                                                                                                                                    ; work         ;
;       |hpdmc_mgmt:mgmt|                                     ; 170 (170)         ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt                                                                                                                                                                     ; work         ;
;       |hpdmc_sdrio:sdrio|                                   ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc|hpdmc_sdrio:sdrio                                                                                                                                                                   ; work         ;
;    |pll:pll|                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|pll:pll                                                                                                                                                                                         ; work         ;
;       |altpll:altpll_component|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|pll:pll|altpll:altpll_component                                                                                                                                                                 ; work         ;
;    |ps2:ps2|                                                ; 438 (65)          ; 182 (14)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|ps2:ps2                                                                                                                                                                                         ; work         ;
;       |ps2_keyb:keyb|                                       ; 167 (89)          ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|ps2:ps2|ps2_keyb:keyb                                                                                                                                                                           ; work         ;
;          |ps2_keyb_xtcodes:keyb_xtcodes|                    ; 78 (78)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|ps2:ps2|ps2_keyb:keyb|ps2_keyb_xtcodes:keyb_xtcodes                                                                                                                                             ; work         ;
;       |ps2_mouse_nofifo:mouse_nofifo|                       ; 206 (0)           ; 115 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo                                                                                                                                                           ; work         ;
;          |ps2_mouse:mouse|                                  ; 206 (35)          ; 115 (16)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse                                                                                                                                           ; work         ;
;             |ps2_mouse_cmdout:mouse_cmdout|                 ; 141 (141)         ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout                                                                                                             ; work         ;
;             |ps2_mouse_datain:mouse_datain|                 ; 30 (30)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain                                                                                                             ; work         ;
;    |sdspi:sdspi|                                            ; 35 (35)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|sdspi:sdspi                                                                                                                                                                                     ; work         ;
;    |serial:com1|                                            ; 496 (88)          ; 87 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|serial:com1                                                                                                                                                                                     ; work         ;
;       |lpm_divide:Div0|                                     ; 392 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|serial:com1|lpm_divide:Div0                                                                                                                                                                     ; work         ;
;          |lpm_divide_bjm:auto_generated|                    ; 392 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|serial:com1|lpm_divide:Div0|lpm_divide_bjm:auto_generated                                                                                                                                       ; work         ;
;             |sign_div_unsign_jnh:divider|                   ; 392 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|serial:com1|lpm_divide:Div0|lpm_divide_bjm:auto_generated|sign_div_unsign_jnh:divider                                                                                                           ; work         ;
;                |alt_u_div_h9f:divider|                      ; 392 (392)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|serial:com1|lpm_divide:Div0|lpm_divide_bjm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_h9f:divider                                                                                     ; work         ;
;       |serial_atx:atx|                                      ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|serial:com1|serial_atx:atx                                                                                                                                                                      ; work         ;
;    |simple_pic:pic0|                                        ; 18 (18)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|simple_pic:pic0                                                                                                                                                                                 ; work         ;
;    |sound:sound|                                            ; 68 (50)           ; 81 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|sound:sound                                                                                                                                                                                     ; work         ;
;       |sound_dac8:left|                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|sound:sound|sound_dac8:left                                                                                                                                                                     ; work         ;
;       |sound_dac8:right|                                    ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|sound:sound|sound_dac8:right                                                                                                                                                                    ; work         ;
;    |speaker:speaker|                                        ; 2 (2)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|speaker:speaker                                                                                                                                                                                 ; work         ;
;    |sw_leds:sw_leds|                                        ; 18 (18)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|sw_leds:sw_leds                                                                                                                                                                                 ; work         ;
;    |timer:timer|                                            ; 372 (24)          ; 222 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|timer:timer                                                                                                                                                                                     ; work         ;
;       |timer_counter:cnt0|                                  ; 115 (115)         ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|timer:timer|timer_counter:cnt0                                                                                                                                                                  ; work         ;
;       |timer_counter:cnt1|                                  ; 115 (115)         ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|timer:timer|timer_counter:cnt1                                                                                                                                                                  ; work         ;
;       |timer_counter:cnt2|                                  ; 118 (118)         ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|timer:timer|timer_counter:cnt2                                                                                                                                                                  ; work         ;
;    |vga_fml:vga|                                            ; 1970 (156)        ; 921 (0)      ; 45824       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga                                                                                                                                                                                     ; work         ;
;       |fmlbrg:vgafmlbrg|                                    ; 260 (244)         ; 100 (69)     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg                                                                                                                                                                    ; work         ;
;          |fmlbrg_datamem:datamem|                           ; 0 (0)             ; 1 (1)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem                                                                                                                                             ; work         ;
;             |altsyncram:ram0_rtl_0|                         ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0                                                                                                                       ; work         ;
;                |altsyncram_aql1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_aql1:auto_generated                                                                                        ; work         ;
;             |altsyncram:ram1_rtl_0|                         ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0                                                                                                                       ; work         ;
;                |altsyncram_aql1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_aql1:auto_generated                                                                                        ; work         ;
;          |fmlbrg_tagmem:tagmem|                             ; 16 (16)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem                                                                                                                                               ; work         ;
;       |vga_config_iface:config_iface|                       ; 146 (146)         ; 215 (215)    ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_config_iface:config_iface                                                                                                                                                       ; work         ;
;          |altsyncram:CRTC[0][7]__2|                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2                                                                                                                              ; work         ;
;             |altsyncram_bog1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2|altsyncram_bog1:auto_generated                                                                                               ; work         ;
;          |altsyncram:graphics_ctrl[0][7]__1|                ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1                                                                                                                     ; work         ;
;             |altsyncram_dog1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_dog1:auto_generated                                                                                      ; work         ;
;       |vga_cpu_mem_iface:cpu_mem_iface|                     ; 658 (23)          ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface                                                                                                                                                     ; work         ;
;          |vga_c4_iface:c4_iface|                            ; 5 (5)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface                                                                                                                               ; work         ;
;          |vga_read_iface:read_iface|                        ; 144 (144)         ; 68 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface                                                                                                                           ; work         ;
;          |vga_write_iface:write_iface|                      ; 486 (486)         ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface                                                                                                                         ; work         ;
;       |vga_lcd_fml:lcd|                                     ; 750 (78)          ; 526 (42)     ; 45184       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd                                                                                                                                                                     ; work         ;
;          |vga_crtc_fml:crtc|                                ; 95 (95)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc                                                                                                                                                   ; work         ;
;          |vga_fifo:data_fifo|                               ; 51 (51)           ; 30 (30)      ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo                                                                                                                                                  ; work         ;
;             |altsyncram:mem_rtl_0|                          ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0                                                                                                                             ; work         ;
;                |altsyncram_nec1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_nec1:auto_generated                                                                                              ; work         ;
;          |vga_pal_dac_fml:pal_dac|                          ; 44 (35)           ; 29 (25)      ; 6272        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac                                                                                                                                             ; work         ;
;             |vga_dac_regs_fml:dac_regs|                     ; 9 (9)             ; 4 (4)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs                                                                                                                   ; work         ;
;                |altsyncram:blue_dac_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_0                                                                                         ; work         ;
;                   |altsyncram_prg1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_0|altsyncram_prg1:auto_generated                                                          ; work         ;
;                |altsyncram:blue_dac_rtl_1|                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_1                                                                                         ; work         ;
;                   |altsyncram_prg1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_1|altsyncram_prg1:auto_generated                                                          ; work         ;
;                |altsyncram:green_dac_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_0                                                                                        ; work         ;
;                   |altsyncram_prg1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_0|altsyncram_prg1:auto_generated                                                         ; work         ;
;                |altsyncram:green_dac_rtl_1|                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_1                                                                                        ; work         ;
;                   |altsyncram_prg1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_1|altsyncram_prg1:auto_generated                                                         ; work         ;
;                |altsyncram:red_dac_rtl_0|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_0                                                                                          ; work         ;
;                   |altsyncram_prg1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_0|altsyncram_prg1:auto_generated                                                           ; work         ;
;                |altsyncram:red_dac_rtl_1|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_1                                                                                          ; work         ;
;                   |altsyncram_prg1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_1|altsyncram_prg1:auto_generated                                                           ; work         ;
;             |vga_palette_regs_fml:palette_regs|             ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs                                                                                                           ; work         ;
;                |altsyncram:palette_rtl_0|                   ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_0                                                                                  ; work         ;
;                   |altsyncram_h8u1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_0|altsyncram_h8u1:auto_generated                                                   ; work         ;
;          |vga_sequencer_fml:sequencer|                      ; 482 (48)          ; 401 (2)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer                                                                                                                                         ; work         ;
;             |vga_linear_fml:linear|                         ; 99 (99)           ; 119 (119)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear                                                                                                                   ; work         ;
;             |vga_planar_fml:planar|                         ; 216 (216)         ; 185 (185)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar                                                                                                                   ; work         ;
;             |vga_text_mode_fml:text_mode|                   ; 119 (119)         ; 95 (95)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode                                                                                                             ; work         ;
;                |vga_char_rom:char_rom|                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom                                                                                       ; work         ;
;                   |altsyncram:rom_rtl_0|                    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_0                                                                  ; work         ;
;                      |altsyncram_pb71:auto_generated|       ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_0|altsyncram_pb71:auto_generated                                   ; work         ;
;    |wb_abrg:vga_brg|                                        ; 36 (36)           ; 107 (107)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|wb_abrg:vga_brg                                                                                                                                                                                 ; work         ;
;    |wb_abrgr:sd_brg|                                        ; 12 (12)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|wb_abrgr:sd_brg                                                                                                                                                                                 ; work         ;
;    |wb_abrgr:wb_csrbrg|                                     ; 12 (12)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|wb_abrgr:wb_csrbrg                                                                                                                                                                              ; work         ;
;    |wb_abrgr:wb_fmlbrg|                                     ; 12 (12)           ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|wb_abrgr:wb_fmlbrg                                                                                                                                                                              ; work         ;
;    |wb_switch:wbs|                                          ; 219 (219)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|wb_switch:wbs                                                                                                                                                                                   ; work         ;
;    |zet:zet|                                                ; 5225 (0)          ; 1447 (0)     ; 51          ; 2            ; 0       ; 1         ; 0    ; 0            ; |kotku|zet:zet                                                                                                                                                                                         ; work         ;
;       |zet_core:core|                                       ; 5125 (54)         ; 1370 (5)     ; 51          ; 2            ; 0       ; 1         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core                                                                                                                                                                           ; work         ;
;          |zet_decode:decode|                                ; 445 (193)         ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_decode:decode                                                                                                                                                         ; work         ;
;             |zet_opcode_deco:opcode_deco|                   ; 252 (248)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_decode:decode|zet_opcode_deco:opcode_deco                                                                                                                             ; work         ;
;                |zet_memory_regs:memory_regs|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_decode:decode|zet_opcode_deco:opcode_deco|zet_memory_regs:memory_regs                                                                                                 ; work         ;
;          |zet_exec:exec|                                    ; 3014 (220)        ; 1285 (0)     ; 51          ; 2            ; 0       ; 1         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec                                                                                                                                                             ; work         ;
;             |zet_alu:alu|                                   ; 2190 (12)         ; 1020 (0)     ; 51          ; 2            ; 0       ; 1         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu                                                                                                                                                 ; work         ;
;                |zet_addsub:addsub|                          ; 55 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_addsub:addsub                                                                                                                               ; work         ;
;                   |zet_fulladd16:fulladd16|                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_addsub:addsub|zet_fulladd16:fulladd16                                                                                                       ; work         ;
;                |zet_arlog:arlog|                            ; 68 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_arlog:arlog                                                                                                                                 ; work         ;
;                   |zet_fulladd16:fulladd16|                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_arlog:arlog|zet_fulladd16:fulladd16                                                                                                         ; work         ;
;                |zet_conv:conv|                              ; 82 (53)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_conv:conv                                                                                                                                   ; work         ;
;                   |zet_mux8_16:mux8_16|                     ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_conv:conv|zet_mux8_16:mux8_16                                                                                                               ; work         ;
;                |zet_muldiv:muldiv|                          ; 1046 (182)        ; 1020 (0)     ; 51          ; 2            ; 0       ; 1         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv                                                                                                                               ; work         ;
;                   |zet_div_su:div_su|                       ; 864 (88)          ; 988 (85)     ; 51          ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su                                                                                                             ; work         ;
;                      |zet_div_uu:divider|                   ; 776 (764)         ; 903 (898)    ; 51          ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider                                                                                          ; work         ;
;                         |altshift_taps:ovf_pipe_rtl_0|      ; 12 (0)            ; 5 (0)        ; 51          ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0                                                             ; work         ;
;                            |shift_taps_65m:auto_generated|  ; 12 (0)            ; 5 (0)        ; 51          ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_65m:auto_generated                               ; work         ;
;                               |altsyncram_1d81:altsyncram2| ; 0 (0)             ; 0 (0)        ; 51          ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_65m:auto_generated|altsyncram_1d81:altsyncram2   ; work         ;
;                               |cntr_lpf:cntr1|              ; 12 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_65m:auto_generated|cntr_lpf:cntr1                ; work         ;
;                                  |cmpr_ifc:cmpr4|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_65m:auto_generated|cntr_lpf:cntr1|cmpr_ifc:cmpr4 ; work         ;
;                   |zet_signmul17:signmul17|                 ; 0 (0)             ; 32 (32)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17                                                                                                       ; work         ;
;                      |lpm_mult:Mult0|                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|lpm_mult:Mult0                                                                                        ; work         ;
;                         |mult_u4t:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|lpm_mult:Mult0|mult_u4t:auto_generated                                                                ; work         ;
;                |zet_mux8_16:m0|                             ; 165 (165)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m0                                                                                                                                  ; work         ;
;                |zet_mux8_16:m1|                             ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m1                                                                                                                                  ; work         ;
;                |zet_mux8_1:a1|                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_1:a1                                                                                                                                   ; work         ;
;                |zet_mux8_1:a2|                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_1:a2                                                                                                                                   ; work         ;
;                |zet_othop:othop|                            ; 162 (97)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_othop:othop                                                                                                                                 ; work         ;
;                   |zet_mux8_16:mux8_16|                     ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_othop:othop|zet_mux8_16:mux8_16                                                                                                             ; work         ;
;                |zet_shrot:shrot|                            ; 560 (346)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot                                                                                                                                 ; work         ;
;                   |zet_rxr16:rxr16|                         ; 155 (155)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|zet_rxr16:rxr16                                                                                                                 ; work         ;
;                   |zet_rxr8:rxr8|                           ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|zet_rxr8:rxr8                                                                                                                   ; work         ;
;             |zet_jmp_cond:jmp_cond|                         ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_jmp_cond:jmp_cond                                                                                                                                       ; work         ;
;             |zet_regfile:regfile|                           ; 593 (593)         ; 265 (265)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile                                                                                                                                         ; work         ;
;          |zet_fetch:fetch|                                  ; 132 (104)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_fetch:fetch                                                                                                                                                           ; work         ;
;             |zet_next_or_not:next_or_not|                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_fetch:fetch|zet_next_or_not:next_or_not                                                                                                                               ; work         ;
;             |zet_nstate:nstate|                             ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_fetch:fetch|zet_nstate:nstate                                                                                                                                         ; work         ;
;          |zet_micro_data:micro_data|                        ; 1480 (75)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_micro_data:micro_data                                                                                                                                                 ; work         ;
;             |zet_micro_rom:micro_rom|                       ; 1405 (1405)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_micro_data:micro_data|zet_micro_rom:micro_rom                                                                                                                         ; work         ;
;       |zet_wb_master:wb_master|                             ; 100 (100)         ; 77 (77)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_wb_master:wb_master                                                                                                                                                                 ; work         ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+
; Name                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+
; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_ic41:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                        ;
; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_ic41:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                        ;
; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_0|altsyncram_cc41:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Single Port      ; 64           ; 12           ; --           ; --           ; 768   ; None                                        ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_aql1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; True Dual Port   ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                        ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_aql1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; True Dual Port   ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                        ;
; vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2|altsyncram_bog1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256   ; None                                        ;
; vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_dog1:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_nec1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 512          ; 12           ; 512          ; 12           ; 6144  ; None                                        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_0|altsyncram_prg1:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 256          ; 4            ; 256          ; 4            ; 1024  ; None                                        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_1|altsyncram_prg1:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 256          ; 4            ; 256          ; 4            ; 1024  ; None                                        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_0|altsyncram_prg1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 256          ; 4            ; 256          ; 4            ; 1024  ; None                                        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_1|altsyncram_prg1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 256          ; 4            ; 256          ; 4            ; 1024  ; None                                        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_0|altsyncram_prg1:auto_generated|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 256          ; 4            ; 256          ; 4            ; 1024  ; None                                        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_1|altsyncram_prg1:auto_generated|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 256          ; 4            ; 256          ; 4            ; 1024  ; None                                        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_0|altsyncram_h8u1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; True Dual Port   ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_0|altsyncram_pb71:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768 ; db/kotku.ram0_vga_char_rom_b82f6c8b.hdl.mif ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_65m:auto_generated|altsyncram_1d81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 17           ; 3            ; 17           ; 3            ; 51    ; None                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------+---------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File                                         ;
+--------+--------------+---------+--------------+--------------+-----------------+---------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |kotku|pll:pll  ; /home/merck/Projects/zet131/boards/altera-de0/rtl/pll.v ;
+--------+--------------+---------+--------------+--------------+-----------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |kotku|zet:zet|zet_wb_master:wb_master|cs   ;
+------------+------------+------------+------------+---------+
; Name       ; cs.bloc_lo ; cs.stb2_hi ; cs.stb1_hi ; cs.IDLE ;
+------------+------------+------------+------------+---------+
; cs.IDLE    ; 0          ; 0          ; 0          ; 0       ;
; cs.stb1_hi ; 0          ; 0          ; 1          ; 1       ;
; cs.stb2_hi ; 0          ; 1          ; 0          ; 1       ;
; cs.bloc_lo ; 1          ; 0          ; 0          ; 1       ;
+------------+------------+------------+------------+---------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |kotku|timer:timer|timer_counter:cnt2|outmux ;
+-------------+-------------+-------------+--------------------+
; Name        ; outmux.DATL ; outmux.STAT ; outmux.DATH        ;
+-------------+-------------+-------------+--------------------+
; outmux.DATL ; 0           ; 0           ; 0                  ;
; outmux.DATH ; 1           ; 0           ; 1                  ;
; outmux.STAT ; 1           ; 1           ; 0                  ;
+-------------+-------------+-------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |kotku|timer:timer|timer_counter:cnt1|outmux ;
+-------------+-------------+-------------+--------------------+
; Name        ; outmux.DATL ; outmux.STAT ; outmux.DATH        ;
+-------------+-------------+-------------+--------------------+
; outmux.DATL ; 0           ; 0           ; 0                  ;
; outmux.DATH ; 1           ; 0           ; 1                  ;
; outmux.STAT ; 1           ; 1           ; 0                  ;
+-------------+-------------+-------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |kotku|timer:timer|timer_counter:cnt0|outmux ;
+-------------+-------------+-------------+--------------------+
; Name        ; outmux.DATL ; outmux.STAT ; outmux.DATH        ;
+-------------+-------------+-------------+--------------------+
; outmux.DATL ; 0           ; 0           ; 0                  ;
; outmux.DATH ; 1           ; 0           ; 1                  ;
; outmux.STAT ; 1           ; 1           ; 0                  ;
+-------------+-------------+-------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kotku|ps2:ps2|ps2_keyb:keyb|m1_state                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------+-----------------------------------+------------------------------------+----------------------------+---------------------------------+---------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+----------------------------+---------------------------+----------------------+----------------------+
; Name                                 ; m1_state.m1_rx_rising_edge_marker ; m1_state.m1_rx_falling_edge_marker ; m1_state.m1_tx_reset_timer ; m1_state.m1_tx_first_wait_clk_l ; m1_state.m1_tx_first_wait_clk_h ; m1_state.m1_tx_rising_edge_marker ; m1_state.m1_tx_error_no_keyboard_ack ; m1_state.m1_tx_done_recovery ; m1_state.m1_tx_wait_keyboard_ack ; m1_state.m1_tx_clk_l ; m1_state.m1_tx_clk_h ; m1_state.m1_tx_force_clk_l ; m1_state.m1_tx_wait_clk_h ; m1_state.m1_rx_clk_l ; m1_state.m1_rx_clk_h ;
+--------------------------------------+-----------------------------------+------------------------------------+----------------------------+---------------------------------+---------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+----------------------------+---------------------------+----------------------+----------------------+
; m1_state.m1_rx_clk_h                 ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 0                    ;
; m1_state.m1_rx_clk_l                 ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 1                    ; 1                    ;
; m1_state.m1_tx_wait_clk_h            ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 1                         ; 0                    ; 1                    ;
; m1_state.m1_tx_force_clk_l           ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 1                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_clk_h                 ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 1                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_clk_l                 ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 1                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_wait_keyboard_ack     ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 1                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_done_recovery         ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 1                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_error_no_keyboard_ack ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 1                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_rising_edge_marker    ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 1                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_first_wait_clk_h      ; 0                                 ; 0                                  ; 0                          ; 0                               ; 1                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_first_wait_clk_l      ; 0                                 ; 0                                  ; 0                          ; 1                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_reset_timer           ; 0                                 ; 0                                  ; 1                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_rx_falling_edge_marker   ; 0                                 ; 1                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_rx_rising_edge_marker    ; 1                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
+--------------------------------------+-----------------------------------+------------------------------------+----------------------------+---------------------------------+---------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+----------------------------+---------------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver                                                                                                                                                               ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver                                                                                                              ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|state                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------+------------------+-----------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+----------------+----------------+------------+
; Name                  ; state.INVALIDATE ; state.TEST_INVALIDATE ; state.REFILL8 ; state.REFILL7 ; state.REFILL6 ; state.REFILL5 ; state.REFILL4 ; state.REFILL3 ; state.REFILL2 ; state.REFILL1 ; state.REFILL_WAIT ; state.REFILL ; state.EVICT8 ; state.EVICT7 ; state.EVICT6 ; state.EVICT5 ; state.EVICT4 ; state.EVICT3 ; state.EVICT2 ; state.EVICT ; state.WB_BURST ; state.TEST_HIT ; state.IDLE ;
+-----------------------+------------------+-----------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+----------------+----------------+------------+
; state.IDLE            ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 0          ;
; state.TEST_HIT        ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 1              ; 1          ;
; state.WB_BURST        ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 1              ; 0              ; 1          ;
; state.EVICT           ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1           ; 0              ; 0              ; 1          ;
; state.EVICT2          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT3          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT4          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT5          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT6          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT7          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT8          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL_WAIT     ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL1         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL2         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL3         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL4         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL5         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL6         ; 0                ; 0                     ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL7         ; 0                ; 0                     ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL8         ; 0                ; 0                     ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.TEST_INVALIDATE ; 0                ; 1                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.INVALIDATE      ; 1                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
+-----------------------+------------------+-----------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+----------------+----------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kotku|vga_fml:vga|vga_lcd_fml:lcd|state                                                                                                                                                                                                                                   ;
+----------------+------------+------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+-------------+------------+
; Name           ; state.FML8 ; state.FML7 ; state.FML6 ; state.FML5 ; state.FML4 ; state.FML3 ; state.FML2 ; state.FML1 ; state.CACHE8 ; state.CACHE7 ; state.CACHE6 ; state.CACHE5 ; state.CACHE4 ; state.CACHE3 ; state.CACHE2 ; state.CACHE1 ; state.TRYCACHE ; state.DELAY ; state.IDLE ;
+----------------+------------+------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+-------------+------------+
; state.IDLE     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 0          ;
; state.DELAY    ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 1           ; 1          ;
; state.TRYCACHE ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1              ; 0           ; 1          ;
; state.CACHE1   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0              ; 0           ; 1          ;
; state.CACHE2   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0              ; 0           ; 1          ;
; state.CACHE3   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.CACHE4   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.CACHE5   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.CACHE6   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.CACHE7   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.CACHE8   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.FML1     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.FML2     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.FML3     ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.FML4     ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.FML5     ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.FML6     ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.FML7     ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.FML8     ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
+----------------+------------+------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+-------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|state                                                                                          ;
+------------------------+------------------------+-------------------+--------------------+-------------+------------+----------------+------------+
; Name                   ; state.AUTOREFRESH_WAIT ; state.AUTOREFRESH ; state.PRECHARGEALL ; state.WRITE ; state.READ ; state.ACTIVATE ; state.IDLE ;
+------------------------+------------------------+-------------------+--------------------+-------------+------------+----------------+------------+
; state.IDLE             ; 0                      ; 0                 ; 0                  ; 0           ; 0          ; 0              ; 0          ;
; state.ACTIVATE         ; 0                      ; 0                 ; 0                  ; 0           ; 0          ; 1              ; 1          ;
; state.READ             ; 0                      ; 0                 ; 0                  ; 0           ; 1          ; 0              ; 1          ;
; state.WRITE            ; 0                      ; 0                 ; 0                  ; 1           ; 0          ; 0              ; 1          ;
; state.PRECHARGEALL     ; 0                      ; 0                 ; 1                  ; 0           ; 0          ; 0              ; 1          ;
; state.AUTOREFRESH      ; 0                      ; 1                 ; 0                  ; 0           ; 0          ; 0              ; 1          ;
; state.AUTOREFRESH_WAIT ; 1                      ; 0                 ; 0                  ; 0           ; 0          ; 0              ; 1          ;
+------------------------+------------------------+-------------------+--------------------+-------------+------------+----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |kotku|fmlarb:fmlarb|wmaster                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; wmaster.101 ; wmaster.100 ; wmaster.011 ; wmaster.010 ; wmaster.001 ; wmaster.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; wmaster.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; wmaster.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; wmaster.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; wmaster.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; wmaster.100 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; wmaster.101 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |kotku|fmlarb:fmlarb|master                                              ;
+------------+------------+------------+------------+------------+------------+------------+
; Name       ; master.101 ; master.100 ; master.011 ; master.010 ; master.001 ; master.000 ;
+------------+------------+------------+------------+------------+------------+------------+
; master.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; master.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; master.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; master.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; master.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; master.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |kotku|csrbrg:csrbrg|state                                   ;
+-----------------+-----------+-----------------+-----------------+------------+
; Name            ; state.ACK ; state.DELAYACK2 ; state.DELAYACK1 ; state.IDLE ;
+-----------------+-----------+-----------------+-----------------+------------+
; state.IDLE      ; 0         ; 0               ; 0               ; 0          ;
; state.DELAYACK1 ; 0         ; 0               ; 1               ; 1          ;
; state.DELAYACK2 ; 0         ; 1               ; 0               ; 1          ;
; state.ACK       ; 1         ; 0               ; 0               ; 1          ;
+-----------------+-----------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kotku|fmlbrg:fmlbrg|state                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------+------------------+-----------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+----------------+----------------+------------+
; Name                  ; state.INVALIDATE ; state.TEST_INVALIDATE ; state.REFILL8 ; state.REFILL7 ; state.REFILL6 ; state.REFILL5 ; state.REFILL4 ; state.REFILL3 ; state.REFILL2 ; state.REFILL1 ; state.REFILL_WAIT ; state.REFILL ; state.EVICT8 ; state.EVICT7 ; state.EVICT6 ; state.EVICT5 ; state.EVICT4 ; state.EVICT3 ; state.EVICT2 ; state.EVICT ; state.WB_BURST ; state.TEST_HIT ; state.IDLE ;
+-----------------------+------------------+-----------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+----------------+----------------+------------+
; state.IDLE            ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 0          ;
; state.TEST_HIT        ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 1              ; 1          ;
; state.WB_BURST        ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 1              ; 0              ; 1          ;
; state.EVICT           ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1           ; 0              ; 0              ; 1          ;
; state.EVICT2          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT3          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT4          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT5          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT6          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT7          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT8          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL_WAIT     ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL1         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL2         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL3         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL4         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL5         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL6         ; 0                ; 0                     ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL7         ; 0                ; 0                     ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL8         ; 0                ; 0                     ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.TEST_INVALIDATE ; 0                ; 1                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.INVALIDATE      ; 1                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
+-----------------------+------------------+-----------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+----------------+----------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                         ; Reason for Removal                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][0]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][1]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][2]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][3]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][4]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][5]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][6]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][7]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][8]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][9]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][10]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][11]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][12]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][13]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][14]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][15]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][16]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][34]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][0]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][1]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][2]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][3]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][4]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][5]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][6]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][7]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][8]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][9]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][10]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][11]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][12]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][13]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][14]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][15]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][16]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][34]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][0]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][1]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][2]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][3]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][4]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][5]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][6]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][7]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][8]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][9]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][10]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][11]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][12]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][13]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][14]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][15]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][16]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][34]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][0]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][1]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][2]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][3]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][4]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][5]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][6]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][7]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][8]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][9]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][10]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][11]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][12]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][13]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][14]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][15]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][16]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][34]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][0]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][1]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][2]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][3]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][4]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][5]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][6]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][7]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][8]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][9]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][10]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][11]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][12]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][13]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][14]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][15]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][16]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][34]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][0]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][1]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][2]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][3]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][4]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][5]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][6]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][7]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][8]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][9]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][10]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][11]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][12]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][13]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][14]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][15]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][16]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][34]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][0]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][1]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][2]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][3]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][4]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][5]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][6]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][7]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][8]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][9]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][10]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][11]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][12]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][13]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][14]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][15]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][16]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][34]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][0]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][1]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][2]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][3]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][4]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][5]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][6]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][7]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][8]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][9]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][10]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][11]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][12]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][13]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][14]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][15]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][16]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][34]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][0]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][1]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][2]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][3]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][4]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][5]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][6]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][7]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][8]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][9]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][10]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][11]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][12]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][13]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][14]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][15]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][16]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][34]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][0]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][1]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][2]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][3]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][4]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][5]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][6]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][7]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][8]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][9]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][10] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][11] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][12] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][13] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][14] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][15] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][16] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][34] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][0]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][1]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][2]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][3]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][4]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][5]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][6]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][7]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][8]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][9]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][10] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][11] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][12] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][13] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][14] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][15] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][16] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][34] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][0]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][1]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][2]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][3]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][4]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][5]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][6]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][7]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][8]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][9]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][10] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][11] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][12] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][13] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][14] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][15] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][16] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][34] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][0]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][1]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][2]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][3]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][4]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][5]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][6]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][7]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][8]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][9]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][10] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][11] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][12] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][13] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][14] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][15] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][16] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][34] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][0]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][1]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][2]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][3]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][4]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][5]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][6]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][7]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][8]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][9]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][10] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][11] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][12] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][13] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][14] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][15] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][16] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][34] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][0]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][1]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][2]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][3]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][4]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][5]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][6]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][7]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][8]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][9]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][10] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][11] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][12] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][13] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][14] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][15] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][16] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][34] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][0]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][1]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][2]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][3]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][4]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][5]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][6]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][7]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][8]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][9]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][10] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][11] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][12] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][13] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][14] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][15] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][16] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][34] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][0]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][1]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][2]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][3]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][4]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][5]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][6]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][7]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][8]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][9]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][10] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][11] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][12] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][13] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][14] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][15] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][16] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][34] ; Stuck at GND due to stuck port data_in                                                                        ;
; wb_abrgr:sd_brg|wbm_dat_i_r[8..15]                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; timer:timer|timer_counter:cnt2|bFn                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; timer:timer|timer_counter:cnt1|bFn                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; timer:timer|timer_counter:cnt0|bFn                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; serial:com1|serial_arx:arx|rxd_sync_inv[0]                                                                            ; Stuck at GND due to stuck port clock_enable                                                                   ;
; serial:com1|serial_arx:arx|rxd_bit_inv                                                                                ; Stuck at GND due to stuck port clock_enable                                                                   ;
; serial:com1|serial_arx:arx|state[0]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                   ;
; serial:com1|serial_arx:arx|rxd_data[0]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                   ;
; serial:com1|serial_arx:arx|rxd_data_ready                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; serial:com1|serial_arx:arx|rxd_data[1..7]                                                                             ; Stuck at GND due to stuck port clock_enable                                                                   ;
; serial:com1|serial_arx:arx|state[1..3]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                   ;
; serial:com1|serial_arx:arx|rxd_cnt_inv[0,1]                                                                           ; Stuck at GND due to stuck port clock_enable                                                                   ;
; serial:com1|serial_arx:arx|rxd_sync_inv[1]                                                                            ; Lost fanout                                                                                                   ;
; vga_fml:vga|fmlbrg:vgafmlbrg|tag_r[13,14]                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|a2_r[0..8]                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|a2_r[0..5]                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; wb_abrgr:sd_brg|wbs_dat_o_r[8..15]                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; wb_abrgr:sd_brg|wbs_dat_o[8..15]                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; serial:com1|serial_arx:arx|bit_spacing[0..3]                                                                          ; Lost fanout                                                                                                   ;
; serial:com1|DR                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s[16]          ; Lost fanout                                                                                                   ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][33] ; Lost fanout                                                                                                   ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][33] ; Lost fanout                                                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[0]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[0]                                                                    ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[0]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[0]                                                                    ;
; wb_abrg:vga_brg|wbm_dat_o_r[0]                                                                                        ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[0]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_sel_o_r[0]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_sel_o_r[0]                                                                    ;
; wb_abrg:vga_brg|wbm_sel_o_r[0]                                                                                        ; Merged with wb_abrgr:sd_brg|wbm_sel_o_r[0]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbs_we_i_r                                                                                         ; Merged with wb_abrgr:sd_brg|wbs_we_i_r                                                                        ;
; wb_abrgr:wb_csrbrg|wbs_we_i_r                                                                                         ; Merged with wb_abrgr:sd_brg|wbs_we_i_r                                                                        ;
; wb_abrgr:wb_fmlbrg|wbm_we_o_r                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_we_o_r                                                                        ;
; wb_abrgr:wb_csrbrg|wbm_we_o_r                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_we_o_r                                                                        ;
; wb_abrgr:wb_fmlbrg|wbm_we_o                                                                                           ; Merged with wb_abrgr:sd_brg|wbm_we_o                                                                          ;
; wb_abrgr:wb_csrbrg|wbm_we_o                                                                                           ; Merged with wb_abrgr:sd_brg|wbm_we_o                                                                          ;
; wb_abrgr:wb_fmlbrg|wbm_sel_o_r[1]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_sel_o_r[1]                                                                    ;
; wb_abrg:vga_brg|wbm_sel_o_r[1]                                                                                        ; Merged with wb_abrgr:sd_brg|wbm_sel_o_r[1]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_sel_o[0]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_sel_o[0]                                                                      ;
; wb_abrg:vga_brg|wbm_sel_o[0]                                                                                          ; Merged with wb_abrgr:sd_brg|wbm_sel_o[0]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_sel_o[1]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_sel_o[1]                                                                      ;
; wb_abrg:vga_brg|wbm_sel_o[1]                                                                                          ; Merged with wb_abrgr:sd_brg|wbm_sel_o[1]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[1]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[1]                                                                    ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[1]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[1]                                                                    ;
; wb_abrg:vga_brg|wbm_dat_o_r[1]                                                                                        ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[1]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[2]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[2]                                                                    ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[2]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[2]                                                                    ;
; wb_abrg:vga_brg|wbm_dat_o_r[2]                                                                                        ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[2]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[3]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[3]                                                                    ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[3]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[3]                                                                    ;
; wb_abrg:vga_brg|wbm_dat_o_r[3]                                                                                        ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[3]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[4]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[4]                                                                    ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[4]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[4]                                                                    ;
; wb_abrg:vga_brg|wbm_dat_o_r[4]                                                                                        ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[4]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[5]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[5]                                                                    ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[5]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[5]                                                                    ;
; wb_abrg:vga_brg|wbm_dat_o_r[5]                                                                                        ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[5]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[6]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[6]                                                                    ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[6]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[6]                                                                    ;
; wb_abrg:vga_brg|wbm_dat_o_r[6]                                                                                        ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[6]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[7]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[7]                                                                    ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[7]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[7]                                                                    ;
; wb_abrg:vga_brg|wbm_dat_o_r[7]                                                                                        ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[7]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[8]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[8]                                                                    ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[8]                                                                                     ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[8]                                                                    ;
; wb_abrg:vga_brg|wbm_dat_o_r[8]                                                                                        ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[8]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[0]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o[0]                                                                      ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[0]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o[0]                                                                      ;
; wb_abrg:vga_brg|wbm_dat_o[0]                                                                                          ; Merged with wb_abrgr:sd_brg|wbm_dat_o[0]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[1]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o[1]                                                                      ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[1]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o[1]                                                                      ;
; wb_abrg:vga_brg|wbm_dat_o[1]                                                                                          ; Merged with wb_abrgr:sd_brg|wbm_dat_o[1]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[2]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o[2]                                                                      ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[2]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o[2]                                                                      ;
; wb_abrg:vga_brg|wbm_dat_o[2]                                                                                          ; Merged with wb_abrgr:sd_brg|wbm_dat_o[2]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[3]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o[3]                                                                      ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[3]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o[3]                                                                      ;
; wb_abrg:vga_brg|wbm_dat_o[3]                                                                                          ; Merged with wb_abrgr:sd_brg|wbm_dat_o[3]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[4]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o[4]                                                                      ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[4]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o[4]                                                                      ;
; wb_abrg:vga_brg|wbm_dat_o[4]                                                                                          ; Merged with wb_abrgr:sd_brg|wbm_dat_o[4]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[5]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o[5]                                                                      ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[5]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o[5]                                                                      ;
; wb_abrg:vga_brg|wbm_dat_o[5]                                                                                          ; Merged with wb_abrgr:sd_brg|wbm_dat_o[5]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[6]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o[6]                                                                      ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[6]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o[6]                                                                      ;
; wb_abrg:vga_brg|wbm_dat_o[6]                                                                                          ; Merged with wb_abrgr:sd_brg|wbm_dat_o[6]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[7]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o[7]                                                                      ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[7]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o[7]                                                                      ;
; wb_abrg:vga_brg|wbm_dat_o[7]                                                                                          ; Merged with wb_abrgr:sd_brg|wbm_dat_o[7]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[8]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o[8]                                                                      ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[8]                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o[8]                                                                      ;
; wb_abrg:vga_brg|wbm_dat_o[8]                                                                                          ; Merged with wb_abrgr:sd_brg|wbm_dat_o[8]                                                                      ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|a_r[0]                                                              ; Merged with vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                                           ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|a2_r[0]                                                             ; Merged with vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|a2_r[3]                                       ;
; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[19]                                                                               ; Merged with vga_fml:vga|vga_lcd_fml:lcd|fml_adr[18]                                                           ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|video_on_h[0]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|video_on_h[0]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane_addr0[1]                          ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|plane_addr0[0]      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|col_addr[1]                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|col_addr[1]         ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml_adr_o[16]                     ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml_adr_o[14] ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[1]                                                                                     ; Merged with wb_abrg:vga_brg|wbm_adr_o_r[1]                                                                    ;
; wb_abrgr:wb_csrbrg|wbm_adr_o_r[1]                                                                                     ; Merged with wb_abrg:vga_brg|wbm_adr_o_r[1]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[9]                                                                                     ; Merged with wb_abrg:vga_brg|wbm_dat_o_r[9]                                                                    ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[9]                                                                                     ; Merged with wb_abrg:vga_brg|wbm_dat_o_r[9]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[10]                                                                                    ; Merged with wb_abrg:vga_brg|wbm_dat_o_r[10]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[10]                                                                                    ; Merged with wb_abrg:vga_brg|wbm_dat_o_r[10]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[11]                                                                                    ; Merged with wb_abrg:vga_brg|wbm_dat_o_r[11]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[11]                                                                                    ; Merged with wb_abrg:vga_brg|wbm_dat_o_r[11]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[12]                                                                                    ; Merged with wb_abrg:vga_brg|wbm_dat_o_r[12]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[12]                                                                                    ; Merged with wb_abrg:vga_brg|wbm_dat_o_r[12]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[13]                                                                                    ; Merged with wb_abrg:vga_brg|wbm_dat_o_r[13]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[13]                                                                                    ; Merged with wb_abrg:vga_brg|wbm_dat_o_r[13]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[14]                                                                                    ; Merged with wb_abrg:vga_brg|wbm_dat_o_r[14]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[14]                                                                                    ; Merged with wb_abrg:vga_brg|wbm_dat_o_r[14]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[15]                                                                                    ; Merged with wb_abrg:vga_brg|wbm_dat_o_r[15]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[15]                                                                                    ; Merged with wb_abrg:vga_brg|wbm_dat_o_r[15]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[9]                                                                                       ; Merged with wb_abrg:vga_brg|wbm_dat_o[9]                                                                      ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[9]                                                                                       ; Merged with wb_abrg:vga_brg|wbm_dat_o[9]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[10]                                                                                      ; Merged with wb_abrg:vga_brg|wbm_dat_o[10]                                                                     ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[10]                                                                                      ; Merged with wb_abrg:vga_brg|wbm_dat_o[10]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[11]                                                                                      ; Merged with wb_abrg:vga_brg|wbm_dat_o[11]                                                                     ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[11]                                                                                      ; Merged with wb_abrg:vga_brg|wbm_dat_o[11]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[12]                                                                                      ; Merged with wb_abrg:vga_brg|wbm_dat_o[12]                                                                     ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[12]                                                                                      ; Merged with wb_abrg:vga_brg|wbm_dat_o[12]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[13]                                                                                      ; Merged with wb_abrg:vga_brg|wbm_dat_o[13]                                                                     ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[13]                                                                                      ; Merged with wb_abrg:vga_brg|wbm_dat_o[13]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[14]                                                                                      ; Merged with wb_abrg:vga_brg|wbm_dat_o[14]                                                                     ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[14]                                                                                      ; Merged with wb_abrg:vga_brg|wbm_dat_o[14]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[15]                                                                                      ; Merged with wb_abrg:vga_brg|wbm_dat_o[15]                                                                     ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[15]                                                                                      ; Merged with wb_abrg:vga_brg|wbm_dat_o[15]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[2]                                                                                     ; Merged with wb_abrg:vga_brg|wbm_adr_o_r[2]                                                                    ;
; wb_abrgr:wb_csrbrg|wbm_adr_o_r[2]                                                                                     ; Merged with wb_abrg:vga_brg|wbm_adr_o_r[2]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[3]                                                                                     ; Merged with wb_abrg:vga_brg|wbm_adr_o_r[3]                                                                    ;
; wb_abrgr:wb_csrbrg|wbm_adr_o_r[3]                                                                                     ; Merged with wb_abrg:vga_brg|wbm_adr_o_r[3]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[4]                                                                                     ; Merged with wb_abrg:vga_brg|wbm_adr_o_r[4]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[5]                                                                                     ; Merged with wb_abrg:vga_brg|wbm_adr_o_r[5]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[6]                                                                                     ; Merged with wb_abrg:vga_brg|wbm_adr_o_r[6]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[7]                                                                                     ; Merged with wb_abrg:vga_brg|wbm_adr_o_r[7]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[8]                                                                                     ; Merged with wb_abrg:vga_brg|wbm_adr_o_r[8]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[9]                                                                                     ; Merged with wb_abrg:vga_brg|wbm_adr_o_r[9]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[10]                                                                                    ; Merged with wb_abrg:vga_brg|wbm_adr_o_r[10]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[11]                                                                                    ; Merged with wb_abrg:vga_brg|wbm_adr_o_r[11]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[12]                                                                                    ; Merged with wb_abrg:vga_brg|wbm_adr_o_r[12]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[13]                                                                                    ; Merged with wb_abrg:vga_brg|wbm_adr_o_r[13]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[14]                                                                                    ; Merged with wb_abrg:vga_brg|wbm_adr_o_r[14]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[15]                                                                                    ; Merged with wb_abrg:vga_brg|wbm_adr_o_r[15]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[1]                                                                                       ; Merged with wb_abrg:vga_brg|wbm_adr_o[1]                                                                      ;
; wb_abrgr:wb_csrbrg|wbm_adr_o[1]                                                                                       ; Merged with wb_abrg:vga_brg|wbm_adr_o[1]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[2]                                                                                       ; Merged with wb_abrg:vga_brg|wbm_adr_o[2]                                                                      ;
; wb_abrgr:wb_csrbrg|wbm_adr_o[2]                                                                                       ; Merged with wb_abrg:vga_brg|wbm_adr_o[2]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[3]                                                                                       ; Merged with wb_abrg:vga_brg|wbm_adr_o[3]                                                                      ;
; wb_abrgr:wb_csrbrg|wbm_adr_o[3]                                                                                       ; Merged with wb_abrg:vga_brg|wbm_adr_o[3]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[4]                                                                                       ; Merged with wb_abrg:vga_brg|wbm_adr_o[4]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[5]                                                                                       ; Merged with wb_abrg:vga_brg|wbm_adr_o[5]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[6]                                                                                       ; Merged with wb_abrg:vga_brg|wbm_adr_o[6]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[7]                                                                                       ; Merged with wb_abrg:vga_brg|wbm_adr_o[7]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[8]                                                                                       ; Merged with wb_abrg:vga_brg|wbm_adr_o[8]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[9]                                                                                       ; Merged with wb_abrg:vga_brg|wbm_adr_o[9]                                                                      ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[10]                                                                                      ; Merged with wb_abrg:vga_brg|wbm_adr_o[10]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[11]                                                                                      ; Merged with wb_abrg:vga_brg|wbm_adr_o[11]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[12]                                                                                      ; Merged with wb_abrg:vga_brg|wbm_adr_o[12]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[13]                                                                                      ; Merged with wb_abrg:vga_brg|wbm_adr_o[13]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[14]                                                                                      ; Merged with wb_abrg:vga_brg|wbm_adr_o[14]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[15]                                                                                      ; Merged with wb_abrg:vga_brg|wbm_adr_o[15]                                                                     ;
; fmlbrg:fmlbrg|fml_adr[1]                                                                                              ; Merged with csrbrg:csrbrg|csr_a[0]                                                                            ;
; fmlbrg:fmlbrg|fml_adr[2]                                                                                              ; Merged with csrbrg:csrbrg|csr_a[1]                                                                            ;
; fmlbrg:fmlbrg|fml_adr[3]                                                                                              ; Merged with csrbrg:csrbrg|csr_a[2]                                                                            ;
; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|a_r[0]                                                                             ; Merged with fmlbrg:fmlbrg|fml_adr[4]                                                                          ;
; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|a_r[1]                                                                             ; Merged with fmlbrg:fmlbrg|fml_adr[5]                                                                          ;
; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|a_r[2]                                                                             ; Merged with fmlbrg:fmlbrg|fml_adr[6]                                                                          ;
; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|a_r[3]                                                                             ; Merged with fmlbrg:fmlbrg|fml_adr[7]                                                                          ;
; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|a_r[4]                                                                             ; Merged with fmlbrg:fmlbrg|fml_adr[8]                                                                          ;
; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|a_r[5]                                                                             ; Merged with fmlbrg:fmlbrg|fml_adr[9]                                                                          ;
; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[18]                                                                               ; Merged with vga_fml:vga|vga_lcd_fml:lcd|dcb_adr[0]                                                            ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|horiz_sync[0]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[0]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|col_addr[0]                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|col_addr[0]         ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|col_addr[2]                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|col_addr[2]         ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|col_addr[3]                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|col_addr[3]         ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|video_on_h[1]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|video_on_h[1]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml_adr_o[2]                      ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml_adr_o[1]  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml_adr_o[15]                     ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml_adr_o[14] ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|hor_addr[0]                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|word_offset[1]      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|video_on_h[0]                     ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|video_on_h[0]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane_addr[1]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|plane_addr[0]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|col_addr[4]                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|col_addr[4]         ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml_adr_o[14]                     ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml_adr_o[1]  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|col_addr[5]                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|col_addr[5]         ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|col_addr[6]                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|col_addr[6]         ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|horiz_sync[1]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[1]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|video_on_h[1]                     ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|video_on_h[1]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|hor_addr[3]                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|word_offset[4]      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|hor_addr[2]                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|word_offset[3]      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|horiz_sync[2]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[2]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|hor_addr[1]                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|word_offset[2]      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|horiz_sync[0]                     ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[0]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|video_on_h[2]                     ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|video_on_h[2]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|horiz_sync[1]                     ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[1]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|horiz_sync[3]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[3]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[2]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[2]             ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[1]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[1]             ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[4]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[4]             ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|video_on_h[7]                     ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|video_on_h[7]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|video_on_h[4]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|video_on_h[4]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|video_on_h[4]                     ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|video_on_h[4]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|horiz_sync[4]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[4]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|horiz_sync[4]                     ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[4]       ;
; timer:timer|timer_counter:cnt1|fCount                                                                                 ; Merged with timer:timer|timer_counter:cnt0|fCount                                                             ;
; timer:timer|timer_counter:cnt2|fCount                                                                                 ; Merged with timer:timer|timer_counter:cnt0|fCount                                                             ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[0]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[0]             ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[5]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[5]             ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[3]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[3]             ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|video_on_h[3]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|video_on_h[3]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|video_on_h[3]                     ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|video_on_h[3]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|horiz_sync[3]                     ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[3]       ;
; timer:timer|timer_counter:cnt1|bCurrentClk                                                                            ; Merged with timer:timer|timer_counter:cnt0|bCurrentClk                                                        ;
; timer:timer|timer_counter:cnt2|bCurrentClk                                                                            ; Merged with timer:timer|timer_counter:cnt0|bCurrentClk                                                        ;
; timer:timer|timer_counter:cnt1|bFilterClk2                                                                            ; Merged with timer:timer|timer_counter:cnt0|bFilterClk2                                                        ;
; timer:timer|timer_counter:cnt2|bFilterClk2                                                                            ; Merged with timer:timer|timer_counter:cnt0|bFilterClk2                                                        ;
; timer:timer|timer_counter:cnt1|bFilterClk1                                                                            ; Merged with timer:timer|timer_counter:cnt0|bFilterClk1                                                        ;
; timer:timer|timer_counter:cnt2|bFilterClk1                                                                            ; Merged with timer:timer|timer_counter:cnt0|bFilterClk1                                                        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|video_on_h[2]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|video_on_h[2]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|horiz_sync[2]                     ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[2]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[6]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[6]             ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|video_on_h[5]                     ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|video_on_h[5]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|horiz_sync[5]                     ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|horiz_sync[5]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[7]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[7]             ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|video_on_h[6]                     ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|video_on_h[6]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|horiz_sync[6]                     ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|horiz_sync[6]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[8]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[8]             ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|horiz_sync[7]                     ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|horiz_sync[7]       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[9]                           ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[9]             ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml1_dat[0]                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml5_dat[0]         ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml1_dat[1]                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml5_dat[1]         ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml1_dat[2]                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml5_dat[2]         ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml1_dat[3]                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml5_dat[3]         ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml1_dat[4]                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml5_dat[4]         ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml1_dat[5]                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml5_dat[5]         ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml1_dat[6]                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml5_dat[6]         ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml1_dat[7]                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml5_dat[7]         ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[10]                          ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[10]            ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[11]                          ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[11]            ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[12]                          ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[12]            ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[13]                          ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[13]            ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[14]                          ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[14]            ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[15]                          ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[15]            ;
; timer:timer|timer_counter:cnt2|rLatchS[6]                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; timer:timer|timer_counter:cnt1|rLatchS[6]                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; timer:timer|timer_counter:cnt0|rLatchS[6]                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; serial:com1|INTID[1]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_fml:vga|vga_lcd_fml:lcd|dcb_adr[0]                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml_adr_o[1]                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_fml:vga|fmlbrg:vgafmlbrg|dcb_tag_r[14]                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[1][0]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[3][0]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[4][0]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][0]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][0]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][0]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][0]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][0]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][0]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][0]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][0]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][0]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][0]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][0]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][0]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][0]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[2][0]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[3][1]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[4][1]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[4][2]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][1]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][2]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][3]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][1]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][2]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][3]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][4]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][1]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][2]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][3]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][4]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][5]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][1]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][2]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][3]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][4]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][5]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][6]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][1]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][2]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][3]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][4]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][5]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][6]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][7]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][1]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][2]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][3]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][4]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][5]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][6]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][7]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][8]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][1]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][2]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][3]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][4]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][5]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][6]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][7]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][8]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][9]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][1]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][2]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][3]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][4]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][5]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][6]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][7]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][8]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][9]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][10] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][1]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][2]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][3]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][4]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][5]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][6]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][7]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][8]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][9]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][10] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][11] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][1]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][2]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][3]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][4]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][5]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][6]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][7]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][8]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][9]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][10] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][11] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][12] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][1]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][2]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][3]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][4]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][5]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][6]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][7]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][8]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][9]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][10] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][11] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][12] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][13] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][1]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][2]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][3]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][4]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][5]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][6]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][7]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][8]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][9]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][10] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][11] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][12] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][13] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][14] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][1]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][2]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][3]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][4]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][5]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][6]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][7]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][8]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][9]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][10] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][11] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][12] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][13] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][14] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][15] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[2][1]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[3][2]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[4][3]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][4]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][5]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][6]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][7]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][8]   ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][9]  ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][10] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][11] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][12] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][13] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][14] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][15] ; Stuck at GND due to stuck port data_in                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][16] ; Stuck at GND due to stuck port data_in                                                                        ;
; sdspi:sdspi|tr[0]                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                        ;
; timer:timer|timer_counter:cnt2|outmux.STAT                                                                            ; Lost fanout                                                                                                   ;
; timer:timer|timer_counter:cnt1|outmux.STAT                                                                            ; Lost fanout                                                                                                   ;
; timer:timer|timer_counter:cnt0|outmux.STAT                                                                            ; Lost fanout                                                                                                   ;
; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_reset_timer                                                                      ; Lost fanout                                                                                                   ;
; vga_fml:vga|fmlbrg:vgafmlbrg|state.WB_BURST                                                                           ; Lost fanout                                                                                                   ;
; vga_fml:vga|fmlbrg:vgafmlbrg|state.TEST_INVALIDATE                                                                    ; Lost fanout                                                                                                   ;
; vga_fml:vga|fmlbrg:vgafmlbrg|state.INVALIDATE                                                                         ; Lost fanout                                                                                                   ;
; fmlbrg:fmlbrg|state.WB_BURST                                                                                          ; Lost fanout                                                                                                   ;
; zet:zet|zet_wb_master:wb_master|cs~2                                                                                  ; Lost fanout                                                                                                   ;
; zet:zet|zet_wb_master:wb_master|cs~3                                                                                  ; Lost fanout                                                                                                   ;
; ps2:ps2|ps2_keyb:keyb|m1_state~2                                                                                      ; Lost fanout                                                                                                   ;
; ps2:ps2|ps2_keyb:keyb|m1_state~3                                                                                      ; Lost fanout                                                                                                   ;
; ps2:ps2|ps2_keyb:keyb|m1_state~4                                                                                      ; Lost fanout                                                                                                   ;
; ps2:ps2|ps2_keyb:keyb|m1_state~5                                                                                      ; Lost fanout                                                                                                   ;
; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver~2                                             ; Lost fanout                                                                                                   ;
; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver~3                                             ; Lost fanout                                                                                                   ;
; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver~2                  ; Lost fanout                                                                                                   ;
; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver~3                  ; Lost fanout                                                                                                   ;
; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter~2               ; Lost fanout                                                                                                   ;
; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter~3               ; Lost fanout                                                                                                   ;
; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter~4               ; Lost fanout                                                                                                   ;
; vga_fml:vga|fmlbrg:vgafmlbrg|state~2                                                                                  ; Lost fanout                                                                                                   ;
; vga_fml:vga|fmlbrg:vgafmlbrg|state~3                                                                                  ; Lost fanout                                                                                                   ;
; vga_fml:vga|fmlbrg:vgafmlbrg|state~4                                                                                  ; Lost fanout                                                                                                   ;
; vga_fml:vga|fmlbrg:vgafmlbrg|state~5                                                                                  ; Lost fanout                                                                                                   ;
; vga_fml:vga|fmlbrg:vgafmlbrg|state~6                                                                                  ; Lost fanout                                                                                                   ;
; vga_fml:vga|vga_lcd_fml:lcd|state~2                                                                                   ; Lost fanout                                                                                                   ;
; vga_fml:vga|vga_lcd_fml:lcd|state~3                                                                                   ; Lost fanout                                                                                                   ;
; vga_fml:vga|vga_lcd_fml:lcd|state~4                                                                                   ; Lost fanout                                                                                                   ;
; vga_fml:vga|vga_lcd_fml:lcd|state~5                                                                                   ; Lost fanout                                                                                                   ;
; vga_fml:vga|vga_lcd_fml:lcd|state~6                                                                                   ; Lost fanout                                                                                                   ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state~2                                                                                   ; Lost fanout                                                                                                   ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state~3                                                                                   ; Lost fanout                                                                                                   ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state~4                                                                                   ; Lost fanout                                                                                                   ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state~5                                                                                   ; Lost fanout                                                                                                   ;
; fmlarb:fmlarb|wmaster~8                                                                                               ; Lost fanout                                                                                                   ;
; fmlarb:fmlarb|wmaster~9                                                                                               ; Lost fanout                                                                                                   ;
; fmlarb:fmlarb|wmaster~10                                                                                              ; Lost fanout                                                                                                   ;
; fmlarb:fmlarb|master~2                                                                                                ; Lost fanout                                                                                                   ;
; fmlarb:fmlarb|master~3                                                                                                ; Lost fanout                                                                                                   ;
; fmlarb:fmlarb|master~4                                                                                                ; Lost fanout                                                                                                   ;
; csrbrg:csrbrg|state~2                                                                                                 ; Lost fanout                                                                                                   ;
; csrbrg:csrbrg|state~3                                                                                                 ; Lost fanout                                                                                                   ;
; fmlbrg:fmlbrg|state~2                                                                                                 ; Lost fanout                                                                                                   ;
; fmlbrg:fmlbrg|state~3                                                                                                 ; Lost fanout                                                                                                   ;
; fmlbrg:fmlbrg|state~4                                                                                                 ; Lost fanout                                                                                                   ;
; fmlbrg:fmlbrg|state~5                                                                                                 ; Lost fanout                                                                                                   ;
; fmlbrg:fmlbrg|state~6                                                                                                 ; Lost fanout                                                                                                   ;
; fmlarb:fmlarb|wmaster.000                                                                                             ; Lost fanout                                                                                                   ;
; fmlarb:fmlarb|wmaster.011                                                                                             ; Lost fanout                                                                                                   ;
; fmlarb:fmlarb|wmaster.100                                                                                             ; Lost fanout                                                                                                   ;
; fmlarb:fmlarb|wmaster.101                                                                                             ; Lost fanout                                                                                                   ;
; fmlarb:fmlarb|master.100                                                                                              ; Merged with fmlarb:fmlarb|master.011                                                                          ;
; fmlarb:fmlarb|master.101                                                                                              ; Merged with fmlarb:fmlarb|master.011                                                                          ;
; fmlarb:fmlarb|master.011                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[0][11]                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[1][11]                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][11]                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[3][11]                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[0][10]                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[1][10]                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][10]                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[3][10]                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_force_clk_l                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_first_wait_clk_h                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~13                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~30                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~14                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~31                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_first_wait_clk_l                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[18,19]                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; Total Number of Removed Registers = 829                                                                               ;                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------+
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][0]  ; Stuck at GND                   ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][0],   ;
;                                                                                                                      ; due to stuck port data_in      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][0],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][0],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][0],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][0],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][0],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][0],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][0],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][0],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][0],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][0],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][0],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][0],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][0],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][0],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][0],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][33], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[3][0],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[4][0],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][0],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][0],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][0],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][0],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][0],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][0],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][0],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][0],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][0],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][0],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][0],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][0],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][0],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[2][0],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[3][1],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[4][1],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[4][2],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][1],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][2],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][3],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][1],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][2],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][3],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][4],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][1],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][2],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][3],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][4],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][5],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][1],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][2],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][3],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][4],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][5],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][6],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][1],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][2],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][3],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][4],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][5],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][6],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][7],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][1],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][2],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][3],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][4],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][5],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][6],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][7],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][8],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][1],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][2],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][3],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][4],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][5],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][6],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][7],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][8],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][9],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][1],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][2],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][3],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][4],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][5],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][6],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][7],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][8],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][9],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][10], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][1],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][2],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][3],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][4],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][5],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][6],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][7],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][8],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][9],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][10], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][11], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][1],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][2],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][3],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][4],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][5],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][6],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][7],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][8],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][9],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][10], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][11], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][12], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][1],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][2],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][3],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][4],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][5],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][6],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][7],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][8],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][9],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][10], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][11], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][12], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][13], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][1],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][2],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][3],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][4],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][5],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][6],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][7],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][8],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][9],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][10], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][11], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][12], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][13], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][14], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][1],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][2],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][3],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][4],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][5],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][6],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][7],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][8],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][9],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][10], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][11], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][12], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][13], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][14], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][15], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[4][3],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][4],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][5],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][6],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][7],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][8],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][9],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][10], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][11], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][12], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][13], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][14], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][15], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][16]  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][1]  ; Stuck at GND                   ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][1],   ;
;                                                                                                                      ; due to stuck port data_in      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][1],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][1],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][1],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][1],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][1],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][1],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][1],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][1],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][1],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][1],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][1],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][1],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][1],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][1],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][1]   ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][2]  ; Stuck at GND                   ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][2],   ;
;                                                                                                                      ; due to stuck port data_in      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][2],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][2],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][2],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][2],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][2],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][2],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][2],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][2],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][2],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][2],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][2],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][2],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][2],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][2],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][2]   ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][3]  ; Stuck at GND                   ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][3],   ;
;                                                                                                                      ; due to stuck port data_in      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][3],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][3],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][3],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][3],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][3],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][3],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][3],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][3],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][3],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][3],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][3],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][3],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][3],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][3],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][3]   ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][4]  ; Stuck at GND                   ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][4],   ;
;                                                                                                                      ; due to stuck port data_in      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][4],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][4],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][4],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][4],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][4],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][4],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][4],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][4],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][4],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][4],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][4],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][4],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][4],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][4],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][4]   ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][5]  ; Stuck at GND                   ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][5],   ;
;                                                                                                                      ; due to stuck port data_in      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][5],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][5],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][5],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][5],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][5],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][5],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][5],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][5],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][5],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][5],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][5],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][5],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][5],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][5],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][5]   ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][6]  ; Stuck at GND                   ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][6],   ;
;                                                                                                                      ; due to stuck port data_in      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][6],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][6],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][6],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][6],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][6],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][6],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][6],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][6],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][6],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][6],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][6],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][6],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][6],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][6],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][6]   ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][7]  ; Stuck at GND                   ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][7],   ;
;                                                                                                                      ; due to stuck port data_in      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][7],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][7],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][7],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][7],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][7],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][7],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][7],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][7],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][7],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][7],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][7],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][7],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][7],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][7],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][7]   ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][8]  ; Stuck at GND                   ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][8],   ;
;                                                                                                                      ; due to stuck port data_in      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][8],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][8],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][8],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][8],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][8],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][8],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][8],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][8],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][8],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][8],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][8],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][8],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][8],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][8],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][8]   ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][9]  ; Stuck at GND                   ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][9],   ;
;                                                                                                                      ; due to stuck port data_in      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][9],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][9],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][9],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][9],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][9],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][9],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][9],   ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][9],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][9],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][9],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][9],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][9],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][9],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][9],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][9]   ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][10] ; Stuck at GND                   ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][10],  ;
;                                                                                                                      ; due to stuck port data_in      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][10],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][10],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][10],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][10],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][10],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][10],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][10],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][10], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][10], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][10], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][10], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][10], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][10], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][10], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][10]  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][11] ; Stuck at GND                   ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][11],  ;
;                                                                                                                      ; due to stuck port data_in      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][11],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][11],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][11],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][11],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][11],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][11],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][11],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][11], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][11], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][11], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][11], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][11], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][11], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][11], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][11]  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][12] ; Stuck at GND                   ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][12],  ;
;                                                                                                                      ; due to stuck port data_in      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][12],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][12],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][12],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][12],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][12],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][12],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][12],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][12], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][12], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][12], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][12], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][12], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][12], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][12], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][12]  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][13] ; Stuck at GND                   ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][13],  ;
;                                                                                                                      ; due to stuck port data_in      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][13],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][13],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][13],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][13],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][13],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][13],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][13],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][13], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][13], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][13], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][13], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][13], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][13], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][13], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][13]  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][14] ; Stuck at GND                   ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][14],  ;
;                                                                                                                      ; due to stuck port data_in      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][14],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][14],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][14],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][14],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][14],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][14],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][14],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][14], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][14], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][14], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][14], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][14], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][14], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][14], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][14]  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][15] ; Stuck at GND                   ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][15],  ;
;                                                                                                                      ; due to stuck port data_in      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][15],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][15],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][15],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][15],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][15],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][15],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][15],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][15], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][15], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][15], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][15], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][15], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][15], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][15], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][15]  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][16] ; Stuck at GND                   ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][16],  ;
;                                                                                                                      ; due to stuck port data_in      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][16],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][16],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][16],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][16],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][16],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][16],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][16],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][16], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][16], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][16], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][16], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][16], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][16], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][16], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][16]  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][34] ; Stuck at GND                   ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][34],  ;
;                                                                                                                      ; due to stuck port data_in      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][34],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][34],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][34],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][34],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][34],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][34],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][34],  ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][34], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][34], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][34], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][34], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][34], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][34], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][34], ;
;                                                                                                                      ;                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][34]  ;
; serial:com1|serial_arx:arx|rxd_bit_inv                                                                               ; Stuck at GND                   ; serial:com1|serial_arx:arx|state[0], serial:com1|serial_arx:arx|rxd_data_ready,                                        ;
;                                                                                                                      ; due to stuck port clock_enable ; serial:com1|serial_arx:arx|rxd_data[7], serial:com1|serial_arx:arx|state[1],                                           ;
;                                                                                                                      ;                                ; serial:com1|serial_arx:arx|state[2], serial:com1|serial_arx:arx|state[3],                                              ;
;                                                                                                                      ;                                ; serial:com1|serial_arx:arx|bit_spacing[0],                                                                             ;
;                                                                                                                      ;                                ; serial:com1|serial_arx:arx|bit_spacing[1],                                                                             ;
;                                                                                                                      ;                                ; serial:com1|serial_arx:arx|bit_spacing[2],                                                                             ;
;                                                                                                                      ;                                ; serial:com1|serial_arx:arx|bit_spacing[3], serial:com1|DR, serial:com1|INTID[1]                                        ;
; wb_abrgr:sd_brg|wbm_dat_i_r[9]                                                                                       ; Stuck at GND                   ; wb_abrgr:sd_brg|wbs_dat_o_r[9], wb_abrgr:sd_brg|wbs_dat_o[9]                                                           ;
;                                                                                                                      ; due to stuck port data_in      ;                                                                                                                        ;
; wb_abrgr:sd_brg|wbm_dat_i_r[10]                                                                                      ; Stuck at GND                   ; wb_abrgr:sd_brg|wbs_dat_o_r[10], wb_abrgr:sd_brg|wbs_dat_o[10]                                                         ;
;                                                                                                                      ; due to stuck port data_in      ;                                                                                                                        ;
; wb_abrgr:sd_brg|wbm_dat_i_r[11]                                                                                      ; Stuck at GND                   ; wb_abrgr:sd_brg|wbs_dat_o_r[11], wb_abrgr:sd_brg|wbs_dat_o[11]                                                         ;
;                                                                                                                      ; due to stuck port data_in      ;                                                                                                                        ;
; wb_abrgr:sd_brg|wbm_dat_i_r[12]                                                                                      ; Stuck at GND                   ; wb_abrgr:sd_brg|wbs_dat_o_r[12], wb_abrgr:sd_brg|wbs_dat_o[12]                                                         ;
;                                                                                                                      ; due to stuck port data_in      ;                                                                                                                        ;
; wb_abrgr:sd_brg|wbm_dat_i_r[13]                                                                                      ; Stuck at GND                   ; wb_abrgr:sd_brg|wbs_dat_o_r[13], wb_abrgr:sd_brg|wbs_dat_o[13]                                                         ;
;                                                                                                                      ; due to stuck port data_in      ;                                                                                                                        ;
; wb_abrgr:sd_brg|wbm_dat_i_r[14]                                                                                      ; Stuck at GND                   ; wb_abrgr:sd_brg|wbs_dat_o_r[14], wb_abrgr:sd_brg|wbs_dat_o[14]                                                         ;
;                                                                                                                      ; due to stuck port data_in      ;                                                                                                                        ;
; wb_abrgr:sd_brg|wbm_dat_i_r[15]                                                                                      ; Stuck at GND                   ; wb_abrgr:sd_brg|wbs_dat_o_r[15], wb_abrgr:sd_brg|wbs_dat_o[15]                                                         ;
;                                                                                                                      ; due to stuck port data_in      ;                                                                                                                        ;
; wb_abrgr:sd_brg|wbm_dat_i_r[8]                                                                                       ; Stuck at GND                   ; wb_abrgr:sd_brg|wbs_dat_o_r[8], wb_abrgr:sd_brg|wbs_dat_o[8]                                                           ;
;                                                                                                                      ; due to stuck port data_in      ;                                                                                                                        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[1][0]  ; Stuck at GND                   ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[2][1],   ;
;                                                                                                                      ; due to stuck port data_in      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[3][2]    ;
; fmlarb:fmlarb|wmaster~8                                                                                              ; Lost Fanouts                   ; fmlarb:fmlarb|wmaster.011, fmlarb:fmlarb|wmaster.101                                                                   ;
; timer:timer|timer_counter:cnt2|bFn                                                                                   ; Stuck at GND                   ; timer:timer|timer_counter:cnt2|rLatchS[6]                                                                              ;
;                                                                                                                      ; due to stuck port data_in      ;                                                                                                                        ;
; serial:com1|serial_arx:arx|rxd_cnt_inv[0]                                                                            ; Stuck at GND                   ; serial:com1|serial_arx:arx|rxd_sync_inv[1]                                                                             ;
;                                                                                                                      ; due to stuck port clock_enable ;                                                                                                                        ;
; vga_fml:vga|vga_lcd_fml:lcd|dcb_adr[0]                                                                               ; Stuck at GND                   ; vga_fml:vga|fmlbrg:vgafmlbrg|dcb_tag_r[14]                                                                             ;
;                                                                                                                      ; due to stuck port data_in      ;                                                                                                                        ;
; timer:timer|timer_counter:cnt1|bFn                                                                                   ; Stuck at GND                   ; timer:timer|timer_counter:cnt1|rLatchS[6]                                                                              ;
;                                                                                                                      ; due to stuck port data_in      ;                                                                                                                        ;
; timer:timer|timer_counter:cnt0|bFn                                                                                   ; Stuck at GND                   ; timer:timer|timer_counter:cnt0|rLatchS[6]                                                                              ;
;                                                                                                                      ; due to stuck port data_in      ;                                                                                                                        ;
; fmlarb:fmlarb|wmaster~10                                                                                             ; Lost Fanouts                   ; fmlarb:fmlarb|wmaster.100                                                                                              ;
; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_force_clk_l                                                                     ; Stuck at GND                   ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_first_wait_clk_h                                                                  ;
;                                                                                                                      ; due to stuck port data_in      ;                                                                                                                        ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~13                                                            ; Stuck at GND                   ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[18]                                                                               ;
;                                                                                                                      ; due to stuck port data_in      ;                                                                                                                        ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~14                                                            ; Stuck at GND                   ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[19]                                                                               ;
;                                                                                                                      ; due to stuck port data_in      ;                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3677  ;
; Number of registers using Synchronous Clear  ; 489   ;
; Number of registers using Synchronous Load   ; 260   ;
; Number of registers using Asynchronous Clear ; 49    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1768  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; rst                                     ; 1268    ;
; rst_debounce[16]                        ; 2       ;
; rst_debounce[0]                         ; 2       ;
; rst_debounce[1]                         ; 2       ;
; rst_debounce[2]                         ; 2       ;
; rst_debounce[3]                         ; 2       ;
; rst_debounce[4]                         ; 2       ;
; rst_debounce[5]                         ; 2       ;
; rst_debounce[6]                         ; 2       ;
; rst_debounce[7]                         ; 2       ;
; rst_debounce[8]                         ; 2       ;
; rst_debounce[9]                         ; 2       ;
; rst_debounce[10]                        ; 2       ;
; rst_debounce[11]                        ; 2       ;
; rst_debounce[12]                        ; 2       ;
; rst_debounce[13]                        ; 2       ;
; rst_debounce[14]                        ; 2       ;
; rst_debounce[15]                        ; 2       ;
; serial:com1|IPEN                        ; 7       ;
; serial:com1|ier[0]                      ; 1       ;
; serial:com1|lcr[0]                      ; 1       ;
; serial:com1|lcr[1]                      ; 1       ;
; serial:com1|dll[5]                      ; 18      ;
; serial:com1|dll[6]                      ; 15      ;
; Total number of inverted registers = 24 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                          ; Megafunction                                                                                                          ; Type       ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|red[0..3]                                ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|red_dac_rtl_0                           ; RAM        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|green[0..3]                              ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|green_dac_rtl_0                         ; RAM        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|blue[0..3]                               ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|blue_dac_rtl_0                          ; RAM        ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|a2_r[0..2]                                                         ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|ram1_rtl_0                                                        ; RAM        ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|a_r[0..3]                                                          ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|ram1_rtl_0                                                        ; RAM        ;
; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|a_r[0..8]                                                                         ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|ram1_rtl_0                                                                       ; RAM        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|read_data[0..7]                  ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette_rtl_0                   ; RAM        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|index[0..7]                      ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette_rtl_0                   ; RAM        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|q[0..7]      ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|rom_rtl_0   ; RAM        ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|ovf                                ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|ovf_pipe_rtl_0 ; SHIFT_TAPS ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|ovf             ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|ovf_pipe_rtl_0 ; SHIFT_TAPS ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|ovf_pipe[1..17] ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|ovf_pipe_rtl_0 ; SHIFT_TAPS ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|sdpipe[0..18]                      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|ovf_pipe_rtl_0 ; SHIFT_TAPS ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|szpipe[0..18]                      ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|ovf_pipe_rtl_0 ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|received_data[7]            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|ps2_command[0]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |kotku|zet:zet|zet_core:core|zet_decode:decode|tfld                                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |kotku|sw_leds:sw_leds|leds_[5]                                                                                        ;
; 3:1                ; 175 bits  ; 350 LEs       ; 175 LEs              ; 175 LEs                ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml_adr_o[10]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|sdspi:sdspi|sft[4]                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|speaker:speaker|wb_dat_o[1]                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |kotku|ps2:ps2|ps2_keyb:keyb|q_r[1]                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_shift_reg[6]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[0]                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                                                                         ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|horiz_sync_p[1]                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|char_addr_in[7]             ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |kotku|sound:sound|timer[0]                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|read_data[0]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|dat_low[2]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|sdspi:sdspi|wb_dat_o[5]                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_config_iface:config_iface|pal_addr[0]                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |kotku|timer:timer|timer_counter:cnt2|rLatchS[5]                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |kotku|timer:timer|timer_counter:cnt1|rLatchS[5]                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |kotku|timer:timer|timer_counter:cnt0|rLatchS[7]                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |kotku|ps2:ps2|ps2_keyb:keyb|timer_5usec_count[2]                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |kotku|ps2:ps2|ps2_keyb:keyb|timer_60usec_count[5]                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|precharge_counter[0]                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|activate_counter[0]                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|autorefresh_counter[1]                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |kotku|zet:zet|zet_core:core|zet_fetch:fetch|state[1]                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt0|rLatchD[7]                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt2|rLatchD[12]                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt1|rLatchD[11]                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[1]                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|nword[6]                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |kotku|flash16:flash16|address[18]                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|flash16:flash16|address[13]                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0_tmp[6]                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |kotku|fmlarb:fmlarb|burst_counter[0]                                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |kotku|ps2:ps2|ps2_keyb:keyb|dat_o[4]                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |kotku|zet:zet|zet_core:core|zet_fetch:fetch|sop_l[0]                                                                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_green_o[2]                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |kotku|sdspi:sdspi|mosi                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |kotku|ps2:ps2|ps2_keyb:keyb|bit_count[3]                                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|h_count[3]                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif|csr_do[13]                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif|sdram_cs_n                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|attr[1]                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|sound:sound|time_inc[5]                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|sound:sound|time_inc[8]                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|sound:sound|dsp_audio_r[4]                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|sound:sound|dsp_audio_l[5]                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[0]                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_config_iface:config_iface|dac_state[0]                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|col_addr[4]                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |kotku|serial:com1|IPEND                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |kotku|zet:zet|zet_core:core|zet_decode:decode|div_cnt[4]                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[3][11]                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][13]                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][8]                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[0][15]                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|bit_mask0[7]                      ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0[8]                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fg_colour[1]                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_shift[4]                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[1]                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_config_iface:config_iface|write_data_register[5]                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[1]                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2_tmp[0]                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1_tmp[4]                     ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|transfer_counter[14]        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|refresh_counter[6]                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |kotku|timer:timer|timer_counter:cnt2|rControl[1]                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |kotku|timer:timer|timer_counter:cnt1|rControl[2]                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |kotku|timer:timer|timer_counter:cnt0|rControl[4]                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|flags[5]                                                ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|command_initiate_counter[2] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|fml_adr[1]                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][8]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[13][8]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][10]                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[11][15]                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[10][15]                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[9][9]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[8][11]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[7][9]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[6][13]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[5][13]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[4][13]                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|simple_pic:pic0|iid[1]                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif|csr_do[11]                                                                        ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif|csr_do[7]                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif|csr_do[2]                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|idle_counter[5]                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[0]               ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|waiting_counter[1]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[3]                  ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|v_count[4]                                                        ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif|tim_refi[2]                                                                       ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif|tim_rp[0]                                                                         ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif|sdram_adr[9]                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif|bypass                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |kotku|sw_leds:sw_leds|nmi_cnt[0]                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|sound:sound|start                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[3]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[1]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[2]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[1]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[2]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[0]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|counter[2]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|counter[1]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|read_safe_counter[1]                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|write_safe_counter[1]                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]                                                                ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_decode:decode|seq[0]                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][4]                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[14][11]                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[13][4]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][3]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[11][5]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[10][7]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[9][2]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[8][7]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[7][5]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[6][1]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[5][4]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[4][0]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[3][4]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[1][2]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[0][2]                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |kotku|serial:com1|dat_o[5]                                                                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |kotku|serial:com1|dat_o[2]                                                                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |kotku|serial:com1|dat_o[0]                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|flags[3]                                                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |kotku|zet:zet|zet_wb_master:wb_master|cpu_dat_i[10]                                                                   ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]                                                                  ;
; 18:1               ; 7 bits    ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |kotku|sound:sound|sb_dat_o[6]                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt2|rConstant[5]                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt1|rConstant[2]                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt0|rConstant[6]                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[14][5]                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[2][5]                                                 ;
; 7:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt2|rCounter[4]                                                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6]                                                               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[3][15]                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[1][14]                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[0][9]                                                 ;
; 7:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt0|rCounter[13]                                                                     ;
; 7:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt1|rCounter[14]                                                                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[2][14]                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt2|rConstant[8]                                                                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt1|rConstant[10]                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt0|rConstant[9]                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |kotku|ps2:ps2|PS_CNTL[4]                                                                                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|color_l[2]                        ;
; 23:1               ; 3 bits    ; 45 LEs        ; 27 LEs               ; 18 LEs                 ; Yes        ; |kotku|wb_abrg:vga_brg|wbm_dat_i_r[7]                                                                                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |kotku|wb_abrg:vga_brg|wbm_dat_i_r[2]                                                                                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 22 LEs               ; 8 LEs                  ; Yes        ; |kotku|wb_abrg:vga_brg|wbm_dat_i_r[3]                                                                                  ;
; 27:1               ; 2 bits    ; 36 LEs        ; 22 LEs               ; 14 LEs                 ; Yes        ; |kotku|wb_abrg:vga_brg|wbm_dat_i_r[14]                                                                                 ;
; 27:1               ; 4 bits    ; 72 LEs        ; 44 LEs               ; 28 LEs                 ; Yes        ; |kotku|wb_abrg:vga_brg|wbm_dat_i_r[11]                                                                                 ;
; 27:1               ; 2 bits    ; 36 LEs        ; 22 LEs               ; 14 LEs                 ; Yes        ; |kotku|wb_abrg:vga_brg|wbm_dat_i_r[9]                                                                                  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |kotku|rst_debounce[12]                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_micro_data:micro_data|ir[26]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_addsub:addsub|op2[12]                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|ShiftRight1                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|zet_rxr8:rxr8|Mux8                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|zet_rxr16:rxr16|Mux1                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|zet_rxr16:rxr16|Mux16                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zi[19]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kotku|timer:timer|timer_counter:cnt2|outmux                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kotku|timer:timer|timer_counter:cnt1|outmux                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kotku|timer:timer|timer_counter:cnt0|outmux                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|wbm_adr_o[1]                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|fml_adr_o[15]                                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|fml_adr_o[6]                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|next_state                                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|Mux10                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |kotku|dat_i[10]                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |kotku|dat_i[0]                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|omemalu[13]                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|Mux74                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |kotku|fmlbrg:fmlbrg|datamem_di[8]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |kotku|fmlbrg:fmlbrg|datamem_di[5]                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|datamem_we[1]                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kotku|fmlbrg:fmlbrg|datamem_we[0]                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|track_close                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |kotku|fmlarb:fmlarb|wmaster                                                                                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m1|Mux9                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|Mux29                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|Mux4                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|ShiftRight0                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|ShiftRight0                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|ShiftRight1                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|ShiftRight1                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|zet_rxr16:rxr16|Mux16                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|o[29]                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|o[11]                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|concat                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|concat                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|write                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|sdram_adr_loadrow                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|Mux49                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|character_seq_o[5]                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|character_seq_o[1]                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|val0_or0                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|val0_or1                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|val0_or2                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|val0_or3                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|val0_or0[13]                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|val0_or1[11]                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|val0_or2[7]                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|val0_or3[10]                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|Selector0                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |kotku|fmlbrg:fmlbrg|Selector2                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_config_iface:config_iface|dac_read_data_register                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|ir[3]                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_micro_data:micro_data|ir[6]                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_micro_data:micro_data|ir[12]                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |kotku|timer:timer|wb_dat_o[10]                                                                                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|ShiftRight0                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|concat                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|concat                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|concat                                          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|concat                                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_othop:othop|zet_mux8_16:mux8_16|Mux9                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|track_open                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m1|Mux13                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|ir[16]                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|rot16[2]                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |kotku|ps2:ps2|d_dat_o[2]                                                                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |kotku|ps2:ps2|d_dat_o[6]                                                                                              ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; No         ; |kotku|fmlarb:fmlarb|Selector14                                                                                        ;
; 17:1               ; 7 bits    ; 77 LEs        ; 77 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|a[0]                                                    ;
; 17:1               ; 7 bits    ; 77 LEs        ; 77 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|c[3]                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_fetch:fetch|zet_nstate:nstate|next_state[0]                                           ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |kotku|timer:timer|Mux0                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|state                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |kotku|fmlbrg:fmlbrg|state                                                                                             ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|state                                                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |kotku|fmlbrg:fmlbrg|state                                                                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|state                                                                              ;
; 14:1               ; 7 bits    ; 63 LEs        ; 63 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|a[14]                                                   ;
; 14:1               ; 8 bits    ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|c[8]                                                    ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|datamem_di[15]                                                                     ;
; 24:1               ; 5 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|bus_b[3]                                                                    ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|datamem_di[5]                                                                      ;
; 11:1               ; 6 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; No         ; |kotku|fmlarb:fmlarb|Selector3                                                                                         ;
; 27:1               ; 2 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m0|Mux0                                             ;
; 21:1               ; 8 bits    ; 112 LEs       ; 88 LEs               ; 24 LEs                 ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|bus_b[11]                                                                   ;
; 19:1               ; 4 bits    ; 48 LEs        ; 20 LEs               ; 28 LEs                 ; No         ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|state                                                                               ;
; 21:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; No         ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|state                                                                               ;
; 36:1               ; 3 bits    ; 72 LEs        ; 42 LEs               ; 30 LEs                 ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m0|Mux6                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_dog1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2|altsyncram_bog1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_nec1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_0|altsyncram_cc41:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_aql1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_0|altsyncram_prg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_1|altsyncram_prg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_0|altsyncram_prg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_1|altsyncram_prg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_0|altsyncram_prg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_1|altsyncram_prg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_ic41:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_aql1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_ic41:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_0|altsyncram_h8u1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_0|altsyncram_pb71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_65m:auto_generated|altsyncram_1d81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; YES                   ; Untyped              ;
; GATE_LOCK_COUNTER             ; 1048575               ; Signed Integer       ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Signed Integer       ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Signed Integer       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 4                     ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; -2917                 ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 6                     ; Untyped              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone III           ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_gen:timerclk ;
+----------------+-----------------------+----------------------+
; Parameter Name ; Value                 ; Type                 ;
+----------------+-----------------------+----------------------+
; res            ; 21                    ; Signed Integer       ;
; phase          ; 000011000011011111011 ; Unsigned Binary      ;
+----------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fmlbrg:fmlbrg ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; fml_depth      ; 20    ; Signed Integer                    ;
; cache_depth    ; 10    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; depth          ; 6     ; Signed Integer                                         ;
; width          ; 12    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fmlbrg:fmlbrg|fmlbrg_datamem:datamem ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; depth          ; 9     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: csrbrg:csrbrg ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; IDLE           ; 00    ; Unsigned Binary                   ;
; DELAYACK1      ; 01    ; Unsigned Binary                   ;
; DELAYACK2      ; 10    ; Unsigned Binary                   ;
; ACK            ; 11    ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fmlarb:fmlarb ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; fml_depth      ; 23    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: hpdmc:hpdmc ;
+-------------------+-------+------------------------------+
; Parameter Name    ; Value ; Type                         ;
+-------------------+-------+------------------------------+
; csr_addr          ; 0     ; Unsigned Binary              ;
; sdram_depth       ; 23    ; Signed Integer               ;
; sdram_columndepth ; 8     ; Signed Integer               ;
; sdram_addrdepth   ; 12    ; Signed Integer               ;
+-------------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hpdmc:hpdmc|hpdmc_ctlif:ctlif ;
+-----------------+-------+--------------------------------------------------+
; Parameter Name  ; Value ; Type                                             ;
+-----------------+-------+--------------------------------------------------+
; csr_addr        ; 0     ; Unsigned Binary                                  ;
; sdram_addrdepth ; 12    ; Signed Integer                                   ;
+-----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hpdmc:hpdmc|hpdmc_mgmt:mgmt ;
+-------------------+-------+----------------------------------------------+
; Parameter Name    ; Value ; Type                                         ;
+-------------------+-------+----------------------------------------------+
; sdram_depth       ; 23    ; Signed Integer                               ;
; sdram_columndepth ; 8     ; Signed Integer                               ;
; sdram_addrdepth   ; 12    ; Signed Integer                               ;
+-------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hpdmc:hpdmc|hpdmc_busif:busif ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; sdram_depth    ; 23    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fml:vga ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; fml_depth      ; 20    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1 ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                      ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                      ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_dog1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 5                    ; Untyped                                             ;
; NUMWORDS_A                         ; 32                   ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 5                    ; Untyped                                             ;
; NUMWORDS_B                         ; 32                   ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_bog1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fml:vga|vga_lcd_fml:lcd ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; fml_depth      ; 20    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; aw             ; 9     ; Signed Integer                                                     ;
; dw             ; 12    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; fml_depth      ; 20    ; Signed Integer                                   ;
; cache_depth    ; 5     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; depth          ; 1     ; Signed Integer                                                        ;
; width          ; 17    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; depth          ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial:com1|serial_atx:atx ;
+-------------------+-------+---------------------------------------------+
; Parameter Name    ; Value ; Type                                        ;
+-------------------+-------+---------------------------------------------+
; RegisterInputData ; 1     ; Signed Integer                              ;
+-------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 1262                 ; Signed Integer                                                       ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                       ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                      ;
; CLOCK_CYCLES_FOR_15MS              ; 187500               ; Signed Integer                                                       ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                       ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                      ;
; CLOCK_CYCLES_FOR_2MS               ; 25000                ; Signed Integer                                                       ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                       ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                      ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                      ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                      ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                      ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                      ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                      ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                      ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                      ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2:ps2|ps2_keyb:keyb ;
+-----------------------------+-------+------------------------------+
; Parameter Name              ; Value ; Type                         ;
+-----------------------------+-------+------------------------------+
; TIMER_60USEC_VALUE_PP       ; 750   ; Signed Integer               ;
; TIMER_60USEC_BITS_PP        ; 10    ; Signed Integer               ;
; TIMER_5USEC_VALUE_PP        ; 60    ; Signed Integer               ;
; TIMER_5USEC_BITS_PP         ; 6     ; Signed Integer               ;
; TRAP_SHIFT_KEYS_PP          ; 0     ; Signed Integer               ;
; m1_rx_clk_h                 ; 1     ; Signed Integer               ;
; m1_rx_clk_l                 ; 0     ; Signed Integer               ;
; m1_rx_falling_edge_marker   ; 13    ; Signed Integer               ;
; m1_rx_rising_edge_marker    ; 14    ; Signed Integer               ;
; m1_tx_force_clk_l           ; 3     ; Signed Integer               ;
; m1_tx_first_wait_clk_h      ; 10    ; Signed Integer               ;
; m1_tx_first_wait_clk_l      ; 11    ; Signed Integer               ;
; m1_tx_reset_timer           ; 12    ; Signed Integer               ;
; m1_tx_wait_clk_h            ; 2     ; Signed Integer               ;
; m1_tx_clk_h                 ; 4     ; Signed Integer               ;
; m1_tx_clk_l                 ; 5     ; Signed Integer               ;
; m1_tx_wait_keyboard_ack     ; 6     ; Signed Integer               ;
; m1_tx_done_recovery         ; 7     ; Signed Integer               ;
; m1_tx_error_no_keyboard_ack ; 8     ; Signed Integer               ;
; m1_tx_rising_edge_marker    ; 9     ; Signed Integer               ;
+-----------------------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zet:zet|zet_core:core|zet_fetch:fetch ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; opcod_st       ; 000   ; Unsigned Binary                                           ;
; modrm_st       ; 001   ; Unsigned Binary                                           ;
; offse_st       ; 010   ; Unsigned Binary                                           ;
; immed_st       ; 011   ; Unsigned Binary                                           ;
; execu_st       ; 100   ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zet:zet|zet_core:core|zet_fetch:fetch|zet_nstate:nstate ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; opcod_st       ; 000   ; Unsigned Binary                                                             ;
; modrm_st       ; 001   ; Unsigned Binary                                                             ;
; offse_st       ; 010   ; Unsigned Binary                                                             ;
; immed_st       ; 011   ; Unsigned Binary                                                             ;
; execu_st       ; 100   ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; z_width        ; 34    ; Signed Integer                                                                                          ;
; d_width        ; 17    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; z_width        ; 34    ; Signed Integer                                                                                                             ;
; d_width        ; 17    ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_switch:wbs ;
+----------------+----------------------+--------------------+
; Parameter Name ; Value                ; Type               ;
+----------------+----------------------+--------------------+
; s0_addr_1      ; 01111111111110000000 ; Unsigned Binary    ;
; s0_mask_1      ; 11111111111110000000 ; Unsigned Binary    ;
; s1_addr_1      ; 01010000000000000000 ; Unsigned Binary    ;
; s1_mask_1      ; 11110000000000000000 ; Unsigned Binary    ;
; s1_addr_2      ; 10000000000111100000 ; Unsigned Binary    ;
; s1_mask_2      ; 10000111111111110000 ; Unsigned Binary    ;
; s2_addr_1      ; 10000000000111111100 ; Unsigned Binary    ;
; s2_mask_1      ; 10000111111111111100 ; Unsigned Binary    ;
; s3_addr_1      ; 10000000000000110000 ; Unsigned Binary    ;
; s3_mask_1      ; 10000111111111111101 ; Unsigned Binary    ;
; s4_addr_1      ; 10000000000010000000 ; Unsigned Binary    ;
; s4_mask_1      ; 10000111111111111111 ; Unsigned Binary    ;
; s5_addr_1      ; 10000111100010000000 ; Unsigned Binary    ;
; s5_mask_1      ; 10000111111111111110 ; Unsigned Binary    ;
; s6_addr_1      ; 10000111100100000000 ; Unsigned Binary    ;
; s6_mask_1      ; 10000111111111111000 ; Unsigned Binary    ;
; s7_addr_1      ; 10000000000000100000 ; Unsigned Binary    ;
; s7_mask_1      ; 10000111111111111110 ; Unsigned Binary    ;
; s8_addr_1      ; 10000000000100011100 ; Unsigned Binary    ;
; s8_mask_1      ; 10000111111111111110 ; Unsigned Binary    ;
; s9_addr_1      ; 10000000000100001000 ; Unsigned Binary    ;
; s9_mask_1      ; 10000111111111111000 ; Unsigned Binary    ;
; sA_addr_1      ; 10000111100110000000 ; Unsigned Binary    ;
; sA_mask_1      ; 10000111111110000000 ; Unsigned Binary    ;
; sA_addr_2      ; 00000000000000000000 ; Unsigned Binary    ;
; sA_mask_2      ; 10000000000000000000 ; Unsigned Binary    ;
+----------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 12                   ; Untyped                                                  ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                  ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 12                   ; Untyped                                                  ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_nec1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 12                   ; Untyped                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_cc41      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                        ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_aql1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                     ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                     ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                     ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                     ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_prg1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_1 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                     ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                     ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                     ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                     ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_prg1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_prg1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_prg1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_prg1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_prg1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                         ;
; WIDTHAD_A                          ; 9                    ; Untyped                                         ;
; NUMWORDS_A                         ; 512                  ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_ic41      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                        ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_aql1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                         ;
; WIDTHAD_A                          ; 9                    ; Untyped                                         ;
; NUMWORDS_A                         ; 512                  ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_ic41      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_h8u1      ; Untyped                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_0 ;
+------------------------------------+---------------------------------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                       ; Type                                                                                         ;
+------------------------------------+---------------------------------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                                                                                      ;
; OPERATION_MODE                     ; ROM                                         ; Untyped                                                                                      ;
; WIDTH_A                            ; 8                                           ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 12                                          ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 4096                                        ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                                                                                      ;
; WIDTH_B                            ; 1                                           ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 1                                           ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 1                                           ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                                           ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                                                                      ;
; INIT_FILE                          ; db/kotku.ram0_vga_char_rom_b82f6c8b.hdl.mif ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III                                 ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_pb71                             ; Untyped                                                                                      ;
+------------------------------------+---------------------------------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                               ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                            ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                            ;
; TAP_DISTANCE   ; 19             ; Untyped                                                                                                                                            ;
; WIDTH          ; 3              ; Untyped                                                                                                                                            ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER ; shift_taps_65m ; Untyped                                                                                                                                            ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                       ;
+------------------------------------------------+-------------+--------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTHA                                     ; 17          ; Untyped                                                                                    ;
; LPM_WIDTHB                                     ; 17          ; Untyped                                                                                    ;
; LPM_WIDTHP                                     ; 34          ; Untyped                                                                                    ;
; LPM_WIDTHR                                     ; 34          ; Untyped                                                                                    ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                    ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                    ;
; LATENCY                                        ; 0           ; Untyped                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                    ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                    ;
; CBXI_PARAMETER                                 ; mult_u4t    ; Untyped                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                    ;
+------------------------------------------------+-------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: serial:com1|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                            ;
; LPM_WIDTHD             ; 19             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_bjm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 16                                                                                                                             ;
; Entity Instance                           ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 16                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 8                                                                                                                              ;
;     -- NUMWORDS_B                         ; 16                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                       ;
; Entity Instance                           ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 8                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                       ;
; Entity Instance                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 12                                                                                                                             ;
;     -- NUMWORDS_A                         ; 512                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 12                                                                                                                             ;
;     -- NUMWORDS_B                         ; 512                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_0                                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                    ;
;     -- WIDTH_A                            ; 12                                                                                                                             ;
;     -- NUMWORDS_A                         ; 64                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0                                                      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 16                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 8                                                                                                                              ;
;     -- NUMWORDS_B                         ; 16                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_0                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 4                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 4                                                                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                       ;
; Entity Instance                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_1                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 4                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 4                                                                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                       ;
; Entity Instance                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_0                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 4                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 4                                                                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                       ;
; Entity Instance                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_1                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 4                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 4                                                                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                       ;
; Entity Instance                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_0                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 4                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 4                                                                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                       ;
; Entity Instance                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_1                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 4                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 4                                                                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                       ;
; Entity Instance                           ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0                                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0                                                      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 16                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 8                                                                                                                              ;
;     -- NUMWORDS_B                         ; 16                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0                                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_0                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 16                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 8                                                                                                                              ;
;     -- NUMWORDS_B                         ; 16                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                       ;
; Entity Instance                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                   ;
; Entity Instance            ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                   ;
;     -- TAP_DISTANCE        ; 19                                                                                                                                  ;
;     -- WIDTH               ; 3                                                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                   ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                    ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                        ;
; Entity Instance                       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                                                                                                       ;
;     -- LPM_WIDTHB                     ; 17                                                                                                       ;
;     -- LPM_WIDTHP                     ; 34                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                       ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_switch:wbs"                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; s2_adr_o[20..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_adr_o[20..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s5_adr_o[20..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s7_adr_o[20..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s8_adr_o[20..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s9_adr_o[20..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sB_dat_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; sB_dat_o        ; Output ; Info     ; Explicitly unconnected                                                              ;
; sB_adr_o        ; Output ; Info     ; Explicitly unconnected                                                              ;
; sB_sel_o        ; Output ; Info     ; Explicitly unconnected                                                              ;
; sB_we_o         ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_1:a3" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                                    ;
; in7  ; Input ; Info     ; Stuck at GND                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_1:a2" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                                    ;
; in3  ; Input ; Info     ; Stuck at GND                                                    ;
; in4  ; Input ; Info     ; Stuck at GND                                                    ;
; in7  ; Input ; Info     ; Stuck at GND                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_1:a1" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                                    ;
; in7  ; Input ; Info     ; Stuck at GND                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m1" ;
+------------+-------+----------+------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                    ;
+------------+-------+----------+------------------------------------------------------------+
; in0        ; Input ; Info     ; Stuck at GND                                               ;
; in1        ; Input ; Info     ; Stuck at GND                                               ;
; in4        ; Input ; Info     ; Stuck at GND                                               ;
; in5        ; Input ; Info     ; Stuck at GND                                               ;
; in6        ; Input ; Info     ; Stuck at GND                                               ;
; in7[15..4] ; Input ; Info     ; Stuck at GND                                               ;
+------------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m0" ;
+------------+-------+----------+------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                    ;
+------------+-------+----------+------------------------------------------------------------+
; in0[15..8] ; Input ; Info     ; Stuck at GND                                               ;
+------------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_othop:othop|zet_mux8_16:mux8_16" ;
+-----------+-------+----------+----------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                          ;
+-----------+-------+----------+----------------------------------------------------------------------------------+
; in6[9..8] ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                 ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------+
; div0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su"     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ena       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; s[17..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------+
; p[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+-----------+--------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_conv:conv|zet_mux8_16:mux8_16" ;
+-----------+-------+----------+--------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                        ;
+-----------+-------+----------+--------------------------------------------------------------------------------+
; in1[7..4] ; Input ; Info     ; Stuck at GND                                                                   ;
; in2[7..4] ; Input ; Info     ; Stuck at GND                                                                   ;
; in3       ; Input ; Info     ; Stuck at GND                                                                   ;
; in7       ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------+-------+----------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu" ;
+----------------+-------+----------+-----------------------------------------+
; Port           ; Type  ; Severity ; Details                                 ;
+----------------+-------+----------+-----------------------------------------+
; iflags[15..12] ; Input ; Info     ; Stuck at VCC                            ;
; iflags[5]      ; Input ; Info     ; Stuck at GND                            ;
; iflags[3]      ; Input ; Info     ; Stuck at GND                            ;
; iflags[1]      ; Input ; Info     ; Stuck at VCC                            ;
+----------------+-------+----------+-----------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "hex_display:hex16" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; en   ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sw_leds:sw_leds"                                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; leds_[13..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_abrgr:sd_brg"                                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; wbm_adr_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbm_dat_o[15..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbm_dat_i[15..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbm_tga_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer|timer_counter:cnt2" ;
+-------------+-------+----------+---------------------------+
; Port        ; Type  ; Severity ; Details                   ;
+-------------+-------+----------+---------------------------+
; cntnum[1]   ; Input ; Info     ; Stuck at VCC              ;
; cntnum[0]   ; Input ; Info     ; Stuck at GND              ;
; cw0[5..4]   ; Input ; Info     ; Stuck at VCC              ;
; cw0[2..1]   ; Input ; Info     ; Stuck at VCC              ;
; cw0[3]      ; Input ; Info     ; Stuck at GND              ;
; cw0[0]      ; Input ; Info     ; Stuck at GND              ;
; cr0[15..11] ; Input ; Info     ; Stuck at GND              ;
; cr0[9..8]   ; Input ; Info     ; Stuck at GND              ;
; cr0[2..1]   ; Input ; Info     ; Stuck at GND              ;
; cr0[10]     ; Input ; Info     ; Stuck at VCC              ;
; cr0[7]      ; Input ; Info     ; Stuck at VCC              ;
; cr0[6]      ; Input ; Info     ; Stuck at GND              ;
; cr0[5]      ; Input ; Info     ; Stuck at VCC              ;
; cr0[4]      ; Input ; Info     ; Stuck at GND              ;
; cr0[3]      ; Input ; Info     ; Stuck at VCC              ;
; cr0[0]      ; Input ; Info     ; Stuck at VCC              ;
+-------------+-------+----------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer|timer_counter:cnt1"                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; cntnum[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cntnum[0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cw0[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cw0[5]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; cw0[4]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cw0[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; cw0[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cr0[15..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cr0[3..2]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cr0[4]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cr0[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cr0[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; gate       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer|timer_counter:cnt0" ;
+-----------+-------+----------+-----------------------------+
; Port      ; Type  ; Severity ; Details                     ;
+-----------+-------+----------+-----------------------------+
; cntnum    ; Input ; Info     ; Stuck at GND                ;
; cw0[5..4] ; Input ; Info     ; Stuck at VCC                ;
; cw0[2..1] ; Input ; Info     ; Stuck at VCC                ;
; cw0[3]    ; Input ; Info     ; Stuck at GND                ;
; cw0[0]    ; Input ; Info     ; Stuck at GND                ;
; cr0       ; Input ; Info     ; Stuck at VCC                ;
; gate      ; Input ; Info     ; Stuck at VCC                ;
+-----------+-------+----------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2:ps2|ps2_keyb:keyb"                                                                          ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; rx_shifting_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; released         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse"                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; start_receiving_data   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wait_for_incoming_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial:com1|serial_arx:arx"                                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; rxd_endofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxd_idle        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem"                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; do2[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "vga_fml:vga|fmlbrg:vgafmlbrg" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; wb_adr_i[19..18] ; Input ; Info     ; Stuck at GND       ;
; wb_cti_i         ; Input ; Info     ; Stuck at GND       ;
; wb_tga_i         ; Input ; Info     ; Stuck at GND       ;
+------------------+-------+----------+--------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo" ;
+--------+--------+----------+-----------------------------------------------+
; Port   ; Type   ; Severity ; Details                                       ;
+--------+--------+----------+-----------------------------------------------+
; aclr   ; Input  ; Info     ; Stuck at VCC                                  ;
; aempty ; Output ; Info     ; Explicitly unconnected                        ;
; afull  ; Output ; Info     ; Explicitly unconnected                        ;
+--------+--------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar" ;
+-------------------+-------+----------+--------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                            ;
+-------------------+-------+----------+--------------------------------------------------------------------+
; attr_plane_enable ; Input ; Info     ; Stuck at VCC                                                       ;
+-------------------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_abrg:vga_brg"                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; wbm_adr_o[19..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hpdmc:hpdmc"                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; sdram_dqm ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "fmlarb:fmlarb"                   ;
+----------------+--------+----------+------------------------+
; Port           ; Type   ; Severity ; Details                ;
+----------------+--------+----------+------------------------+
; m0_adr[22..21] ; Input  ; Info     ; Stuck at GND           ;
; m0_adr[20]     ; Input  ; Info     ; Stuck at VCC           ;
; m1_adr[22..20] ; Input  ; Info     ; Stuck at GND           ;
; m2_adr[22..21] ; Input  ; Info     ; Stuck at GND           ;
; m2_adr[20]     ; Input  ; Info     ; Stuck at VCC           ;
; m3_adr[20..0]  ; Input  ; Info     ; Stuck at GND           ;
; m3_adr[22]     ; Input  ; Info     ; Stuck at GND           ;
; m3_adr[21]     ; Input  ; Info     ; Stuck at VCC           ;
; m3_stb         ; Input  ; Info     ; Stuck at GND           ;
; m3_we          ; Input  ; Info     ; Stuck at GND           ;
; m3_ack         ; Output ; Info     ; Explicitly unconnected ;
; m3_sel         ; Input  ; Info     ; Stuck at GND           ;
; m3_di          ; Input  ; Info     ; Stuck at GND           ;
; m3_do          ; Output ; Info     ; Explicitly unconnected ;
; m4_adr[21..20] ; Input  ; Info     ; Stuck at VCC           ;
; m4_adr[19..0]  ; Input  ; Info     ; Stuck at GND           ;
; m4_adr[22]     ; Input  ; Info     ; Stuck at GND           ;
; m4_stb         ; Input  ; Info     ; Stuck at GND           ;
; m4_we          ; Input  ; Info     ; Stuck at GND           ;
; m4_ack         ; Output ; Info     ; Explicitly unconnected ;
; m4_sel         ; Input  ; Info     ; Stuck at GND           ;
; m4_di          ; Input  ; Info     ; Stuck at GND           ;
; m4_do          ; Output ; Info     ; Explicitly unconnected ;
; m5_adr[21..0]  ; Input  ; Info     ; Stuck at GND           ;
; m5_adr[22]     ; Input  ; Info     ; Stuck at VCC           ;
; m5_stb         ; Input  ; Info     ; Stuck at GND           ;
; m5_we          ; Input  ; Info     ; Stuck at GND           ;
; m5_ack         ; Output ; Info     ; Explicitly unconnected ;
; m5_sel         ; Input  ; Info     ; Stuck at GND           ;
; m5_di          ; Input  ; Info     ; Stuck at GND           ;
; m5_do          ; Output ; Info     ; Explicitly unconnected ;
+----------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_abrgr:wb_csrbrg"                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; wbm_adr_o[19..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbm_sel_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbm_tga_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem"                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; do2[10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "fmlbrg:fmlbrg"             ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; wb_cti_i ; Input  ; Info     ; Stuck at GND           ;
; dcb_stb  ; Input  ; Info     ; Stuck at GND           ;
; dcb_adr  ; Input  ; Info     ; Stuck at GND           ;
; dcb_dat  ; Output ; Info     ; Explicitly unconnected ;
; dcb_hit  ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flash16:flash16"                                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; flash_we_n_  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flash_rst_n_ ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll"                                                        ;
+------+---------+------------------+--------------------------------------------------------+
; Port ; Type    ; Severity         ; Details                                                ;
+------+---------+------------------+--------------------------------------------------------+
; c1   ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+------+---------+------------------+--------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:49     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Apr  7 14:25:15 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kotku -c kotku
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/vga/rtl/vga_write_iface.v
    Info (12023): Found entity 1: vga_write_iface
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/vga/rtl/vga_read_iface.v
    Info (12023): Found entity 1: vga_read_iface
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/vga/rtl/vga_mem_arbitrer.v
    Info (12023): Found entity 1: vga_mem_arbitrer
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/vga/rtl/vga_cpu_mem_iface.v
    Info (12023): Found entity 1: vga_cpu_mem_iface
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/vga/rtl/vga_config_iface.v
    Info (12023): Found entity 1: vga_config_iface
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/vga/rtl/vga_char_rom.v
    Info (12023): Found entity 1: vga_char_rom
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/vga/rtl/vga_c4_iface.v
    Info (12023): Found entity 1: vga_c4_iface
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_text_mode_fml.v
    Info (12023): Found entity 1: vga_text_mode_fml
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_planar_fml.v
    Info (12023): Found entity 1: vga_planar_fml
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_linear_fml.v
    Info (12023): Found entity 1: vga_linear_fml
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_sequencer_fml.v
    Info (12023): Found entity 1: vga_sequencer_fml
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_palette_regs_fml.v
    Info (12023): Found entity 1: vga_palette_regs_fml
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_pal_dac_fml.v
    Info (12023): Found entity 1: vga_pal_dac_fml
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_lcd_fml.v
    Info (12023): Found entity 1: vga_lcd_fml
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_fml.v
    Info (12023): Found entity 1: vga_fml
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_fifo.v
    Info (12023): Found entity 1: vga_fifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_dac_regs_fml.v
    Info (12023): Found entity 1: vga_dac_regs_fml
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/vga/rtl/fml/vga_crtc_fml.v
    Info (12023): Found entity 1: vga_crtc_fml
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/wb_switch/wb_switch.v
    Info (12023): Found entity 1: wb_switch
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/flash/bootrom.v
    Info (12023): Found entity 1: bootrom
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/flash/flash16.v
    Info (12023): Found entity 1: flash16
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/speaker/bare/speaker.v
    Info (12023): Found entity 1: speaker
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/serial/rtl/serial_atx.v
    Info (12023): Found entity 1: serial_atx
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/serial/rtl/serial_arx.v
    Info (12023): Found entity 1: serial_arx
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/serial/rtl/serial.v
    Info (12023): Found entity 1: serial
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/timer/rtl/clk_gen.v
    Info (12023): Found entity 1: clk_gen
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/ps2/rtl/ps2_mouse_nofifo.v
    Info (12023): Found entity 1: ps2_mouse_nofifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/ps2/rtl/ps2_mouse_datain.v
    Info (12023): Found entity 1: ps2_mouse_datain
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/ps2/rtl/ps2_mouse_cmdout.v
    Info (12023): Found entity 1: ps2_mouse_cmdout
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/ps2/rtl/ps2_mouse.v
    Info (12023): Found entity 1: ps2_mouse
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/ps2/rtl/ps2_keyb_xtcodes.v
    Info (12023): Found entity 1: ps2_keyb_xtcodes
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/ps2/rtl/ps2_keyb.v
    Info (12023): Found entity 1: ps2_keyb
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/ps2/rtl/ps2.v
    Info (12023): Found entity 1: ps2
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/sound/rtl/sound_dac8.v
    Info (12023): Found entity 1: sound_dac8
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/sound/rtl/sound.v
    Info (12023): Found entity 1: sound
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v
    Info (12023): Found entity 1: kotku
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/boards/altera-de0/rtl/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/pic/rtl/simple_pic.v
    Info (12023): Found entity 1: simple_pic
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/gpio/rtl/sw_leds.v
    Info (12023): Found entity 1: sw_leds
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/gpio/rtl/hex_display.v
    Info (12023): Found entity 1: hex_display
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/gpio/rtl/seg_7.v
    Info (12023): Found entity 1: seg_7
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/timer/rtl/timer.v
    Info (12023): Found entity 1: timer
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/timer/rtl/timer_counter.v
    Info (12023): Found entity 1: timer_counter
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/wb_abrg/wb_abrgr.v
    Info (12023): Found entity 1: wb_abrgr
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/hpdmc_sdr16/rtl/hpdmc_sdrio.v
    Info (12023): Found entity 1: hpdmc_sdrio
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/hpdmc_sdr16/rtl/hpdmc_banktimer.v
    Info (12023): Found entity 1: hpdmc_banktimer
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/hpdmc_sdr16/rtl/hpdmc_busif.v
    Info (12023): Found entity 1: hpdmc_busif
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/hpdmc_sdr16/rtl/hpdmc_ctlif.v
    Info (12023): Found entity 1: hpdmc_ctlif
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/hpdmc_sdr16/rtl/hpdmc_datactl.v
    Info (12023): Found entity 1: hpdmc_datactl
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/hpdmc_sdr16/rtl/hpdmc_mgmt.v
    Info (12023): Found entity 1: hpdmc_mgmt
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/hpdmc_sdr16/rtl/hpdmc.v
    Info (12023): Found entity 1: hpdmc
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/fmlarb/rtl/fmlarb.v
    Info (12023): Found entity 1: fmlarb
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/fmlbrg/rtl/fmlbrg_datamem.v
    Info (12023): Found entity 1: fmlbrg_datamem
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/fmlbrg/rtl/fmlbrg_tagmem.v
    Info (12023): Found entity 1: fmlbrg_tagmem
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/fmlbrg/rtl/fmlbrg.v
    Info (12023): Found entity 1: fmlbrg
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/csrbrg/rtl/csrbrg.v
    Info (12023): Found entity 1: csrbrg
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/wb_abrg/wb_abrg.v
    Info (12023): Found entity 1: wb_abrg
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/sdspi/rtl/sdspi.v
    Info (12023): Found entity 1: sdspi
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_wb_master.v
    Info (12023): Found entity 1: zet_wb_master
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_shrot.v
    Info (12023): Found entity 1: zet_shrot
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_rxr16.v
    Info (12023): Found entity 1: zet_rxr16
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_rxr8.v
    Info (12023): Found entity 1: zet_rxr8
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_regfile.v
    Info (12023): Found entity 1: zet_regfile
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_othop.v
    Info (12023): Found entity 1: zet_othop
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_opcode_deco.v
    Info (12023): Found entity 1: zet_opcode_deco
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_nstate.v
    Info (12023): Found entity 1: zet_nstate
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_next_or_not.v
    Info (12023): Found entity 1: zet_next_or_not
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_mux8_16.v
    Info (12023): Found entity 1: zet_mux8_16
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_mux8_1.v
    Info (12023): Found entity 1: zet_mux8_1
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_muldiv.v
    Info (12023): Found entity 1: zet_muldiv
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_micro_rom.v
    Info (12023): Found entity 1: zet_micro_rom
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_micro_data.v
    Info (12023): Found entity 1: zet_micro_data
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_memory_regs.v
    Info (12023): Found entity 1: zet_memory_regs
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_jmp_cond.v
    Info (12023): Found entity 1: zet_jmp_cond
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_fulladd16.v
    Info (12023): Found entity 1: zet_fulladd16
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_fetch.v
    Info (12023): Found entity 1: zet_fetch
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_exec.v
    Info (12023): Found entity 1: zet_exec
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_div_uu.v
    Info (12023): Found entity 1: zet_div_uu
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_div_su.v
    Info (12023): Found entity 1: zet_div_su
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_decode.v
    Info (12023): Found entity 1: zet_decode
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_core.v
    Info (12023): Found entity 1: zet_core
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_conv.v
    Info (12023): Found entity 1: zet_conv
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_bitlog.v
    Info (12023): Found entity 1: zet_bitlog
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_arlog.v
    Info (12023): Found entity 1: zet_arlog
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_alu.v
    Info (12023): Found entity 1: zet_alu
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet_addsub.v
    Info (12023): Found entity 1: zet_addsub
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/zet.v
    Info (12023): Found entity 1: zet
Info (12021): Found 1 design units, including 1 entities, in source file /home/merck/Projects/zet131/cores/zet/rtl/altera/zet_signmul17.v
    Info (12023): Found entity 1: zet_signmul17
Info (12127): Elaborating entity "kotku" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "-2917"
    Info (12134): Parameter "clk2_divide_by" = "4"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_counter" = "1048575"
    Info (12134): Parameter "gate_lock_signal" = "YES"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "clk_gen" for hierarchy "clk_gen:timerclk"
Info (12128): Elaborating entity "bootrom" for hierarchy "bootrom:bootrom"
Info (12128): Elaborating entity "flash16" for hierarchy "flash16:flash16"
Info (12128): Elaborating entity "wb_abrgr" for hierarchy "wb_abrgr:wb_fmlbrg"
Info (12128): Elaborating entity "fmlbrg" for hierarchy "fmlbrg:fmlbrg"
Info (12128): Elaborating entity "fmlbrg_tagmem" for hierarchy "fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem"
Info (12128): Elaborating entity "fmlbrg_datamem" for hierarchy "fmlbrg:fmlbrg|fmlbrg_datamem:datamem"
Info (12128): Elaborating entity "csrbrg" for hierarchy "csrbrg:csrbrg"
Info (12128): Elaborating entity "fmlarb" for hierarchy "fmlarb:fmlarb"
Info (10264): Verilog HDL Case Statement information at fmlarb.v(105): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at fmlarb.v(161): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at fmlarb.v(217): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "hpdmc" for hierarchy "hpdmc:hpdmc"
Info (12128): Elaborating entity "hpdmc_ctlif" for hierarchy "hpdmc:hpdmc|hpdmc_ctlif:ctlif"
Info (12128): Elaborating entity "hpdmc_mgmt" for hierarchy "hpdmc:hpdmc|hpdmc_mgmt:mgmt"
Info (12128): Elaborating entity "hpdmc_busif" for hierarchy "hpdmc:hpdmc|hpdmc_busif:busif"
Info (12128): Elaborating entity "hpdmc_datactl" for hierarchy "hpdmc:hpdmc|hpdmc_datactl:datactl"
Info (12128): Elaborating entity "hpdmc_banktimer" for hierarchy "hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0"
Info (12128): Elaborating entity "hpdmc_sdrio" for hierarchy "hpdmc:hpdmc|hpdmc_sdrio:sdrio"
Info (12128): Elaborating entity "wb_abrg" for hierarchy "wb_abrg:vga_brg"
Info (12128): Elaborating entity "vga_fml" for hierarchy "vga_fml:vga"
Info (12128): Elaborating entity "vga_config_iface" for hierarchy "vga_fml:vga|vga_config_iface:config_iface"
Info (276024): Pass-through logic not created for RAM node "vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1"
Info (276024): Pass-through logic not created for RAM node "vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1"
Info (12130): Elaborated megafunction instantiation "vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1"
Info (12133): Instantiated megafunction "vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dog1.tdf
    Info (12023): Found entity 1: altsyncram_dog1
Info (12128): Elaborating entity "altsyncram_dog1" for hierarchy "vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_dog1:auto_generated"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2"
Info (12130): Elaborated megafunction instantiation "vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2"
Info (12133): Instantiated megafunction "vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bog1.tdf
    Info (12023): Found entity 1: altsyncram_bog1
Info (12128): Elaborating entity "altsyncram_bog1" for hierarchy "vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2|altsyncram_bog1:auto_generated"
Info (12128): Elaborating entity "vga_lcd_fml" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd"
Info (12128): Elaborating entity "vga_crtc_fml" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc"
Info (12128): Elaborating entity "vga_sequencer_fml" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer"
Info (12128): Elaborating entity "vga_text_mode_fml" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode"
Info (12128): Elaborating entity "vga_char_rom" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom"
Info (12128): Elaborating entity "vga_planar_fml" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar"
Info (12128): Elaborating entity "vga_linear_fml" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear"
Info (12128): Elaborating entity "vga_fifo" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo"
Warning (10230): Verilog HDL assignment warning at vga_fifo.v(236): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_fifo.v(238): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "vga_pal_dac_fml" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac"
Info (12128): Elaborating entity "vga_palette_regs_fml" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs"
Info (12128): Elaborating entity "vga_dac_regs_fml" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs"
Info (12128): Elaborating entity "vga_cpu_mem_iface" for hierarchy "vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface"
Info (12128): Elaborating entity "vga_read_iface" for hierarchy "vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface"
Info (12128): Elaborating entity "vga_write_iface" for hierarchy "vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface"
Info (12128): Elaborating entity "vga_c4_iface" for hierarchy "vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface"
Info (12128): Elaborating entity "fmlbrg" for hierarchy "vga_fml:vga|fmlbrg:vgafmlbrg"
Info (12128): Elaborating entity "fmlbrg_tagmem" for hierarchy "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem"
Info (12128): Elaborating entity "fmlbrg_datamem" for hierarchy "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem"
Info (12128): Elaborating entity "serial" for hierarchy "serial:com1"
Info (12128): Elaborating entity "serial_arx" for hierarchy "serial:com1|serial_arx:arx"
Info (12128): Elaborating entity "serial_atx" for hierarchy "serial:com1|serial_atx:atx"
Info (12128): Elaborating entity "sound" for hierarchy "sound:sound"
Info (12128): Elaborating entity "sound_dac8" for hierarchy "sound:sound|sound_dac8:left"
Info (12128): Elaborating entity "ps2" for hierarchy "ps2:ps2"
Info (12128): Elaborating entity "ps2_mouse_nofifo" for hierarchy "ps2:ps2|ps2_mouse_nofifo:mouse_nofifo"
Info (12128): Elaborating entity "ps2_mouse" for hierarchy "ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse"
Info (12128): Elaborating entity "ps2_mouse_cmdout" for hierarchy "ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout"
Info (12128): Elaborating entity "ps2_mouse_datain" for hierarchy "ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain"
Info (12128): Elaborating entity "ps2_keyb" for hierarchy "ps2:ps2|ps2_keyb:keyb"
Info (12128): Elaborating entity "ps2_keyb_xtcodes" for hierarchy "ps2:ps2|ps2_keyb:keyb|ps2_keyb_xtcodes:keyb_xtcodes"
Info (12128): Elaborating entity "speaker" for hierarchy "speaker:speaker"
Info (12128): Elaborating entity "timer" for hierarchy "timer:timer"
Info (12128): Elaborating entity "timer_counter" for hierarchy "timer:timer|timer_counter:cnt0"
Info (12128): Elaborating entity "simple_pic" for hierarchy "simple_pic:pic0"
Info (12128): Elaborating entity "sdspi" for hierarchy "sdspi:sdspi"
Info (12128): Elaborating entity "sw_leds" for hierarchy "sw_leds:sw_leds"
Info (12128): Elaborating entity "hex_display" for hierarchy "hex_display:hex16"
Info (12128): Elaborating entity "seg_7" for hierarchy "hex_display:hex16|seg_7:hex_group0"
Info (12128): Elaborating entity "zet" for hierarchy "zet:zet"
Info (12128): Elaborating entity "zet_core" for hierarchy "zet:zet|zet_core:core"
Info (12128): Elaborating entity "zet_fetch" for hierarchy "zet:zet|zet_core:core|zet_fetch:fetch"
Info (12128): Elaborating entity "zet_next_or_not" for hierarchy "zet:zet|zet_core:core|zet_fetch:fetch|zet_next_or_not:next_or_not"
Info (12128): Elaborating entity "zet_nstate" for hierarchy "zet:zet|zet_core:core|zet_fetch:fetch|zet_nstate:nstate"
Info (12128): Elaborating entity "zet_decode" for hierarchy "zet:zet|zet_core:core|zet_decode:decode"
Info (12128): Elaborating entity "zet_opcode_deco" for hierarchy "zet:zet|zet_core:core|zet_decode:decode|zet_opcode_deco:opcode_deco"
Info (12128): Elaborating entity "zet_memory_regs" for hierarchy "zet:zet|zet_core:core|zet_decode:decode|zet_opcode_deco:opcode_deco|zet_memory_regs:memory_regs"
Info (12128): Elaborating entity "zet_micro_data" for hierarchy "zet:zet|zet_core:core|zet_micro_data:micro_data"
Info (12128): Elaborating entity "zet_micro_rom" for hierarchy "zet:zet|zet_core:core|zet_micro_data:micro_data|zet_micro_rom:micro_rom"
Info (12128): Elaborating entity "zet_exec" for hierarchy "zet:zet|zet_core:core|zet_exec:exec"
Info (12128): Elaborating entity "zet_alu" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu"
Info (12128): Elaborating entity "zet_addsub" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_addsub:addsub"
Info (12128): Elaborating entity "zet_fulladd16" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_addsub:addsub|zet_fulladd16:fulladd16"
Info (12128): Elaborating entity "zet_conv" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_conv:conv"
Info (12128): Elaborating entity "zet_mux8_16" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_conv:conv|zet_mux8_16:mux8_16"
Info (12128): Elaborating entity "zet_muldiv" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv"
Info (12128): Elaborating entity "zet_signmul17" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17"
Info (12128): Elaborating entity "zet_div_su" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su"
Info (12128): Elaborating entity "zet_div_uu" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider"
Info (12128): Elaborating entity "zet_bitlog" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_bitlog:bitlog"
Info (12128): Elaborating entity "zet_arlog" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_arlog:arlog"
Info (12128): Elaborating entity "zet_shrot" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot"
Info (12128): Elaborating entity "zet_rxr8" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|zet_rxr8:rxr8"
Info (12128): Elaborating entity "zet_rxr16" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|zet_rxr16:rxr16"
Info (12128): Elaborating entity "zet_othop" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_othop:othop"
Info (12128): Elaborating entity "zet_mux8_1" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_1:a1"
Info (12128): Elaborating entity "zet_regfile" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile"
Info (12128): Elaborating entity "zet_jmp_cond" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_jmp_cond:jmp_cond"
Info (12128): Elaborating entity "zet_wb_master" for hierarchy "zet:zet|zet_wb_master:wb_master"
Info (10264): Verilog HDL Case Statement information at zet_wb_master.v(107): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at zet_wb_master.v(120): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "wb_switch" for hierarchy "wb_switch:wbs"
Info (276024): Pass-through logic not created for RAM node "vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|mem_rtl_0"
Info (276024): Pass-through logic not created for RAM node "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|ram0_rtl_0"
Info (276024): Pass-through logic not created for RAM node "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|red_dac_rtl_1"
Info (276024): Pass-through logic not created for RAM node "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|green_dac_rtl_1"
Info (276024): Pass-through logic not created for RAM node "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|blue_dac_rtl_1"
Info (276024): Pass-through logic not created for RAM node "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|ram1_rtl_0"
Info (276014): Found 6 instances of uninferred RAM logic
    Info (276007): RAM logic "zet:zet|zet_core:core|zet_micro_data:micro_data|zet_micro_rom:micro_rom|rom" is uninferred due to asynchronous read logic
    Info (276004): RAM logic "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags" is uninferred due to inappropriate RAM size
    Info (276007): RAM logic "fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|tags" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "ps2:ps2|ps2_keyb:keyb|ps2_keyb_xtcodes:keyb_xtcodes|rom" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "fmlbrg:fmlbrg|fmlbrg_datamem:datamem|ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "fmlbrg:fmlbrg|fmlbrg_datamem:datamem|ram1" is uninferred due to asynchronous read logic
Info (19000): Inferred 15 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|red_dac_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|red_dac_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|green_dac_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|green_dac_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|blue_dac_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|blue_dac_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fmlbrg:fmlbrg|fmlbrg_datamem:datamem|ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|ram1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fmlbrg:fmlbrg|fmlbrg_datamem:datamem|ram1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/kotku.ram0_vga_char_rom_b82f6c8b.hdl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|ovf_pipe_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 19
        Info (286033): Parameter WIDTH set to 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "serial:com1|Div0"
Info (12130): Elaborated megafunction instantiation "vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nec1.tdf
    Info (12023): Found entity 1: altsyncram_nec1
Info (12130): Elaborated megafunction instantiation "fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_0"
Info (12133): Instantiated megafunction "fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cc41.tdf
    Info (12023): Found entity 1: altsyncram_cc41
Info (12130): Elaborated megafunction instantiation "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0"
Info (12133): Instantiated megafunction "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aql1.tdf
    Info (12023): Found entity 1: altsyncram_aql1
Info (12130): Elaborated megafunction instantiation "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_0"
Info (12133): Instantiated megafunction "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_prg1.tdf
    Info (12023): Found entity 1: altsyncram_prg1
Info (12130): Elaborated megafunction instantiation "fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0"
Info (12133): Instantiated megafunction "fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ic41.tdf
    Info (12023): Found entity 1: altsyncram_ic41
Info (12130): Elaborated megafunction instantiation "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_0"
Info (12133): Instantiated megafunction "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h8u1.tdf
    Info (12023): Found entity 1: altsyncram_h8u1
Info (12130): Elaborated megafunction instantiation "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/kotku.ram0_vga_char_rom_b82f6c8b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pb71.tdf
    Info (12023): Found entity 1: altsyncram_pb71
Info (12130): Elaborated megafunction instantiation "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0"
Info (12133): Instantiated megafunction "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "19"
    Info (12134): Parameter "WIDTH" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_65m.tdf
    Info (12023): Found entity 1: shift_taps_65m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1d81.tdf
    Info (12023): Found entity 1: altsyncram_1d81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lpf.tdf
    Info (12023): Found entity 1: cntr_lpf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12130): Elaborated megafunction instantiation "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_u4t.tdf
    Info (12023): Found entity 1: mult_u4t
Info (12130): Elaborated megafunction instantiation "serial:com1|lpm_divide:Div0"
Info (12133): Instantiated megafunction "serial:com1|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "19"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bjm.tdf
    Info (12023): Found entity 1: lpm_divide_bjm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_h9f.tdf
    Info (12023): Found entity 1: alt_u_div_h9f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 60 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][16]~350"
Info (144001): Generated suppressed messages file /home/merck/Projects/zet131/boards/altera-de0/syn/kotku.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 11873 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 103 output pins
    Info (21060): Implemented 19 bidirectional pins
    Info (21061): Implemented 11605 logic cells
    Info (21064): Implemented 115 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 857 megabytes
    Info: Processing ended: Tue Apr  7 14:26:10 2015
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:00:54


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/merck/Projects/zet131/boards/altera-de0/syn/kotku.map.smsg.


