<!DOCTYPE html>
<html>

<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <title> üìö AS Manual </title>
    <link href="./index.css" rel="stylesheet">
</head>

<body>
    <header class="nav-header">
        <a href="./index.html" class="home-button">üè† Home</a>
    </header>
    <article>
        <div><h1>üìö AS Manual</h1><blockquote>*Beautiful, readable documentation for command-line tools*</blockquote><hr></hr><p>[<a href="./AS.html">AS(1)</a>](AS.html)                                                                                      GNU Development Tools                                                                                      [<a href="./AS.html">AS(1)</a>](AS.html)</p><h2>üìë Table of Contents</h2><p>- <a href="#name">Name</a>   - <a href="#library">Library</a> - <a href="#synopsis">Synopsis</a> - <a href="#description">Description</a>   - <a href="#return-value">Return Value</a>   - <a href="#errors">Errors</a>   - <a href="#versions">Versions</a>   - <a href="#standards">Standards</a>   - <a href="#history">History</a>   - <a href="#notes">Notes</a>   - <a href="#bugs">Bugs</a> - <a href="#see-also">See Also</a> - <a href="#name">Name</a>   - <a href="#library">Library</a> - <a href="#synopsis">Synopsis</a> - <a href="#description">Description</a>   - <a href="#return-value">Return Value</a>   - <a href="#errors">Errors</a>   - <a href="#standards">Standards</a>   - <a href="#posix.1-2008.">Posix.1-2008.</a>   - <a href="#history">History</a>   - <a href="#posix.1-2001.">Posix.1-2001.</a>   - <a href="#notes">Notes</a>   - <a href="#bugs">Bugs</a> - <a href="#see-also">See Also</a> - <a href="#name">Name</a> - <a href="#synopsis">Synopsis</a> - <a href="#description">Description</a>   - <a href="#author">Author</a>   - <a href="#reporting-bugs">Reporting Bugs</a>   - <a href="#copyright">Copyright</a> - <a href="#see-also">See Also</a> - <a href="#name">Name</a> - <a href="#synopsis">Synopsis</a> - <a href="#description">Description</a>   - <a href="#author">Author</a>   - <a href="#reporting-bugs">Reporting Bugs</a>   - <a href="#copyright">Copyright</a> - <a href="#see-also">See Also</a> - <a href="#name">Name</a> - <a href="#synopsis">Synopsis</a> - <a href="#description">Description</a> - <a href="#options">Options</a> - <a href="#authors">Authors</a> - <a href="#see-also">See Also</a>   - <a href="#reporting-bugs">Reporting Bugs</a>   - <a href="#availability">Availability</a> - <a href="#name">Name</a>   - <a href="#library">Library</a> - <a href="#synopsis">Synopsis</a> - <a href="#description">Description</a>   - <a href="#return-value">Return Value</a>   - <a href="#errors">Errors</a>   - <a href="#standards">Standards</a>   - <a href="#posix.1-2008.">Posix.1-2008.</a>   - <a href="#history">History</a>   - <a href="#notes">Notes</a>   - <a href="#bugs">Bugs</a> - <a href="#see-also">See Also</a> - <a href="#name">Name</a>   - <a href="#library">Library</a> - <a href="#synopsis">Synopsis</a> - <a href="#description">Description</a>   - <a href="#return-value">Return Value</a>   - <a href="#errors">Errors</a>   - <a href="#standards">Standards</a>   - <a href="#history">History</a>   - <a href="#notes">Notes</a>   - <a href="#bugs">Bugs</a> - <a href="#see-also">See Also</a> - <a href="#name">Name</a>   - <a href="#library">Library</a> - <a href="#synopsis">Synopsis</a> - <a href="#description">Description</a>   - <a href="#return-value">Return Value</a>   - <a href="#errors">Errors</a> - <a href="#files">Files</a>   - <a href="#attributes">Attributes</a>   - <a href="#standards">Standards</a>   - <a href="#history">History</a> - <a href="#see-also">See Also</a> - <a href="#name">Name</a>   - <a href="#library">Library</a> - <a href="#synopsis">Synopsis</a> - <a href="#description">Description</a>   - <a href="#return-value">Return Value</a>   - <a href="#errors">Errors</a>   - <a href="#standards">Standards</a>   - <a href="#history">History</a>   - <a href="#notes">Notes</a>   - <a href="#bugs">Bugs</a> - <a href="#see-also">See Also</a> - <a href="#name">Name</a> - <a href="#synopsis">Synopsis</a>   - <a href="#target">Target</a> - <a href="#description">Description</a> - <a href="#options">Options</a> - <a href="#see-also">See Also</a>   - <a href="#copyright">Copyright</a></p><h2 id="name">Name</h2><pre><code>AS - the portable GNU assembler.
</code></pre><h2 id="synopsis">Synopsis</h2><pre><code>as [-a[cdghilns][=file]]
 [--alternate]
 [--compress-debug-sections] [--nocompress-debug-sections]
 [-D]
 [--dump-config]
 [--debug-prefix-map old=new]
 [--defsym sym=val]
 [--elf-stt-common=[no|yes]]
 [--emulation=name]
 [-f]
 [-g] [--gstabs] [--gstabs+]
 [--gdwarf-<N>] [--gdwarf-sections]
 [--gdwarf-cie-version=VERSION]
 [--generate-missing-build-notes=[no|yes]]
 [--gsframe]
 [--hash-size=N]
 [--help] [--target-help]
 [-I dir]
 [-J]
 [-K]
 [--keep-locals]
 [-L]
 [--listing-lhs-width=NUM]
 [--listing-lhs-width2=NUM]
 [--listing-rhs-width=NUM]
 [--listing-cont-lines=NUM]
 [--multibyte-handling=[allow|warn|warn-sym-only]]
 [--no-pad-sections]
 [-o objfile] [-R]
 [--scfi=experimental]
 [--sectname-subst]
 [--size-check=[error|warning]]
 [--statistics]
 [-v] [-version] [--version]
 [-W] [--warn] [--fatal-warnings] [-w] [-x]
 [-Z] [@FILE]
 [target-options]
 [--|files ...]
</code></pre><h3 id="target">Target</h3><p>` Target AArch64 options:    [-EB|-EL]    [-mabi=ABI]</p><p>Target Alpha options:    [-mcpu]    [-mdebug | -no-mdebug]    [-replace | -noreplace]    [-relax] [-g] [-Gsize]    [-F] [-32addr]</p><p>Target ARC options:    [-mcpu=cpu]    [-mA6|-mARC600|-mARC601|-mA7|-mARC700|-mEM|-mHS]    [-mcode-density]    [-mrelax]    [-EB|-EL]</p><p>Target ARM options:    [-mcpu=processor[+extension...]]    [-march=architecture[+extension...]]    [-mfpu=floating-point-format]    [-mfloat-abi=abi]    [-meabi=ver]    [-mthumb]    [-EB|-EL]    [-mapcs-32|-mapcs-26|-mapcs-float|     -mapcs-reentrant]    [-mthumb-interwork] [-k]</p><p>Target Blackfin options:    [-mcpu=processor[-sirevision]]    [-mfdpic]    [-mno-fdpic]    [-mnopic]</p><p>Target BPF options:    [-EL] [-EB]</p><p>Target CRIS options:    [--underscore | --no-underscore]    [--pic] [-N]    [--emulation=criself | --emulation=crisaout]    [--march=v0_v10 | --march=v10 | --march=v32 | --march=common_v10_v32]</p><p>Target C-SKY options:    [-march=arch] [-mcpu=cpu]    [-EL] [-mlittle-endian] [-EB] [-mbig-endian]    [-fpic] [-pic]    [-mljump] [-mno-ljump]    [-force2bsr] [-mforce2bsr] [-no-force2bsr] [-mno-force2bsr]    [-jsri2bsr] [-mjsri2bsr] [-no-jsri2bsr ] [-mno-jsri2bsr]    [-mnolrw ] [-mno-lrw]    [-melrw] [-mno-elrw]    [-mlaf ] [-mliterals-after-func]    [-mno-laf] [-mno-literals-after-func]    [-mlabr] [-mliterals-after-br]    [-mno-labr] [-mnoliterals-after-br]    [-mistack] [-mno-istack]    [-mhard-float] [-mmp] [-mcp] [-mcache]    [-msecurity] [-mtrust]    [-mdsp] [-medsp] [-mvdsp]</p><p>Target D10V options:    [-O]</p><p>Target D30V options:    [-O|-n|-N]</p><p>Target EPIPHANY options:    [-mepiphany|-mepiphany16]</p><p>Target H8/300 options:    [-h-tick-hex]</p><p>Target i386 options:    [--32|--x32|--64] [-n]    [-march=CPU[+EXTENSION...]] [-mtune=CPU]</p><p>Target IA-64 options:    [-mconstant-gp|-mauto-pic]    [-milp32|-milp64|-mlp64|-mp64]    [-mle|mbe]    [-mtune=itanium1|-mtune=itanium2]    [-munwind-check=warning|-munwind-check=error]    [-mhint.b=ok|-mhint.b=warning|-mhint.b=error]    [-x|-xexplicit] [-xauto] [-xdebug]</p><p>Target IP2K options:    [-mip2022|-mip2022ext]</p><p>Target M32C options:    [-m32c|-m16c] [-relax] [-h-tick-hex]</p><p>Target M32R options:    [--m32rx|--[no-]warn-explicit-parallel-conflicts|    --W[n]p]</p><p>Target M680X0 options:    [-l] [-m68000|-m68010|-m68020|...]</p><p>Target M68HC11 options:    [-m68hc11|-m68hc12|-m68hcs12|-mm9s12x|-mm9s12xg]    [-mshort|-mlong]    [-mshort-double|-mlong-double]    [--force-long-branches] [--short-branches]    [--strict-direct-mode] [--print-insn-syntax]    [--print-opcodes] [--generate-example]</p><p>Target MCORE options:    [-jsri2bsr] [-sifilter] [-relax]    [-mcpu=[210|340]]</p><p>Target Meta options:    [-mcpu=cpu] [-mfpu=cpu] [-mdsp=cpu] Target MICROBLAZE options:    [-mlittle-endian] [-mbig-endian]</p><p>Target MIPS options:    [-nocpp] [-EL] [-EB] [-O[optimization level]]    [-g[debug level]] [-G num] [-KPIC] [-call_shared]    [-non_shared] [-xgot [-mvxworks-pic]    [-mabi=ABI] [-32] [-n32] [-64] [-mfp32] [-mgp32]    [-mfp64] [-mgp64] [-mfpxx]    [-modd-spreg] [-mno-odd-spreg]    [-march=CPU] [-mtune=CPU] [-mips1] [-mips2]    [-mips3] [-mips4] [-mips5] [-mips32] [-mips32r2]    [-mips32r3] [-mips32r5] [-mips32r6] [-mips64] [-mips64r2]    [-mips64r3] [-mips64r5] [-mips64r6]    [-construct-floats] [-no-construct-floats]    [-mignore-branch-isa] [-mno-ignore-branch-isa]    [-mnan=encoding]    [-trap] [-no-break] [-break] [-no-trap]    [-mips16] [-no-mips16]    [-mmips16e2] [-mno-mips16e2]    [-mmicromips] [-mno-micromips]    [-msmartmips] [-mno-smartmips]    [-mips3d] [-no-mips3d]    [-mdmx] [-no-mdmx]    [-mdsp] [-mno-dsp]    [-mdspr2] [-mno-dspr2]    [-mdspr3] [-mno-dspr3]    [-mmsa] [-mno-msa]    [-mxpa] [-mno-xpa]    [-mmt] [-mno-mt]    [-mmcu] [-mno-mcu]    [-mcrc] [-mno-crc]    [-mginv] [-mno-ginv]    [-mloongson-mmi] [-mno-loongson-mmi]    [-mloongson-cam] [-mno-loongson-cam]    [-mloongson-ext] [-mno-loongson-ext]    [-mloongson-ext2] [-mno-loongson-ext2]    [-minsn32] [-mno-insn32]    [-mfix7000] [-mno-fix7000]    [-mfix-rm7000] [-mno-fix-rm7000]    [-mfix-vr4120] [-mno-fix-vr4120]    [-mfix-vr4130] [-mno-fix-vr4130]    [-mfix-r5900] [-mno-fix-r5900]    [-mdebug] [-no-mdebug]    [-mpdr] [-mno-pdr]</p><p>Target MMIX options:    [--fixed-special-register-names] [--globalize-symbols]    [--gnu-syntax] [--relax] [--no-predefined-symbols]    [--no-expand] [--no-merge-gregs] [-x]    [--linker-allocated-gregs]</p><p>Target Nios II options:    [-relax-all] [-relax-section] [-no-relax]    [-EB] [-EL]</p><p>Target NDS32 options:     [-EL] [-EB] [-O] [-Os] [-mcpu=cpu]     [-misa=isa] [-mabi=abi] [-mall-ext]     [-m[no-]16-bit]  [-m[no-]perf-ext] [-m[no-]perf2-ext]     [-m[no-]string-ext] [-m[no-]dsp-ext] [-m[no-]mac] [-m[no-]div]     [-m[no-]audio-isa-ext] [-m[no-]fpu-sp-ext] [-m[no-]fpu-dp-ext]     [-m[no-]fpu-fma] [-mfpu-freg=FREG] [-mreduced-regs]     [-mfull-regs] [-m[no-]dx-regs] [-mpic] [-mno-relax]     [-mb2bb]</p><p>Target PDP11 options:    [-mpic|-mno-pic] [-mall] [-mno-extensions]    [-mextension|-mno-extension]    [-mcpu] [-mmachine]</p><p>Target picoJava options:    [-mb|-me]</p><p>Target PowerPC options:    [-a32|-a64]    [-mpwrx|-mpwr2|-mpwr|-m601|-mppc|-mppc32|-m603|-m604|-m403|-m405|     -m440|-m464|-m476|-m7400|-m7410|-m7450|-m7455|-m750cl|-mgekko|     -mbroadway|-mppc64|-m620|-me500|-e500x2|-me500mc|-me500mc64|-me5500|     -me6500|-mppc64bridge|-mbooke|-mpower4|-mpwr4|-mpower5|-mpwr5|-mpwr5x|     -mpower6|-mpwr6|-mpower7|-mpwr7|-mpower8|-mpwr8|-mpower9|-mpwr9-ma2|     -mcell|-mspe|-mspe2|-mtitan|-me300|-mcom]    [-many] [-maltivec|-mvsx|-mhtm|-mvle]    [-mregnames|-mno-regnames]    [-mrelocatable|-mrelocatable-lib|-K PIC] [-memb]    [-mlittle|-mlittle-endian|-le|-mbig|-mbig-endian|-be]    [-msolaris|-mno-solaris]    [-nops=count]</p><p>Target PRU options:    [-link-relax]    [-mnolink-relax]    [-mno-warn-regname-label]</p><p>Target RISC-V options:    [-fpic|-fPIC|-fno-pic]    [-march=ISA]    [-mabi=ABI]    [-mlittle-endian|-mbig-endian]</p><p>Target RL78 options:    [-mg10]    [-m32bit-doubles|-m64bit-doubles]</p><p>Target RX options:    [-mlittle-endian|-mbig-endian]    [-m32bit-doubles|-m64bit-doubles]    [-muse-conventional-section-names]    [-msmall-data-limit]    [-mpid]    [-mrelax]    [-mint-register=number]    [-mgcc-abi|-mrx-abi]</p><p>Target s390 options:    [-m31|-m64] [-mesa|-mzarch] [-march=CPU]    [-mregnames|-mno-regnames]    [-mwarn-areg-zero]</p><p>Target SCORE options:    [-EB][-EL][-FIXDD][-NWARN]    [-SCORE5][-SCORE5U][-SCORE7][-SCORE3]    [-march=score7][-march=score3]    [-USE_R1][-KPIC][-O0][-G num][-V]</p><p>Target SPARC options:    [-Av6|-Av7|-Av8|-Aleon|-Asparclet|-Asparclite     -Av8plus|-Av8plusa|-Av8plusb|-Av8plusc|-Av8plusd     -Av8plusv|-Av8plusm|-Av9|-Av9a|-Av9b|-Av9c     -Av9d|-Av9e|-Av9v|-Av9m|-Asparc|-Asparcvis     -Asparcvis2|-Asparcfmaf|-Asparcima|-Asparcvis3     -Asparcvisr|-Asparc5]    [-xarch=v8plus|-xarch=v8plusa]|-xarch=v8plusb|-xarch=v8plusc     -xarch=v8plusd|-xarch=v8plusv|-xarch=v8plusm|-xarch=v9     -xarch=v9a|-xarch=v9b|-xarch=v9c|-xarch=v9d|-xarch=v9e     -xarch=v9v|-xarch=v9m|-xarch=sparc|-xarch=sparcvis     -xarch=sparcvis2|-xarch=sparcfmaf|-xarch=sparcima     -xarch=sparcvis3|-xarch=sparcvisr|-xarch=sparc5     -bump]    [-32|-64]    [--enforce-aligned-data][--dcti-couples-detect]</p><p>Target TIC54X options:  [-mcpu=54[123589]|-mcpu=54[56]lp] [-mfar-mode|-mf]  [-merrors-to-file <filename>|-me <filename>]</p><p>Target TIC6X options:    [-march=arch] [-mbig-endian|-mlittle-endian]    [-mdsbt|-mno-dsbt] [-mpid=no|-mpid=near|-mpid=far]    [-mpic|-mno-pic]</p><p>Target TILE-Gx options:    [-m32|-m64][-EB][-EL]</p><p>Target Visium options:    [-mtune=arch]</p><p>Target Xtensa options:  [--[no-]text-section-literals] [--[no-]auto-litpools]  [--[no-]absolute-literals]  [--[no-]target-align] [--[no-]longcalls]  [--[no-]transform]  [--rename-section oldname=newname]  [--[no-]trampolines]  [--abi-windowed|--abi-call0]</p><p>Target Z80 options:   [-march=CPU[-EXT][+EXT]]   [-local-prefix=PREFIX]   [-colonless]   [-sdcc]   [-fp-s=FORMAT]   [-fp-d=FORMAT] `</p><h2 id="description">Description</h2><p>` GNU as is really a family of assemblers.  If you use (or have used) the GNU assembler on one architecture, you should find a fairly similar environment when you use it on another architecture. Each version has much in common with the others, including object file formats, most assembler directives (often called pseudo-ops) and assembler syntax.</p><p>as is primarily intended to assemble the output of the GNU C compiler "gcc" for use by the linker "ld".  Nevertheless, we've tried to make as assemble correctly everything that other assemblers for the same machine would assemble.  Any exceptions are documented explicitly.  This doesn't mean as always uses the same syntax as another assembler for the same architecture; for example, we know of several incompatible versions of 680x0 assembly language syntax.</p><p>Each time you run as it assembles exactly one source program.  The source program is made up of one or more files.  (The standard input is also a file.)</p><p>You give as a command line that has zero or more input file names.  The input files are read (from left file name to right).  A command-line argument (in any position) that has no special meaning is taken to be an input file name.</p><p>If you give as no file names it attempts to read one input file from the as standard input, which is normally your terminal.  You may have to type ctl-D to tell as there is no more program to assemble.</p><p>Use -- if you need to explicitly name the standard input file in your command line.</p><p>If the source is empty, as produces a small, empty object file.</p><p>as may write warnings and error messages to the standard error file (usually your terminal).  This should not happen when  a compiler runs as automatically.  Warnings report an assumption made so that as could keep assembling a flawed program; errors report a grave problem that stops the assembly.</p><p>If you are invoking as via the GNU C compiler, you can use the -Wa option to pass arguments through to the assembler.  The assembler arguments must be separated from each other (and the -Wa) by commas.  For example:</p><p>gcc -c -g -O -Wa,-alh,-L file.c</p><p>This passes two options to the assembler: -alh (emit a listing to standard output with high-level and assembly source) and -L (retain local symbols in the symbol table).</p><p>Usually you do not need to use this -Wa mechanism, since many compiler command-line options are automatically passed to the assembler by the compiler.  (You can call the GNU compiler driver with the -v option to see precisely what options it passes to each compilation pass, including the assembler.) `</p><h2 id="options">Options</h2><p>` @file     Read  command-line  options  from  file.   The  options  read  are  inserted  in place of the original @file option.  If file does not exist, or cannot be read, then the option will be treated     literally, and not removed.</p><p>Options in file are separated by whitespace.  A whitespace character may be included in an option by surrounding the entire option in either single or double quotes.  Any character  (including     a backslash) may be included by prefixing the character to be included with a backslash.  The file may itself contain additional @file options; any such options will be processed recursively. `</p><p><b>`-a`</b>[cdghilmns]            Turn on listings, in any of a variety of ways:</p><p><b>`-ac omit`</b> false conditionals</p><p><b>`-ad omit`</b> debugging directives</p><p><b>`-ag include`</b> general information, like as version and options passed</p><p><b>`-ah include`</b> high-level source</p><p><b>`-al include`</b> assembly</p><p><b>`-ali`</b>                include assembly with ginsn</p><p><b>`-am include`</b> macro expansions</p><p><b>`-an omit`</b> forms processing</p><p><b>`-as include`</b> symbols</p><p>` =file     set the name of the listing file</p><p>You may combine these options; for example, use -aln for assembly listing without forms processing.  The =file option, if used, must be the last one.  By itself, -a defaults to -ahls. `</p><p><b>`--alternate`</b>            Begin in alternate macro mode.</p><p><b>`--compress-debug-sections`</b>            Compress  DWARF  debug  sections  using  zlib  with  SHF_COMPRESSED  from  the  ELF ABI.  The resulting object file may not be compatible with older linkers and object file utilities.  Note if            compression would make a given section larger then it is not compressed.</p><p><b>`--compress-debug-sections`</b>=none        <b>`--compress-debug-sections`</b>=zlib        <b>`--compress-debug-sections`</b>=zlib-gnu        <b>`--compress-debug-sections`</b>=zlib-gabi        <b>`--compress-debug-sections`</b>=zstd            These  options  control  how  DWARF  debug  sections  are  compressed.   --compress-debug-sections=none  is  equivalent  to  --nocompress-debug-sections.   --compress-debug-sections=zlib   and            <b>`--compress-debug-sections`</b>=zlib-gabi  are  equivalent to --compress-debug-sections.  --compress-debug-sections=zlib-gnu compresses DWARF debug sections using the obsoleted zlib-gnu format.  The <code> debug sections are renamed to begin with .zdebug.  --compress-debug-sections=zstd compresses DWARF debug sections using zstd.  Note - if compression would actually make a section larger,  then it is not compressed nor renamed. </code></p><p><b>`--nocompress-debug-sections`</b>            Do not compress DWARF debug sections.  This is usually the default for all targets except the x86/x86_64, but a configure time option can be used to override this.</p><p><b>`-D  Enable`</b> debugging in target specific backends, if supported.  Otherwise ignored.  Even if ignored, this option is accepted for script compatibility with calls to other assemblers.</p><p><b>`--debug-prefix-map old`</b>=new            When assembling files in directory old, record debugging information describing them as in new instead.</p><p><b>`--defsym sym`</b>=value            Define the symbol sym to be value before assembling the input file.  value must be an integer constant.  As in C, a leading 0x indicates a hexadecimal value, and a leading 0 indicates an octal            value.  The value of the symbol can be overridden inside a source file via the use of a ".set" pseudo-op.</p><p><b>`--dump-config`</b>            Displays how the assembler is configured and then exits.</p><p><b>`--elf-stt-common`</b>=no        <b>`--elf-stt-common`</b>=yes            These options control whether the ELF assembler should generate common symbols with the "STT_COMMON" type.  The default can be controlled by a configure option --enable-elf-stt-common.</p><p><b>`--emulation`</b>=name            If the assembler is configured to support multiple different target configurations then this option can be used to select the desired form.</p><p><b>`-f`</b>  "fast"---skip whitespace and comment preprocessing (assume source is compiler output).</p><p><b>`-g`</b>        <b>`--gen-debug`</b>            Generate  debugging  information  for  each  assembler source line using whichever debug format is preferred by the target.  This currently means either STABS, ECOFF or DWARF2.  When the debug            format is DWARF then a ".debug_info" and ".debug_line" section is only emitted when the assembly file doesn't generate one itself.</p><p><b>`--gstabs`</b>            Generate stabs debugging information for each assembler line.  This may help debugging assembler code, if the debugger can handle it.</p><p><b>`--gstabs`</b>+            Generate stabs debugging information for each assembler line, with GNU extensions that probably only gdb can handle, and that could make other debuggers crash or refuse to read  your  program.            This may help debugging assembler code.  Currently the only GNU extension is the location of the current working directory at assembling time.</p><p><b>`--gdwarf-2`</b>            Generate  DWARF2  debugging  information for each assembler line.  This may help debugging assembler code, if the debugger can handle it.  Note---this option is only supported by some targets,            not all of them.</p><p><b>`--gdwarf-3`</b>            This option is the same as the --gdwarf-2 option, except that it allows for the possibility of the generation of extra debug information as per version 3 of the DWARF  specification.   Note  -            enabling this option does not guarantee the generation of any extra information, the choice to do so is on a per target basis.</p><p><b>`--gdwarf-4`</b>            This  option  is  the same as the --gdwarf-2 option, except that it allows for the possibility of the generation of extra debug information as per version 4 of the DWARF specification.  Note -            enabling this option does not guarantee the generation of any extra information, the choice to do so is on a per target basis.</p><p><b>`--gdwarf-5`</b>            This option is the same as the --gdwarf-2 option, except that it allows for the possibility of the generation of extra debug information as per version 5 of the DWARF  specification.   Note  -            enabling this option does not guarantee the generation of any extra information, the choice to do so is on a per target basis.</p><p><b>`--gdwarf-sections`</b>            Instead  of  creating  a .debug_line section, create a series of .debug_line.foo sections where foo is the name of the corresponding code section.  For example a code section called .text.func            will have its dwarf line number information placed into a section called .debug_line.text.func.  If the code section is just called .text then debug line section  will  still  be  called  just            .debug_line without any suffix.</p><p><b>`--gdwarf-cie-version`</b>=version            Control  which  version  of DWARF Common Information Entries (CIEs) are produced.  When this flag is not specified the default is version 1, though some targets can modify this default.  Other            possible values for version are 3 or 4.</p><p><b>`--generate-missing-build-notes`</b>=yes        <b>`--generate-missing-build-notes`</b>=no            These options control whether the  ELF  assembler  should  generate  GNU  Build  attribute  notes  if  none  are  present  in  the  input  sources.   The  default  can  be  controlled  by  the            <b>`--enable-generate-build-notes configure`</b> option.</p><p><b>`--gsframe`</b>        <b>`--gsframe`</b>            Create .sframe section from CFI directives.</p><p><b>`--hash-size N`</b>            Ignored.  Supported for command line compatibility with other assemblers.</p><p><b>`--help`</b>            Print a summary of the command-line options and exit.</p><p><b>`--target-help`</b>            Print a summary of all target specific options and exit.</p><p><b>`-I dir`</b>            Add directory dir to the search list for ".include" directives.</p><p><b>`-J  Don`</b>'t warn about signed overflow.</p><p><b>`-K  Issue`</b> warnings when difference tables altered for long displacements.</p><p><b>`-L`</b>        <b>`--keep-locals`</b>            Keep (in the symbol table) local symbols.  These symbols start with system-specific local label prefixes, typically .L for ELF systems or L for traditional a.out systems.</p><p><b>`--listing-lhs-width`</b>=number            Set the maximum width, in words, of the output data column for an assembler listing to number.</p><p><b>`--listing-lhs-width2`</b>=number            Set the maximum width, in words, of the output data column for continuation lines in an assembler listing to number.</p><p><b>`--listing-rhs-width`</b>=number            Set the maximum width of an input source line, as displayed in a listing, to number bytes.</p><p><b>`--listing-cont-lines`</b>=number            Set the maximum number of lines printed in a listing for a single line of input to number + 1.</p><p><b>`--multibyte-handling`</b>=allow        <b>`--multibyte-handling`</b>=warn        <b>`--multibyte-handling`</b>=warn-sym-only        <b>`--multibyte-handling`</b>=warn_sym_only            Controls how the assembler handles multibyte characters in the input.  The default (which can be restored by using the allow argument) is to allow such characters without complaint.  Using the            warn  argument  will  make the assembler generate a warning message whenever any multibyte character is encountered.  Using the warn-sym-only argument will only cause a warning to be generated            when a symbol is defined with a name that contains multibyte characters.  (References to undefined symbols will not generate a warning).</p><p><b>`--no-pad-sections`</b>            Stop the assembler for padding the ends of output sections to the alignment of that section.  The default is to pad the sections, but this can waste space which  might  be  needed  on  targets            which have tight memory constraints.</p><p><b>`-o objfile`</b>            Name the object-file output from as objfile.</p><p><b>`-R  Fold`</b> the data section into the text section.</p><p><b>`--reduce-memory-overheads`</b>            Ignored.  Supported for compatibility with tools that apss the same option to both the assembler and the linker.</p><p><b>`--scfi`</b>=experimental            This  option controls whether the assembler should synthesize CFI for hand-written input.  If the input already contains some synthesizable CFI directives, the assembler ignores them and emits            a warning.  Note that "--scfi=experimental" is not intended to be used for compiler-generated code, including inline assembly.  This experimental support is work in progress.   Only  System  V            AMD64 ABI is supported.</p><p>Each input function in assembly must begin with the ".type" directive, and should ideally be closed off using a ".size" directive.  When using SCFI, each ".type" directive prompts GAS to start            a new FDE (a.k.a., Function Descriptor Entry).  This implies that with each ".type" directive, a previous block of instructions, if any, is finalised as a distinct FDE.</p><p><b>`--sectname-subst`</b>            Honor substitution sequences in section names.</p><p><b>`--size-check`</b>=error        <b>`--size-check`</b>=warning            Issue an error or warning for invalid ELF .size directive.</p><p><b>`--statistics`</b>            Print the maximum space (in bytes) and total time (in seconds) used by assembly.</p><p><b>`--strip-local-absolute`</b>            Remove local absolute symbols from the outgoing symbol table.</p><p><b>`-v`</b>        <b>`-version`</b>            Print the as version.</p><p><b>`--version`</b>            Print the as version and exit.</p><p><b>`-W`</b>        <b>`--no-warn`</b>            Suppress warning messages.</p><p><b>`--fatal-warnings`</b>            Treat warnings as errors.</p><p><b>`--warn`</b>            Don't suppress warning messages or treat them as errors.</p><p><b>`-w  Ignored`</b>.</p><p><b>`-x  Ignored`</b>.</p><p><b>`-Z  Generate`</b> an object file even after errors.</p><p>` -- | files ...     Standard input, or source files to assemble.</p><p>The following options are available when as is configured for the 64-bit mode of the ARM Architecture (AArch64). `</p><p><b>`-EB This`</b> option specifies that the output generated by the assembler should be marked as being encoded for a big-endian processor.</p><p><b>`-EL This`</b> option specifies that the output generated by the assembler should be marked as being encoded for a little-endian processor.</p><p><b>`-mabi`</b>=abi            Specify  which  ABI  the  source  code  uses.  The recognized arguments are: "ilp32" and "lp64", which decides the generated object file in ELF32 and ELF64 format respectively.  The default is            "lp64".</p><p><b>`-mcpu`</b>=processor[+extension...]            This option specifies the target processor.  The assembler will issue an error message if an attempt is made to assemble an instruction which will not execute on  the  target  processor.   The            following  processor  names  are  recognized:  "cortex-a34",  "cortex-a35",  "cortex-a53",  "cortex-a55",  "cortex-a57", "cortex-a65", "cortex-a65ae", "cortex-a72", "cortex-a73", "cortex-a75",            "cortex-a76",  "cortex-a76ae",  "cortex-a77",  "cortex-a78",  "cortex-a78ae",  "cortex-a78c",  "cortex-a510",  "cortex-a520",  "cortex-a710",  "cortex-a720",  "ares",  "exynos-m1",   "falkor",            "neoverse-n1", "neoverse-n2", "neoverse-e1", "neoverse-v1", "qdf24xx", "saphira", "thunderx", "vulcan", "xgene1" "xgene2", "cortex-r82", "cortex-x1", "cortex-x2", "cortex-x3", and "cortex-x4".            The special name "all" may be used to allow the assembler to accept instructions valid for any supported processor, including all optional extensions.</p><p>In addition to the basic instruction set, the assembler can be told to accept, or restrict, various extension mnemonics that extend the processor.</p><p>If  some  implementations  of  a  particular  processor  can  have  an extension, then then those extensions are automatically enabled.  Consequently, you will not normally have to specify any            additional extensions.</p><p><b>`-march`</b>=architecture[+extension...]            This option specifies the target architecture.  The assembler will issue an error message if an attempt is made to assemble an instruction which will not execute on  the  target  architecture.            The  following  architecture  names  are  recognized:  "armv8-a", "armv8.1-a", "armv8.2-a", "armv8.3-a", "armv8.4-a" "armv8.5-a", "armv8.6-a", "armv8.7-a", "armv8.8-a", "armv8.9-a", "armv8-r",            "armv9-a", "armv9.1-a", "armv9.2-a", "armv9.3-a" and "armv9.4-a".</p><p>If both -mcpu and -march are specified, the assembler will use the setting for -mcpu.  If neither are specified, the assembler will default to -mcpu=all.</p><p>The architecture option can be extended with the same instruction set extension options as the -mcpu option.  Unlike -mcpu, extensions are not always enabled by default.</p><p><b>`-mverbose-error`</b>            This option enables verbose error messages for AArch64 gas.  This option is enabled by default.</p><p><b>`-mno-verbose-error`</b>            This option disables verbose error messages in AArch64 gas.</p><pre><code>The following options are available when as is configured for an Alpha processor.
</code></pre><p><b>`-mcpu`</b>            This option specifies the target processor.  If an attempt is made to assemble an instruction which will not execute on the target processor, the assembler may either expand the instruction as            a macro or issue an error message.  This option is equivalent to the ".arch" directive.</p><p>The following processor names are recognized: 21064, "21064a", 21066, 21068, 21164, "21164a", "21164pc", 21264, "21264a", "21264b",  "ev4",  "ev5",  "lca45",  "ev5",  "ev56",  "pca56",  "ev6",            "ev67", "ev68".  The special name "all" may be used to allow the assembler to accept instructions valid for any Alpha processor.</p><p>In  order  to  support  existing  practice  in OSF/1 with respect to ".arch", and existing practice within MILO (the Linux ARC bootloader), the numbered processor names (e.g. 21064) enable the            processor-specific PALcode instructions, while the "electro-vlasic" names (e.g. "ev4") do not.</p><p><b>`-mdebug`</b>        <b>`-no-mdebug`</b>            Enables or disables the generation of ".mdebug" encapsulation for stabs directives and procedure descriptors.  The default is to automatically enable ".mdebug" when the first  stabs  directive            is seen.</p><p><b>`-relax`</b>            This option forces all relocations to be put into the object file, instead of saving space and resolving some relocations at assembly time.  Note that this option does not propagate all symbol            arithmetic into the object file, because not all symbol arithmetic can be represented.  However, the option can still be useful in specific applications.</p><p><b>`-replace`</b>        <b>`-noreplace`</b>            Enables  or  disables  the  optimization  of procedure calls, both at assemblage and at link time.  These options are only available for VMS targets and "-replace" is the default.  See section            1.4.1 of the OpenVMS Linker Utility Manual.</p><p><b>`-g  This`</b> option is used when the compiler generates debug information.  When gcc is using mips-tfile to generate debug information for ECOFF, local labels must be  passed  through  to  the  object            file.  Otherwise this option has no effect.</p><p><b>`-Gsize`</b>            A local common symbol larger than size is placed in ".bss", while smaller symbols are placed in ".sbss".</p><p><b>`-F`</b> ` -32addr     These options are ignored for backward compatibility.</p><p>The following options are available when as is configured for an ARC processor. `</p><p><b>`-mcpu`</b>=cpu            This option selects the core processor variant.</p><p><b>`-EB`</b> | -EL            Select either big-endian (-EB) or little-endian (-EL) output.</p><p><b>`-mcode-density`</b>            Enable Code Density extension instructions.</p><pre><code>The following options are available when as is configured for the ARM processor family.
</code></pre><p><b>`-mcpu`</b>=processor[+extension...]            Specify which ARM processor variant is the target.</p><p><b>`-march`</b>=architecture[+extension...]            Specify which ARM architecture variant is used by the target.</p><p><b>`-mfpu`</b>=floating-point-format            Select which Floating Point architecture is the target.</p><p><b>`-mfloat-abi`</b>=abi            Select which floating point ABI is in use.</p><p><b>`-mthumb`</b>            Enable Thumb only instruction decoding.</p><p><b>`-mapcs-32`</b> | -mapcs-26 | -mapcs-float | -mapcs-reentrant            Select which procedure calling convention is in use.</p><p><b>`-EB`</b> | -EL            Select either big-endian (-EB) or little-endian (-EL) output.</p><p><b>`-mthumb-interwork`</b>            Specify that the code has been generated with interworking between Thumb and ARM code in mind.</p><p><b>`-mccs`</b>            Turns on CodeComposer Studio assembly syntax compatibility mode.</p><p><b>`-k  Specify`</b> that PIC code has been generated.</p><pre><code>The following options are available when as is configured for the Blackfin processor family.
</code></pre><p><b>`-mcpu`</b>=processor[-sirevision]            This  option  specifies the target processor.  The optional sirevision is not used in assembler.  It's here such that GCC can easily pass down its "-mcpu=" option.  The assembler will issue an            error message if an attempt is made to assemble an instruction which will not execute on the target processor.  The  following  processor  names  are  recognized:  "bf504",  "bf506",  "bf512",            "bf514", "bf516", "bf518", "bf522", "bf523", "bf524", "bf525", "bf526", "bf527", "bf531", "bf532", "bf533", "bf534", "bf535" (not implemented yet), "bf536", "bf537", "bf538", "bf539", "bf542",            "bf542m", "bf544", "bf544m", "bf547", "bf547m", "bf548", "bf548m", "bf549", "bf549m", "bf561", and "bf592".</p><p><b>`-mfdpic`</b>            Assemble for the FDPIC ABI.</p><p><b>`-mno-fdpic`</b>        <b>`-mnopic`</b>            Disable -mfdpic.</p><p>` The following options are available when as is configured for the Linux kernel BPF processor family.</p><p>@chapter BPF Dependent Features `</p><p>BPF Options        <b>`-EB This`</b> option specifies that the assembler should emit big-endian eBPF.</p><p><b>`-EL This`</b> option specifies that the assembler should emit little-endian eBPF.</p><p><b>`-mdialect`</b>=dialect            This option specifies the assembly language dialect to recognize while assembling.  The assembler supports normal and pseudoc.</p><p><b>`-misa-spec`</b>=spec            This option specifies the version of the BPF instruction set to use when assembling.  The BPF ISA versions supported are v1 v2, v3 and v4.</p><p>The value xbpf can be specified to recognize extra instructions that are used by GCC for testing purposes.  But beware this is not valid BPF.</p><p><b>`-mno-relax`</b>            This option tells the assembler to not relax instructions.</p><p>` Note that if no endianness option is specified in the command line, the host endianness is used.  See the info pages for documentation of the CRIS-specific options.</p><p>The following options are available when as is configured for the C-SKY processor family. `</p><p><b>`-march`</b>=archname            Assemble for architecture archname.  The --help option lists valid values for archname.</p><p><b>`-mcpu`</b>=cpuname            Assemble for architecture cpuname.  The --help option lists valid values for cpuname.</p><p><b>`-EL`</b>        <b>`-mlittle-endian`</b>            Generate little-endian output.</p><p><b>`-EB`</b>        <b>`-mbig-endian`</b>            Generate big-endian output.</p><p><b>`-fpic`</b>        <b>`-pic`</b>            Generate position-independent code.</p><p><b>`-mljump`</b>        <b>`-mno-ljump`</b>            Enable/disable  transformation  of  the short branch instructions "jbf", "jbt", and "jbr" to "jmpi".  This option is for V2 processors only.  It is ignored on CK801 and CK802 targets, which do            not support the "jmpi" instruction, and is enabled by default for other processors.</p><p><b>`-mbranch-stub`</b>        <b>`-mno-branch-stub`</b>            Pass through "R_CKCORE_PCREL_IMM26BY2" relocations for "bsr" instructions to the linker.</p><p>This option is only available for bare-metal C-SKY V2 ELF targets, where it is enabled by default.  It cannot be used in code that will be dynamically linked against shared libraries.</p><p><b>`-force2bsr`</b>        <b>`-mforce2bsr`</b>        <b>`-no-force2bsr`</b>        <b>`-mno-force2bsr`</b>            Enable/disable transformation of "jbsr" instructions to "bsr".  This option is always enabled (and -mno-force2bsr is  ignored)  for  CK801/CK802  targets.   It  is  also  always  enabled  when            <b>`-mbranch-stub is`</b> in effect.</p><p><b>`-jsri2bsr`</b>        <b>`-mjsri2bsr`</b>        <b>`-no-jsri2bsr`</b>        <b>`-mno-jsri2bsr`</b>            Enable/disable transformation of "jsri" instructions to "bsr".  This option is enabled by default.</p><p><b>`-mnolrw`</b>        <b>`-mno-lrw`</b>            Enable/disable transformation of "lrw" instructions into a "movih"/"ori" pair.</p><p><b>`-melrw`</b>        <b>`-mno-elrw`</b>            Enable/disable extended "lrw" instructions.  This option is enabled by default for CK800-series processors.</p><p><b>`-mlaf`</b>        <b>`-mliterals-after-func`</b>        <b>`-mno-laf`</b>        <b>`-mno-literals-after-func`</b>            Enable/disable placement of literal pools after each function.</p><p><b>`-mlabr`</b>        <b>`-mliterals-after-br`</b>        <b>`-mno-labr`</b>        <b>`-mnoliterals-after-br`</b>            Enable/disable placement of literal pools after unconditional branches.  This option is enabled by default.</p><p><b>`-mistack`</b>        <b>`-mno-istack`</b>            Enable/disable interrupt stack instructions.  This option is enabled by default on CK801, CK802, and CK802 processors.</p><pre><code>The following options explicitly enable certain optional instructions.  These features are also enabled implicitly by using "-mcpu=" to specify a processor that supports it.
</code></pre><p><b>`-mhard-float`</b>            Enable hard float instructions.</p><p><b>`-mmp`</b>            Enable multiprocessor instructions.</p><p><b>`-mcp`</b>            Enable coprocessor instructions.</p><p><b>`-mcache`</b>            Enable cache prefetch instruction.</p><p><b>`-msecurity`</b>            Enable C-SKY security instructions.</p><p><b>`-mtrust`</b>            Enable C-SKY trust instructions.</p><p><b>`-mdsp`</b>            Enable DSP instructions.</p><p><b>`-medsp`</b>            Enable enhanced DSP instructions.</p><p><b>`-mvdsp`</b>            Enable vector DSP instructions.</p><pre><code>The following options are available when as is configured for an Epiphany processor.
</code></pre><p><b>`-mepiphany`</b>            Specifies that the both 32 and 16 bit instructions are allowed.  This is the default behavior.</p><p><b>`-mepiphany16`</b>            Restricts the permitted instructions to just the 16 bit set.</p><pre><code>The following options are available when as is configured for an H8/300 processor.  @chapter H8/300 Dependent Features
</code></pre><p>Options <code> The Renesas H8/300 version of "as" has one machine-dependent option: </code></p><p><b>`-h-tick-hex`</b>            Support H'00 style hex constants in addition to 0x00 style.</p><p><b>`-mach`</b>=name            Sets the H8300 machine variant.  The following machine names are recognised: "h8300h", "h8300hn", "h8300s", "h8300sn", "h8300sx" and "h8300sxn".</p><p>` The following options are available when as is configured for an i386 processor.</p><p>--32 | --x32 | --64     Select the word size, either 32 bits or 64 bits.  --32 implies Intel i386 architecture, while --x32 and --64 imply AMD x86-64 architecture with 32-bit or 64-bit word-size respectively.</p><p>These  options  are  only  available  with the ELF object file format, and require that the necessary BFD support has been included (on a 32-bit platform you have to add --enable-64-bit-bfd to     configure enable 64-bit usage and use x86-64 as target platform). `</p><p><b>`-n  By`</b> default, x86 GAS replaces multiple nop instructions used for alignment within code sections with multi-byte  nop  instructions  such  as  leal  0(%esi,1),%esi.   This  switch  disables  the            optimization if a single byte nop (0x90) is explicitly specified as the fill byte for alignment.</p><p><b>`--divide`</b>            On  SVR4-derived  platforms,  the  character / is treated as a comment character, which means that it cannot be used in expressions.  The --divide option turns / into a normal character.  This            does not disable / at the beginning of a line starting a comment, or affect using # for starting a comment.</p><p><b>`-march`</b>=CPU[+EXTENSION...]            This option specifies the target processor.  The assembler will issue an error message if an attempt is made to assemble an instruction which will not execute on  the  target  processor.   The            following processor names are recognized: "i8086", "i186", "i286", "i386", "i486", "i586", "i686", "pentium", "pentiumpro", "pentiumii", "pentiumiii", "pentium4", "prescott", "nocona", "core",            "core2",  "corei7",  "iamcu", "k6", "k6_2", "athlon", "opteron", "k8", "amdfam10", "bdver1", "bdver2", "bdver3", "bdver4", "znver1", "znver2", "znver3", "znver4", "znver5", "btver1", "btver2",            "generic32" and "generic64".</p><p>In addition to the basic instruction set, the assembler can be told to accept various extension mnemonics.  For example, "-march=i686+sse4+vmx" extends i686 with sse4 and vmx.   The  following            extensions  are  currently  supported:  8087,  287, 387, 687, "cmov", "fxsr", "mmx", "sse", "sse2", "sse3", "sse4a", "ssse3", "sse4.1", "sse4.2", "sse4", "avx", "avx2", "lahf_sahf", "monitor",            "adx", "rdseed", "prfchw", "smap", "mpx", "sha", "rdpid", "ptwrite", "cet", "gfni",  "vaes",  "vpclmulqdq",  "prefetchwt1",  "clflushopt",  "se1",  "clwb",  "movdiri",  "movdir64b",  "enqcmd",            "serialize",  "tsxldtrk",  "kl",  "widekl",  "hreset",  "avx512f",  "avx512cd",  "avx512er",  "avx512pf",  "avx512vl",  "avx512bw",  "avx512dq",  "avx512ifma",  "avx512vbmi",  "avx512_4fmaps",            "avx512_4vnniw",  "avx512_vpopcntdq",  "avx512_vbmi2",  "avx512_vnni",  "avx512_bitalg",  "avx512_vp2intersect",  "tdx",  "avx512_bf16",  "avx_vnni",  "avx512_fp16",  "prefetchi",  "avx_ifma",            "avx_vnni_int8",  "cmpccxadd",  "wrmsrns",  "msrlist", "avx_ne_convert", "rao_int", "fred", "lkgs", "avx_vnni_int16", "sha512", "sm3", "sm4", "pbndkb", "avx10.1", "avx10.1/512", "avx10.1/256",            "avx10.1/128", "user_msr", "apx_f", "amx_int8", "amx_bf16", "amx_fp16", "amx_complex", "amx_tile", "vmx", "vmfunc", "smx", "xsave", "xsaveopt", "xsavec", "xsaves", "aes", "pclmul", "fsgsbase",            "rdrnd", "f16c", "bmi2", "fma", "movbe", "ept", "lzcnt", "popcnt", "hle", "rtm", "tsx", "invpcid",  "clflush",  "mwaitx",  "clzero",  "wbnoinvd",  "pconfig",  "waitpkg",  "uintr",  "cldemote",            "rdpru",  "mcommit",  "sev_es",  "lwp",  "fma4",  "xop",  "cx16",  "syscall",  "rdtscp", "3dnow", "3dnowa", "sse4a", "sse5", "snp", "invlpgb", "tlbsync", "svme" and "padlock".  Note that these            extension mnemonics can be prefixed with "no" to revoke the respective (and any dependent) functionality.  Note further that the suffixes  permitted  on  "-march=avx10.<N>"  enforce  a  vector            length restriction, i.e. despite these otherwise being "enabling" options, using these suffixes will disable all insns with wider vector or mask register operands.</p><p>When the ".arch" directive is used with -march, the ".arch" directive will take precedent.</p><p><b>`-mtune`</b>=CPU            This option specifies a processor to optimize for. When used in conjunction with the -march option, only instructions of the processor specified by the -march option will be generated.</p><p>Valid CPU values are identical to the processor list of -march=CPU.</p><p><b>`-msse2avx`</b>            This option specifies that the assembler should encode SSE instructions with VEX prefix.</p><p><b>`-muse-unaligned-vector-move`</b>            This option specifies that the assembler should encode aligned vector move as unaligned vector move.</p><p><b>`-msse-check`</b>=none        <b>`-msse-check`</b>=warning        <b>`-msse-check`</b>=error            These  options control if the assembler should check SSE instructions.  -msse-check=none will make the assembler not to check SSE instructions,  which is the default.  -msse-check=warning will            make the assembler issue a warning for any SSE instruction.  -msse-check=error will make the assembler issue an error for any SSE instruction.</p><p><b>`-mavxscalar`</b>=128        <b>`-mavxscalar`</b>=256            These options control how the assembler should encode scalar AVX instructions.  -mavxscalar=128 will  encode  scalar  AVX  instructions  with  128bit  vector  length,  which  is  the  default.            <b>`-mavxscalar`</b>=256 will encode scalar AVX instructions with 256bit vector length.</p><pre><code>WARNING: Don't use this for production code - due to CPU errata the resulting code may not work on certain models.
</code></pre><p><b>`-mvexwig`</b>=0        <b>`-mvexwig`</b>=1            These  options control how the assembler should encode VEX.W-ignored (WIG) VEX instructions.  -mvexwig=0 will encode WIG VEX instructions with vex.w = 0, which is the default.  -mvexwig=1 will            encode WIG EVEX instructions with vex.w = 1.</p><p>WARNING: Don't use this for production code - due to CPU errata the resulting code may not work on certain models.</p><p><b>`-mevexlig`</b>=128        <b>`-mevexlig`</b>=256        <b>`-mevexlig`</b>=512            These options control how the assembler should encode length-ignored (LIG) EVEX instructions.  -mevexlig=128 will encode LIG EVEX instructions with 128bit vector length, which is the  default.            <b>`-mevexlig`</b>=256 and -mevexlig=512 will encode LIG EVEX instructions with 256bit and 512bit vector length, respectively.</p><p><b>`-mevexwig`</b>=0        <b>`-mevexwig`</b>=1            These options control how the assembler should encode w-ignored (WIG) EVEX instructions.  -mevexwig=0 will encode WIG EVEX instructions with evex.w = 0, which is the default.  -mevexwig=1 will            encode WIG EVEX instructions with evex.w = 1.</p><p><b>`-mmnemonic`</b>=att        <b>`-mmnemonic`</b>=intel            This option specifies instruction mnemonic for matching instructions.  The ".att_mnemonic" and ".intel_mnemonic" directives will take precedent.</p><p><b>`-msyntax`</b>=att        <b>`-msyntax`</b>=intel            This option specifies instruction syntax when processing instructions.  The ".att_syntax" and ".intel_syntax" directives will take precedent.</p><p><b>`-mnaked-reg`</b>            This option specifies that registers don't require a % prefix.  The ".att_syntax" and ".intel_syntax" directives will take precedent.</p><p><b>`-madd-bnd-prefix`</b>            This option forces the assembler to add BND prefix to all branches, even if such prefix was not explicitly specified in the source code.</p><p><b>`-mno-shared`</b>            On  ELF  target,  the  assembler  normally optimizes out non-PLT relocations against defined non-weak global branch targets with default visibility.  The -mshared option tells the assembler to            generate code which may go into a shared library where all non-weak global branch targets with default visibility can be preempted.  The resulting code is slightly bigger.   This  option  only            affects the handling of branch instructions.</p><p><b>`-mbig-obj`</b>            On PE/COFF target this option forces the use of big object file format, which allows more than 32768 sections.</p><p><b>`-momit-lock-prefix`</b>=no        <b>`-momit-lock-prefix`</b>=yes            These  options  control how the assembler should encode lock prefix.  This option is intended as a workaround for processors, that fail on lock prefix. This option can only be safely used with            single-core, single-thread computers -momit-lock-prefix=yes will omit all lock prefixes.  -momit-lock-prefix=no will encode lock prefix as usual, which is the default.</p><p><b>`-mfence-as-lock-add`</b>=no        <b>`-mfence-as-lock-add`</b>=yes            These options control how the assembler should encode lfence, mfence and sfence.  -mfence-as-lock-add=yes will encode lfence, mfence and sfence as lock addl $0x0, (%rsp)  in  64-bit  mode  and            lock addl $0x0, (%esp) in 32-bit mode.  -mfence-as-lock-add=no will encode lfence, mfence and sfence as usual, which is the default.</p><p><b>`-mrelax-relocations`</b>=no        <b>`-mrelax-relocations`</b>=yes            These  options  control  whether  the  assembler  should  generate  relax  relocations,  R_386_GOT32X,  in  32-bit  mode,  or  R_X86_64_GOTPCRELX  and  R_X86_64_REX_GOTPCRELX,  in 64-bit mode.            <b>`-mrelax-relocations`</b>=yes  will  generate  relax  relocations.   -mrelax-relocations=no  will  not  generate  relax  relocations.   The  default  can  be  controlled  by   a   configure   option            <b>`--enable-x86-relax-relocations`</b>.</p><p><b>`-malign-branch-boundary`</b>=NUM            This  option  controls how the assembler should align branches with segment prefixes or NOP.  NUM must be a power of 2.  It should be 0 or no less than 16.  Branches will be aligned within NUM            byte boundary.  -malign-branch-boundary=0, which is the default, doesn't align branches.</p><p><b>`-malign-branch`</b>=TYPE[+TYPE...]            This option specifies types of branches to align. TYPE is combination of jcc, which aligns conditional jumps, fused, which aligns fused  conditional  jumps,  jmp,  which  aligns  unconditional            jumps, call which aligns calls, ret, which aligns rets, indirect, which aligns indirect jumps and calls.  The default is -malign-branch=jcc+fused+jmp.</p><p><b>`-malign-branch-prefix-size`</b>=NUM            This option specifies the maximum number of prefixes on an instruction to align branches.  NUM should be between 0 and 5.  The default NUM is 5.</p><p><b>`-mbranches-within-32B-boundaries`</b>            This  option  aligns  conditional  jumps,  fused  conditional  jumps  and  unconditional  jumps  within  32  byte boundary with up to 5 segment prefixes on an instruction.  It is equivalent to            <b>`-malign-branch-boundary`</b>=32 -malign-branch=jcc+fused+jmp -malign-branch-prefix-size=5.  The default doesn't align branches.</p><p><b>`-mlfence-after-load`</b>=no        <b>`-mlfence-after-load`</b>=yes            These options control whether the assembler should generate lfence after load instructions.  -mlfence-after-load=yes will generate lfence.  -mlfence-after-load=no  will  not  generate  lfence,            which is the default.</p><p><b>`-mlfence-before-indirect-branch`</b>=none        <b>`-mlfence-before-indirect-branch`</b>=all        <b>`-mlfence-before-indirect-branch`</b>=register        <b>`-mlfence-before-indirect-branch`</b>=memory            These  options  control  whether  the  assembler should generate lfence before indirect near branch instructions.  -mlfence-before-indirect-branch=all will generate lfence before indirect near            branch via register and issue a  warning  before  indirect  near  branch  via  memory.   It  also  implicitly  sets  -mlfence-before-ret=shl  when  there's  no  explicit  -mlfence-before-ret=.            <b>`-mlfence-before-indirect-branch`</b>=register will generate lfence before indirect near branch via register.  -mlfence-before-indirect-branch=memory will issue a warning before indirect near branch <code> via  memory.   -mlfence-before-indirect-branch=none  will  not  generate  lfence  nor  issue warning, which is the default.  Note that lfence won't be generated before indirect near branch via register with -mlfence-after-load=yes since lfence will be generated after loading branch target register. </code></p><p><b>`-mlfence-before-ret`</b>=none        <b>`-mlfence-before-ret`</b>=shl        <b>`-mlfence-before-ret`</b>=or        <b>`-mlfence-before-ret`</b>=yes        <b>`-mlfence-before-ret`</b>=not            These options control whether the assembler should generate lfence before ret.  -mlfence-before-ret=or will generate generate or  instruction  with  lfence.   -mlfence-before-ret=shl/yes  will            generate shl instruction with lfence. -mlfence-before-ret=not will generate not instruction with lfence. -mlfence-before-ret=none will not generate lfence, which is the default.</p><p><b>`-mx86-used-note`</b>=no        <b>`-mx86-used-note`</b>=yes            These  options  control  whether  the  assembler  should  generate  GNU_PROPERTY_X86_ISA_1_USED  and  GNU_PROPERTY_X86_FEATURE_2_USED  GNU property notes.  The default can be controlled by the            <b>`--enable-x86-used-note configure`</b> option.</p><p><b>`-mevexrcig`</b>=rne        <b>`-mevexrcig`</b>=rd        <b>`-mevexrcig`</b>=ru        <b>`-mevexrcig`</b>=rz            These options control how the assembler should encode SAE-only EVEX instructions.  -mevexrcig=rne will encode RC bits of EVEX  instruction  with  00,  which  is  the  default.   -mevexrcig=rd,            <b>`-mevexrcig`</b>=ru and -mevexrcig=rz will encode SAE-only EVEX instructions with 01, 10 and 11 RC bits, respectively.</p><p><b>`-mamd64`</b>        <b>`-mintel64`</b>            This option specifies that the assembler should accept only AMD64 or Intel64 ISA in 64-bit mode.  The default is to accept common, Intel64 only and AMD64 ISAs.</p><p><b>`-O0`</b> | -O | -O1 | -O2 | -Os            Optimize  instruction  encoding  with  smaller  instruction size.  -O and -O1 encode 64-bit register load instructions with 64-bit immediate as 32-bit register load instructions with 31-bit or            32-bits immediates, encode 64-bit register clearing instructions with 32-bit register clearing instructions, encode 256-bit/512-bit VEX/EVEX vector register clearing instructions with  128-bit            VEX vector register clearing instructions, encode 128-bit/256-bit EVEX vector register load/store instructions with VEX vector register load/store instructions, and encode 128-bit/256-bit EVEX            packed integer logical instructions with 128-bit/256-bit VEX packed integer logical.</p><p><b>`-O2  includes`</b>  -O1  optimization  plus  encodes  256-bit/512-bit EVEX vector register clearing instructions with 128-bit EVEX vector register clearing instructions.  In 64-bit mode VEX encoded <code> instructions with commutative source operands will also have their source operands swapped if this allows using the 2-byte VEX prefix form instead of the 3-byte one.  Certain forms of  AND  as well as OR with the same (register) operand specified twice will also be changed to TEST. </code></p><p><b>`-Os includes`</b> -O2 optimization plus encodes 16-bit, 32-bit and 64-bit register tests with immediate as 8-bit register test with immediate.  -O0 turns off this optimization.</p><pre><code>The following options are available when as is configured for the Ubicom IP2K series.
</code></pre><p><b>`-mip2022ext`</b>            Specifies that the extended IP2022 instructions are allowed.</p><p><b>`-mip2022`</b>            Restores the default behaviour, which restricts the permitted instructions to just the basic IP2022 ones.</p><pre><code>The following options are available when as is configured for the Renesas M32C and M16C processors.
</code></pre><p><b>`-m32c`</b>            Assemble M32C instructions.</p><p><b>`-m16c`</b>            Assemble M16C instructions (the default).</p><p><b>`-relax`</b>            Enable support for link-time relaxations.</p><p><b>`-h-tick-hex`</b>            Support H'00 style hex constants in addition to 0x00 style.</p><pre><code>The following options are available when as is configured for the Renesas M32R (formerly Mitsubishi M32R) series.
</code></pre><p><b>`--m32rx`</b>            Specify which processor in the M32R family is the target.  The default is normally the M32R, but this option changes it to the M32RX.</p><p><b>`--warn-explicit-parallel-conflicts or`</b> --Wp            Produce warning messages when questionable parallel constructs are encountered.</p><p><b>`--no-warn-explicit-parallel-conflicts or`</b> --Wnp            Do not produce warning messages when questionable parallel constructs are encountered.</p><pre><code>The following options are available when as is configured for the Motorola 68000 series.
</code></pre><p><b>`-l  Shorten`</b> references to undefined symbols, to one word instead of two.</p><p><b>`-m68000`</b> | -m68008 | -m68010 | -m68020 | -m68030 <code> | -m68040 | -m68060 | -m68302 | -m68331 | -m68332 | -m68333 | -m68340 | -mcpu32 | -m5200     Specify what processor in the 68000 family is the target.  The default is normally the 68020, but this can be changed at configuration time. </code></p><p><b>`-m68881`</b> | -m68882 | -mno-68881 | -mno-68882            The  target  machine does (or does not) have a floating-point coprocessor.  The default is to assume a coprocessor for 68020, 68030, and cpu32.  Although the basic 68000 is not compatible with            the 68881, a combination of the two can be specified, since it's possible to do emulation of the coprocessor instructions with the main processor.</p><p><b>`-m68851`</b> | -mno-68851            The target machine does (or does not) have a memory-management unit coprocessor.  The default is to assume an MMU for 68020 and up.</p><pre><code>The following options are available when as is configured for an Altera Nios II processor.
</code></pre><p><b>`-relax-section`</b>            Replace identified out-of-range branches with PC-relative "jmp" sequences when possible.  The generated code sequences are suitable for  use  in  position-independent  code,  but  there  is  a            practical limit on the extended branch range because of the length of the sequences.  This option is the default.</p><p><b>`-relax-all`</b>            Replace  branch  instructions not determinable to be in range and all call instructions with "jmp" and "callr" sequences (respectively).  This option generates absolute relocations against the            target symbols and is not appropriate for position-independent code.</p><p><b>`-no-relax`</b>            Do not replace any branches or calls.</p><p><b>`-EB Generate`</b> big-endian output.</p><p><b>`-EL Generate`</b> little-endian output.  This is the default.</p><p><b>`-march`</b>=architecture            This option specifies the target architecture.  The assembler issues an error message if an attempt is made to assemble an instruction which will not execute on the target  architecture.   The            following architecture names are recognized: "r1", "r2".  The default is "r1".</p><pre><code>The following options are available when as is configured for a PRU processor.
</code></pre><p><b>`-mlink-relax`</b>            Assume  that  LD  would optimize LDI32 instructions by checking the upper 16 bits of the expression. If they are all zeros, then LD would shorten the LDI32 instruction to a single LDI. In such            case "as" will output DIFF relocations for diff expressions.</p><p><b>`-mno-link-relax`</b>            Assume that LD would not optimize LDI32 instructions. As a consequence, DIFF relocations will not be emitted.</p><p><b>`-mno-warn-regname-label`</b>            Do not warn if a label name matches a register name. Usually assembler programmers will want this warning to be emitted. C compilers may want to turn this off.</p><pre><code>The following options are available when as is configured for a MIPS processor.
</code></pre><p><b>`-G num`</b>            This option sets the largest size of an object that can be referenced implicitly with the "gp" register.  It is only accepted for targets that use ECOFF format, such as  a  DECstation  running            Ultrix.  The default value is 8.</p><p><b>`-EB Generate`</b> "big endian" format output.</p><p><b>`-EL Generate`</b> "little endian" format output.</p><p><b>`-mips1`</b>        <b>`-mips2`</b>        <b>`-mips3`</b>        <b>`-mips4`</b>        <b>`-mips5`</b>        <b>`-mips32`</b>        <b>`-mips32r2`</b>        <b>`-mips32r3`</b>        <b>`-mips32r5`</b>        <b>`-mips32r6`</b>        <b>`-mips64`</b>        <b>`-mips64r2`</b>        <b>`-mips64r3`</b>        <b>`-mips64r5`</b>        <b>`-mips64r6`</b>            Generate  code  for  a  particular  MIPS  Instruction Set Architecture level.  -mips1 is an alias for -march=r3000, -mips2 is an alias for -march=r6000, -mips3 is an alias for -march=r4000 and            <b>`-mips4 is`</b> an alias for -march=r8000.  -mips5, -mips32, -mips32r2, -mips32r3, -mips32r5, -mips32r6, -mips64, -mips64r2, -mips64r3, -mips64r5, and -mips64r6 correspond to generic MIPS V, MIPS32, <code> MIPS32 Release 2, MIPS32 Release 3, MIPS32 Release 5, MIPS32 Release 6, MIPS64, MIPS64 Release 2, MIPS64 Release 3, MIPS64 Release 5, and MIPS64 Release 6 ISA processors, respectively. </code></p><p><b>`-march`</b>=cpu            Generate code for a particular MIPS CPU.</p><p><b>`-mtune`</b>=cpu            Schedule and tune for a particular MIPS CPU.</p><p><b>`-mfix7000`</b>        <b>`-mno-fix7000`</b>            Cause nops to be inserted if the read of the destination register of an mfhi or mflo instruction occurs in the following two instructions.</p><p><b>`-mfix-rm7000`</b>        <b>`-mno-fix-rm7000`</b>            Cause nops to be inserted if a dmult or dmultu instruction is followed by a load instruction.</p><p><b>`-mfix-r5900`</b>        <b>`-mno-fix-r5900`</b>            Do not attempt to schedule the preceding instruction into the delay slot of a branch instruction placed at the end of a short loop of six instructions or fewer  and  always  schedule  a  "nop"            instruction there instead.  The short loop bug under certain conditions causes loops to execute only once or twice, due to a hardware bug in the R5900 chip.</p><p><b>`-mdebug`</b>        <b>`-no-mdebug`</b>            Cause stabs-style debugging output to go into an ECOFF-style .mdebug section instead of the standard ELF .stabs sections.</p><p><b>`-mpdr`</b>        <b>`-mno-pdr`</b>            Control generation of ".pdr" sections.</p><p><b>`-mgp32`</b>        <b>`-mfp32`</b>            The  register  sizes  are  normally  inferred  from the ISA and ABI, but these flags force a certain group of registers to be treated as 32 bits wide at all times.  -mgp32 controls the size of            general-purpose registers and -mfp32 controls the size of floating-point registers.</p><p><b>`-mgp64`</b>        <b>`-mfp64`</b>            The register sizes are normally inferred from the ISA and ABI, but these flags force a certain group of registers to be treated as 64 bits wide at all  times.   -mgp64  controls  the  size  of            general-purpose registers and -mfp64 controls the size of floating-point registers.</p><p><b>`-mfpxx`</b>            The  register  sizes  are  normally  inferred  from  the  ISA  and ABI, but using this flag in combination with -mabi=32 enables an ABI variant which will operate correctly with floating-point            registers which are 32 or 64 bits wide.</p><p><b>`-modd-spreg`</b>        <b>`-mno-odd-spreg`</b>            Enable use of floating-point operations on odd-numbered single-precision registers when supported by the ISA.  -mfpxx implies -mno-odd-spreg, otherwise the default is -modd-spreg.</p><p><b>`-mips16`</b>        <b>`-no-mips16`</b>            Generate code for the MIPS 16 processor.  This is equivalent to putting ".module mips16" at the start of the assembly file.  -no-mips16 turns off this option.</p><p><b>`-mmips16e2`</b>        <b>`-mno-mips16e2`</b>            Enable the use of MIPS16e2 instructions in MIPS16 mode.  This is equivalent to putting ".module mips16e2" at the start of the assembly file.  -mno-mips16e2 turns off this option.</p><p><b>`-mmicromips`</b>        <b>`-mno-micromips`</b>            Generate code for the microMIPS processor.  This is equivalent to putting ".module micromips" at the start of the assembly file.  -mno-micromips turns off this option.  This is  equivalent  to            putting ".module nomicromips" at the start of the assembly file.</p><p><b>`-msmartmips`</b>        <b>`-mno-smartmips`</b>            Enables the SmartMIPS extension to the MIPS32 instruction set.  This is equivalent to putting ".module smartmips" at the start of the assembly file.  -mno-smartmips turns off this option.</p><p><b>`-mips3d`</b>        <b>`-no-mips3d`</b>            Generate code for the MIPS-3D Application Specific Extension.  This tells the assembler to accept MIPS-3D instructions.  -no-mips3d turns off this option.</p><p><b>`-mdmx`</b>        <b>`-no-mdmx`</b>            Generate code for the MDMX Application Specific Extension.  This tells the assembler to accept MDMX instructions.  -no-mdmx turns off this option.</p><p><b>`-mdsp`</b>        <b>`-mno-dsp`</b>            Generate code for the DSP Release 1 Application Specific Extension.  This tells the assembler to accept DSP Release 1 instructions.  -mno-dsp turns off this option.</p><p><b>`-mdspr2`</b>        <b>`-mno-dspr2`</b>            Generate  code  for  the  DSP  Release  2 Application Specific Extension.  This option implies -mdsp.  This tells the assembler to accept DSP Release 2 instructions.  -mno-dspr2 turns off this            option.</p><p><b>`-mdspr3`</b>        <b>`-mno-dspr3`</b>            Generate code for the DSP Release 3 Application Specific Extension.  This option implies -mdsp and -mdspr2.  This tells the assembler to accept DSP Release 3  instructions.   -mno-dspr3  turns            off this option.</p><p><b>`-mmsa`</b>        <b>`-mno-msa`</b>            Generate code for the MIPS SIMD Architecture Extension.  This tells the assembler to accept MSA instructions.  -mno-msa turns off this option.</p><p><b>`-mxpa`</b>        <b>`-mno-xpa`</b>            Generate code for the MIPS eXtended Physical Address (XPA) Extension.  This tells the assembler to accept XPA instructions.  -mno-xpa turns off this option.</p><p><b>`-mmt`</b>        <b>`-mno-mt`</b>            Generate code for the MT Application Specific Extension.  This tells the assembler to accept MT instructions.  -mno-mt turns off this option.</p><p><b>`-mmcu`</b>        <b>`-mno-mcu`</b>            Generate code for the MCU Application Specific Extension.  This tells the assembler to accept MCU instructions.  -mno-mcu turns off this option.</p><p><b>`-mcrc`</b>        <b>`-mno-crc`</b>            Generate code for the MIPS cyclic redundancy check (CRC) Application Specific Extension.  This tells the assembler to accept CRC instructions.  -mno-crc turns off this option.</p><p><b>`-mginv`</b>        <b>`-mno-ginv`</b>            Generate code for the Global INValidate (GINV) Application Specific Extension.  This tells the assembler to accept GINV instructions.  -mno-ginv turns off this option.</p><p><b>`-mloongson-mmi`</b>        <b>`-mno-loongson-mmi`</b>            Generate  code for the Loongson MultiMedia extensions Instructions (MMI) Application Specific Extension.  This tells the assembler to accept MMI instructions.  -mno-loongson-mmi turns off this            option.</p><p><b>`-mloongson-cam`</b>        <b>`-mno-loongson-cam`</b>            Generate code for the Loongson Content Address Memory (CAM) instructions.  This tells the assembler to accept Loongson CAM instructions.  -mno-loongson-cam turns off this option.</p><p><b>`-mloongson-ext`</b>        <b>`-mno-loongson-ext`</b>            Generate code for the Loongson EXTensions (EXT) instructions.  This tells the assembler to accept Loongson EXT instructions.  -mno-loongson-ext turns off this option.</p><p><b>`-mloongson-ext2`</b>        <b>`-mno-loongson-ext2`</b>            Generate code for the Loongson EXTensions R2 (EXT2) instructions.  This option implies -mloongson-ext.  This tells the assembler to accept Loongson EXT2 instructions.  -mno-loongson-ext2 turns            off this option.</p><p><b>`-minsn32`</b>        <b>`-mno-insn32`</b>            Only use 32-bit instruction encodings when generating code for the microMIPS processor.  This option inhibits the use of any 16-bit instructions.  This is equivalent to putting  ".set  insn32"            at  the  start  of the assembly file.  -mno-insn32 turns off this option.  This is equivalent to putting ".set noinsn32" at the start of the assembly file.  By default -mno-insn32 is selected,            allowing all instructions to be used.</p><p><b>`--construct-floats`</b>        <b>`--no-construct-floats`</b>            The --no-construct-floats option disables the construction of double width floating point constants by loading the two halves of the value into the two single width  floating  point  registers            that make up the double width register.  By default --construct-floats is selected, allowing construction of these floating point constants.</p><p><b>`--relax-branch`</b>        <b>`--no-relax-branch`</b>            The --relax-branch option enables the relaxation of out-of-range branches.  By default --no-relax-branch is selected, causing any out-of-range branches to produce an error.</p><p><b>`-mignore-branch-isa`</b>        <b>`-mno-ignore-branch-isa`</b>            Ignore  branch checks for invalid transitions between ISA modes.  The semantics of branches does not provide for an ISA mode switch, so in most cases the ISA mode a branch has been encoded for            has to be the same as the ISA mode of the branch's target label.  Therefore GAS has checks implemented that verify in branch  assembly  that  the  two  ISA  modes  match.   -mignore-branch-isa            disables these checks.  By default -mno-ignore-branch-isa is selected, causing any invalid branch requiring a transition between ISA modes to produce an error.</p><p><b>`-mnan`</b>=encoding            Select between the IEEE 754-2008 (-mnan=2008) or the legacy (-mnan=legacy) NaN encoding format.  The latter is the default.</p><p><b>`--emulation`</b>=name            This  option  was  formerly used to switch between ELF and ECOFF output on targets like IRIX 5 that supported both.  MIPS ECOFF support was removed in GAS 2.24, so the option now serves little            purpose.  It is retained for backwards compatibility.</p><p>The available configuration names are: mipself, mipslelf and mipsbelf.  Choosing mipself now has no effect, since the output is always ELF.  mipslelf and mipsbelf select little- and big-endian            output respectively, but -EL and -EB are now the preferred options instead.</p><p><b>`-nocpp`</b>            as ignores this option.  It is accepted for compatibility with the native tools.</p><p><b>`--trap`</b>        <b>`--no-trap`</b>        <b>`--break`</b>        <b>`--no-break`</b>            Control how to deal with multiplication overflow and division by zero.  --trap or --no-break (which are synonyms) take a trap exception (and only work for Instruction Set Architecture level  2            and higher); --break or --no-trap (also synonyms, and the default) take a break exception.</p><p><b>`-n  When`</b> this option is used, as will issue a warning every time it generates a nop instruction from a macro.</p><pre><code>The following options are available when as is configured for a LoongArch processor.
</code></pre><p><b>`-fpic`</b>        <b>`-fPIC`</b>            Generate position-independent code</p><p><b>`-fno-pic`</b>            Don't generate position-independent code (default)</p><p>` The following options are available when as is configured for a Meta processor.</p><p>"-mcpu=metac11"     Generate code for Meta 1.1.</p><p>"-mcpu=metac12"     Generate code for Meta 1.2.</p><p>"-mcpu=metac21"     Generate code for Meta 2.1.</p><p>"-mfpu=metac21"     Allow code to use FPU hardware of Meta 2.1.</p><p>See the info pages for documentation of the MMIX-specific options.</p><p>The following options are available when as is configured for a NDS32 processor.</p><p>"-O1"     Optimize for performance.</p><p>"-Os"     Optimize for space.</p><p>"-EL"     Produce little endian data output.</p><p>"-EB"     Produce little endian data output.</p><p>"-mpic"     Generate PIC.</p><p>"-mno-fp-as-gp-relax"     Suppress fp-as-gp relaxation for this file.</p><p>"-mb2bb-relax"     Back-to-back branch optimization.</p><p>"-mno-all-relax"     Suppress all relaxation for this file.</p><p>"-march=<arch name>"     Assemble for architecture <arch name> which could be v3, v3j, v3m, v3f, v3s, v2, v2j, v2f, v2s.</p><p>"-mbaseline=<baseline>"     Assemble for baseline <baseline> which could be v2, v3, v3m.</p><p>"-mfpu-freg=FREG"     Specify a FPU configuration.</p><p>"0      8 SP /  4 DP registers"     "1     16 SP /  8 DP registers"     "2     32 SP / 16 DP registers"     "3     32 SP / 32 DP registers" "-mabi=abi"     Specify a abi version <abi> could be v1, v2, v2fp, v2fpp.</p><p>"-m[no-]mac"     Enable/Disable Multiply instructions support.</p><p>"-m[no-]div"     Enable/Disable Divide instructions support.</p><p>"-m[no-]16bit-ext"     Enable/Disable 16-bit extension</p><p>"-m[no-]dx-regs"     Enable/Disable d0/d1 registers</p><p>"-m[no-]perf-ext"     Enable/Disable Performance extension</p><p>"-m[no-]perf2-ext"     Enable/Disable Performance extension 2</p><p>"-m[no-]string-ext"     Enable/Disable String extension</p><p>"-m[no-]reduced-regs"     Enable/Disable Reduced Register configuration (GPR16) option</p><p>"-m[no-]audio-isa-ext"     Enable/Disable AUDIO ISA extension</p><p>"-m[no-]fpu-sp-ext"     Enable/Disable FPU SP extension</p><p>"-m[no-]fpu-dp-ext"     Enable/Disable FPU DP extension</p><p>"-m[no-]fpu-fma"     Enable/Disable FPU fused-multiply-add instructions</p><p>"-mall-ext"     Turn on all extensions and instructions support</p><p>The following options are available when as is configured for a PowerPC processor. `</p><p><b>`-a32`</b>            Generate ELF32 or XCOFF32.</p><p><b>`-a64`</b>            Generate ELF64 or XCOFF64.</p><p><b>`-K PIC`</b>            Set EF_PPC_RELOCATABLE_LIB in ELF flags.</p><p><b>`-mpwrx`</b> | -mpwr2            Generate code for POWER/2 (RIOS2).</p><p><b>`-mpwr`</b>            Generate code for POWER (RIOS1)</p><p><b>`-m601`</b>            Generate code for PowerPC 601.</p><p><b>`-mppc`</b>, -mppc32, -m603, -m604            Generate code for PowerPC 603/604.</p><p><b>`-m403`</b>, -m405            Generate code for PowerPC 403/405.</p><p><b>`-m440`</b>            Generate code for PowerPC 440.  BookE and some 405 instructions.</p><p><b>`-m464`</b>            Generate code for PowerPC 464.</p><p><b>`-m476`</b>            Generate code for PowerPC 476.</p><p><b>`-m7400`</b>, -m7410, -m7450, -m7455            Generate code for PowerPC 7400/7410/7450/7455.</p><p><b>`-m750cl`</b>, -mgekko, -mbroadway            Generate code for PowerPC 750CL/Gekko/Broadway.</p><p><b>`-m821`</b>, -m850, -m860            Generate code for PowerPC 821/850/860.</p><p><b>`-mppc64`</b>, -m620            Generate code for PowerPC 620/625/630.</p><p><b>`-me200z2`</b>, -me200z4            Generate code for e200 variants, e200z2 with LSP, e200z4 with SPE.</p><p><b>`-me300`</b>            Generate code for PowerPC e300 family.</p><p><b>`-me500`</b>, -me500x2            Generate code for Motorola e500 core complex.</p><p><b>`-me500mc`</b>            Generate code for Freescale e500mc core complex.</p><p><b>`-me500mc64`</b>            Generate code for Freescale e500mc64 core complex.</p><p><b>`-me5500`</b>            Generate code for Freescale e5500 core complex.</p><p><b>`-me6500`</b>            Generate code for Freescale e6500 core complex.</p><p><b>`-mlsp`</b>            Enable LSP instructions.  (Disables SPE and SPE2.)</p><p><b>`-mspe`</b>            Generate code for Motorola SPE instructions.  (Disables LSP.)</p><p><b>`-mspe2`</b>            Generate code for Freescale SPE2 instructions.  (Disables LSP.)</p><p><b>`-mtitan`</b>            Generate code for AppliedMicro Titan core complex.</p><p><b>`-mppc64bridge`</b>            Generate code for PowerPC 64, including bridge insns.</p><p><b>`-mbooke`</b>            Generate code for 32-bit BookE.</p><p><b>`-ma2`</b>            Generate code for A2 architecture.</p><p><b>`-maltivec`</b>            Generate code for processors with AltiVec instructions.</p><p><b>`-mvle`</b>            Generate code for Freescale PowerPC VLE instructions.</p><p><b>`-mvsx`</b>            Generate code for processors with Vector-Scalar (VSX) instructions.</p><p><b>`-mhtm`</b>            Generate code for processors with Hardware Transactional Memory instructions.</p><p><b>`-mpower4`</b>, -mpwr4            Generate code for Power4 architecture.</p><p><b>`-mpower5`</b>, -mpwr5, -mpwr5x            Generate code for Power5 architecture.</p><p><b>`-mpower6`</b>, -mpwr6            Generate code for Power6 architecture.</p><p><b>`-mpower7`</b>, -mpwr7            Generate code for Power7 architecture.</p><p><b>`-mpower8`</b>, -mpwr8            Generate code for Power8 architecture.</p><p><b>`-mpower9`</b>, -mpwr9            Generate code for Power9 architecture.</p><p><b>`-mpower10`</b>, -mpwr10            Generate code for Power10 architecture.</p><p><b>`-mpower11`</b>, -mpwr11            Generate code for Power11 architecture.</p><p><b>`-mfuture`</b>            Generate code for 'future' architecture.</p><p><b>`-mcell`</b>        <b>`-mcell`</b>            Generate code for Cell Broadband Engine architecture.</p><p><b>`-mcom`</b>            Generate code Power/PowerPC common instructions.</p><p><b>`-many`</b>            Generate code for any architecture (PWR/PWRX/PPC).</p><p><b>`-mregnames`</b>            Allow symbolic names for registers.</p><p><b>`-mno-regnames`</b>            Do not allow symbolic names for registers.</p><p><b>`-mrelocatable`</b>            Support for GCC's -mrelocatable option.</p><p><b>`-mrelocatable-lib`</b>            Support for GCC's -mrelocatable-lib option.</p><p><b>`-memb`</b>            Set PPC_EMB bit in ELF flags.</p><p><b>`-mlittle`</b>, -mlittle-endian, -le            Generate code for a little endian machine.</p><p><b>`-mbig`</b>, -mbig-endian, -be            Generate code for a big endian machine.</p><p><b>`-msolaris`</b>            Generate code for Solaris.</p><p><b>`-mno-solaris`</b>            Do not generate code for Solaris.</p><p><b>`-nops`</b>=count            If an alignment directive inserts more than count nops, put a branch at the beginning to skip execution of the nops.</p><pre><code>The following options are available when as is configured for a RISC-V processor.
</code></pre><p><b>`-fpic`</b>        <b>`-fPIC`</b>            Generate position-independent code</p><p><b>`-fno-pic`</b>            Don't generate position-independent code (default)</p><p><b>`-march`</b>=ISA            Select  the  base  isa,  as  specified  by ISA.  For example -march=rv32ima.  If this option and the architecture attributes aren't set, then assembler will check the default configure setting            <b>`--with-arch`</b>=ISA.</p><p><b>`-misa-spec`</b>=ISAspec            Select the default isa spec version.  If the version of ISA isn't set by -march, then assembler helps to set the version according to the default chosen spec.  If this option isn't  set,  then            assembler will check the default configure setting --with-isa-spec=ISAspec.</p><p><b>`-mpriv-spec`</b>=PRIVspec            Select  the  privileged  spec version.  We can decide whether the CSR is valid or not according to the chosen spec.  If this option and the privilege attributes aren't set, then assembler will            check the default configure setting --with-priv-spec=PRIVspec.</p><p><b>`-mabi`</b>=ABI            Selects the ABI, which is either "ilp32" or "lp64", optionally followed by "f", "d", or "q" to indicate single-precision, double-precision, or quad-precision floating-point calling convention,            or none or "e" to indicate the soft-float calling convention ("e" indicates a soft-float RVE ABI).</p><p><b>`-mrelax`</b>            Take advantage of linker relaxations to reduce the number of instructions required to materialize symbol addresses. (default)</p><p><b>`-mno-relax`</b>            Don't do linker relaxations.</p><p><b>`-march-attr`</b>            Generate the default contents for the riscv elf attribute section if the .attribute directives are not set.  This section is used to record the information that  a  linker  or  runtime  loader            needs  to  check  compatibility.   This  information  includes  ISA  string,  stack  alignment  requirement,  unaligned memory accesses, and the major, minor and revision version of privileged            specification.</p><p><b>`-mno-arch-attr`</b>            Don't generate the default riscv elf attribute section if the .attribute directives are not set.</p><p><b>`-mcsr-check`</b>            Enable the CSR checking for the ISA-dependent CRS and the read-only CSR.  The ISA-dependent CSR are only valid when the specific ISA is set.  The read-only CSR can not be written  by  the  CSR            instructions.</p><p><b>`-mno-csr-check`</b>            Don't do CSR checking.</p><p><b>`-mlittle-endian`</b>            Generate code for a little endian machine.</p><p><b>`-mbig-endian`</b>            Generate code for a big endian machine.</p><p>` See the info pages for documentation of the RX-specific options.</p><p>The following options are available when as is configured for the s390 processor family. `</p><p><b>`-m31`</b>        <b>`-m64`</b>            Select the word size, either 31/32 bits or 64 bits.</p><p><b>`-mesa`</b>        <b>`-mzarch`</b>            Select the architecture mode, either the Enterprise System Architecture (esa) or the z/Architecture mode (zarch).</p><p><b>`-march`</b>=processor            Specify  which  s390 processor variant is the target, g5 (or arch3), g6, z900 (or arch5), z990 (or arch6), z9-109, z9-ec (or arch7), z10 (or arch8), z196 (or arch9), zEC12 (or arch10), z13 (or            arch11), z14 (or arch12), z15 (or arch13), or z16 (or arch14).</p><p><b>`-mregnames`</b>        <b>`-mno-regnames`</b>            Allow or disallow symbolic names for registers.</p><p><b>`-mwarn-areg-zero`</b>            Warn whenever the operand for a base or index register has been specified but evaluates to zero.</p><pre><code>The following options are available when as is configured for a TMS320C6000 processor.
</code></pre><p><b>`-march`</b>=arch            Enable (only) instructions from architecture arch.  By default, all instructions are permitted.</p><p>The following values of arch are accepted: "c62x", "c64x", "c64x+", "c67x", "c67x+", "c674x".</p><p><b>`-mdsbt`</b>        <b>`-mno-dsbt`</b>            The -mdsbt option causes the assembler to generate the "Tag_ABI_DSBT" attribute with a value of 1, indicating that the code is using DSBT addressing.  The -mno-dsbt option, the default, causes            the tag to have a value of 0, indicating that the code does not use DSBT addressing.  The linker will emit a warning if objects of different type (DSBT and non-DSBT) are linked together.</p><p><b>`-mpid`</b>=no        <b>`-mpid`</b>=near        <b>`-mpid`</b>=far            The -mpid= option causes the assembler to generate the "Tag_ABI_PID" attribute with a value indicating the form of data addressing used by the code.  -mpid=no, the default, indicates position-            dependent data addressing, -mpid=near indicates position-independent addressing with GOT accesses using near DP addressing, and -mpid=far indicates  position-independent  addressing  with  GOT            accesses using far DP addressing.  The linker will emit a warning if objects built with different settings of this option are linked together.</p><p><b>`-mpic`</b>        <b>`-mno-pic`</b>            The -mpic option causes the assembler to generate the "Tag_ABI_PIC" attribute with a value of 1, indicating that the code is using position-independent code addressing,  The "-mno-pic" option,            the  default, causes the tag to have a value of 0, indicating position-dependent code addressing.  The linker will emit a warning if objects of different type (position-dependent and position-            independent) are linked together.</p><p><b>`-mbig-endian`</b>        <b>`-mlittle-endian`</b>            Generate code for the specified endianness.  The default is little-endian.</p><pre><code>The following options are available when as is configured for a TILE-Gx processor.
</code></pre><p><b>`-m32`</b> | -m64            Select the word size, either 32 bits or 64 bits.</p><p><b>`-EB`</b> | -EL            Select the endianness, either big-endian (-EB) or little-endian (-EL).</p><pre><code>The following option is available when as is configured for a Visium processor.
</code></pre><p><b>`-mtune`</b>=arch            This option specifies the target architecture.  If an attempt is made to assemble an instruction that will not execute on the target architecture, the assembler will issue an error message.</p><p>The following names are recognized: "mcm24" "mcm" "gr5" "gr6"</p><pre><code>The following options are available when as is configured for an Xtensa processor.
</code></pre><p><b>`--text-section-literals`</b> | --no-text-section-literals            Control the treatment of literal pools.  The default is --no-text-section-literals, which places literals in separate sections in the output file.  This allows the literal pool to be placed in            a data RAM/ROM.  With --text-section-literals, the literals are interspersed in the text section in order to keep them as close as possible to their references.   This  may  be  necessary  for            large  assembly  files,  where  the  literals  would  otherwise  be  out of range of the "L32R" instructions in the text section.  Literals are grouped into pools following ".literal_position"            directives or preceding "ENTRY" instructions.  These options only affect literals referenced via PC-relative "L32R" instructions; literals for absolute mode  "L32R"  instructions  are  handled            separately.</p><p><b>`--auto-litpools`</b> | --no-auto-litpools            Control  the  treatment  of  literal  pools.   The default is --no-auto-litpools, which in the absence of --text-section-literals places literals in separate sections in the output file.  This            allows the literal pool to be placed in a data RAM/ROM.  With --auto-litpools, the literals are interspersed in the text section in order to keep them as close as possible to their references,            explicit ".literal_position" directives are not required.  This may be necessary for very large functions, where single literal pool at the beginning of the function may not  be  reachable  by            "L32R" instructions at the end.  These options only affect literals referenced via PC-relative "L32R" instructions; literals for absolute mode "L32R" instructions are handled separately.  When            used together with --text-section-literals, --auto-litpools takes precedence.</p><p><b>`--absolute-literals`</b> | --no-absolute-literals            Indicate  to  the assembler whether "L32R" instructions use absolute or PC-relative addressing.  If the processor includes the absolute addressing option, the default is to use absolute "L32R"            relocations.  Otherwise, only the PC-relative "L32R" relocations can be used.</p><p><b>`--target-align`</b> | --no-target-align            Enable or disable automatic alignment to reduce branch penalties at some expense in code size.    This optimization  is  enabled  by  default.   Note  that  the  assembler  will  always  align            instructions like "LOOP" that have fixed alignment requirements.</p><p><b>`--longcalls`</b> | --no-longcalls            Enable  or  disable transformation of call instructions to allow calls across a greater range of addresses.    This option should be used when call targets can potentially be out of range.  It            may degrade both code size and performance, but the linker can generally optimize away the unnecessary overhead when a call ends up within range.  The default is --no-longcalls.</p><p><b>`--transform`</b> | --no-transform            Enable or disable all assembler transformations of Xtensa instructions, including both relaxation and optimization.  The default is --transform; --no-transform should only be used in the  rare            cases when the instructions must be exactly as specified in the assembly source.  Using --no-transform causes out of range instruction operands to be errors.</p><p><b>`--rename-section oldname`</b>=newname            Rename the oldname section to newname.  This option can be used multiple times to rename multiple sections.</p><p><b>`--trampolines`</b> | --no-trampolines            Enable  or  disable transformation of jump instructions to allow jumps across a greater range of addresses.    This option should be used when jump targets can potentially be out of range.  In            the absence of such jumps this option does not affect code size or performance.  The default is --trampolines.</p><p><b>`--abi-windowed`</b> | --abi-call0            Choose ABI tag written to the ".xtensa.info" section.  ABI tag indicates ABI of the assembly code.  A warning is issued by the linker on an attempt to link object files with  inconsistent  ABI            tags.  Default ABI is chosen by the Xtensa core configuration.</p><p>` The following options are available when as is configured for an Z80 processor.</p><p>@chapter Z80 Dependent Features `</p><p>Command-line Options        <b>`-march`</b>=CPU[-EXT...][+EXT...]            This  option  specifies  the  target  processor.  The assembler will issue an error message if an attempt is made to assemble an instruction which will not execute on the target processor. The            following processor names are recognized: "z80", "z180", "ez80", "gbz80", "z80n", "r800".  In addition to the basic instruction set,  the  assembler  can  be  told  to  accept  some  extension            mnemonics.  For  example,  "-march=z180+sli+infc" extends z180 with SLI instructions and IN F,(C). The following extensions are currently supported: "full" (all known instructions), "adl" (ADL            CPU mode by default, eZ80 only), "sli" (instruction known as SLI, SLL or SL1), "xyhl" (instructions with halves of index registers:  IXL,  IXH,  IYL,  IYH),  "xdcb"  (instructions  like  RotOp            (II+d),R  and  BitOp  n,(II+d),R),  "infc"  (instruction IN F,(C) or IN (C)), "outc0" (instruction OUT (C),0).  Note that rather than extending a basic instruction set, the extension mnemonics            starting with "-" revoke the respective functionality: "-march=z80-full+xyhl" first removes all default extensions and adds support for index registers halves only.</p><p>If this option is not specified then "-march=z80+xyhl+infc" is assumed.</p><p><b>`-local-prefix`</b>=prefix            Mark all labels with specified prefix as local. But such label can be marked global explicitly in the code. This option do not change default local label prefix ".L", it is just adds new one.</p><p><b>`-colonless`</b>            Accept colonless labels. All symbols at line begin are treated as labels.</p><p><b>`-sdcc`</b>            Accept assembler code produced by SDCC.</p><p><b>`-fp-s`</b>=FORMAT            Single precision floating point numbers format. Default: ieee754 (32 bit).</p><p><b>`-fp-d`</b>=FORMAT            Double precision floating point numbers format. Default: ieee754 (64 bit).</p><h2 id="see-also">See Also</h2><pre><code>gcc(1), ld(1), and the Info entries for binutils and ld.
</code></pre><h3 id="copyright">Copyright</h3><p>` Copyright (c) 1991-2024 Free Software Foundation, Inc.</p><p>Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.3 or  any  later  version  published  by  the  Free  Software Foundation; with no Invariant Sections, with no Front-Cover Texts, and with no Back-Cover Texts.  A copy of the license is included in the section entitled "GNU Free Documentation License". `</p><p>binutils-2.42                                                                                    2025-03-10                                                                                           [<a href="./AS.html">AS(1)</a>](AS.html)</p></div>
    </article>
</body>

</html>
