# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_2_pipeline.srcs/sources_1/new/EX_MEM_regf.v" \
"../../../../project_2_pipeline.srcs/sources_1/new/Hazard_detection.v" \
"../../../../project_2_pipeline.srcs/sources_1/new/ID_EX_regf.v" \
"../../../../project_2_pipeline.srcs/sources_1/new/IF_ID_regf.v" \
"../../../../project_2_pipeline.srcs/sources_1/new/MEM_WB_regf.v" \
"../../../../project_2_pipeline.srcs/sources_1/new/adder.v" \
"../../../../project_2_pipeline.srcs/sources_1/new/alu.v" \
"../../../../project_2_pipeline.srcs/sources_1/new/comparator.v" \
"../../../../project_2_pipeline.srcs/sources_1/new/control.v" \
"../../../../project_2_pipeline.srcs/sources_1/new/datamem.v" \
"../../../../project_2_pipeline.srcs/sources_1/new/extender.v" \
"../../../../project_2_pipeline.srcs/sources_1/new/forwarding.v" \
"../../../../project_2_pipeline.srcs/sources_1/new/instmem.v" \
"../../../../project_2_pipeline.srcs/sources_1/new/mux21.v" \
"../../../../project_2_pipeline.srcs/sources_1/new/mux41.v" \
"../../../../project_2_pipeline.srcs/sources_1/new/pipeline.v" \
"../../../../project_2_pipeline.srcs/sources_1/new/reg.v" \
"../../../../project_2_pipeline.srcs/sources_1/new/regfile.v" \
"../../../../project_2_pipeline.srcs/sources_1/new/shifter.v" \
"../../../../project_2_pipeline.srcs/sources_1/new/shifter2.v" \
"../../../../project_2_pipeline.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
