VLOG_LIST := \
/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_master_FIN_DDR.v \
/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_master_FOUT_DDR.v \
/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_master_WEIGHTS_DDR.v \
/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_slave_axilite.v \
/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/axibus2rambus.v \
/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/axvalid_ctrl.v \
/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/ceil_power_of_2.v \
/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cm_cnt.v \
/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna.autotb.v \
/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna.v \
/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_axilite_s_axi.v \
/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_FIN_DDR_m_axi.v \
/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_FOUT_DDR_m_axi.v \
/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_WEIGHTS_DDR_m_axi.v \
/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/glbl.v \
/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/load_all_weights.v \
/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/load_bias.v \
/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/load_weights.v \
/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/spram.v \
