{
    "fileIDs": {
        "1": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/GHDL_testcases/fpu_double/jira/./rtl/fpu_double.vhd",
        "2": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/GHDL_testcases/fpu_double/jira/./rtl/fpu_add.vhd",
        "3": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/GHDL_testcases/fpu_double/jira/./rtl/fpu_sub.vhd",
        "4": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/GHDL_testcases/fpu_double/jira/./rtl/fpu_mul.vhd",
        "5": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/GHDL_testcases/fpu_double/jira/./rtl/fpu_div.vhd",
        "6": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/GHDL_testcases/fpu_double/jira/./rtl/fpu_round.vhd",
        "7": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/GHDL_testcases/fpu_double/jira/./rtl/fpu_exceptions.vhd"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "opa_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "opb_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "fpu_op_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "rmode_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "enable_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "enable_reg_1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "enable_reg_2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "enable_reg_3",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "op_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "count_cycles",
                    "range": {
                        "lsb": 0,
                        "msb": 6
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "count_ready",
                    "range": {
                        "lsb": 0,
                        "msb": 6
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "count_busy",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "ready_0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "ready_1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "underflow_0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "overflow_0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "inexact_0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "exception_0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "invalid_0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "add_enable_0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "add_enable_1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "add_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "sub_enable_0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "sub_enable_1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "sub_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "mul_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "div_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "except_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "sum_out",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "diff_out",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "addsub_out",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mul_out",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "div_out",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_round",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exp_add_out",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exp_sub_out",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exp_mul_out",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exp_div_out",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_round",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exp_addsub",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_post_round",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "add_sign",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "sub_sign",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "mul_sign",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "div_sign",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "addsub_sign",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "sign_round",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "out_round",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "out_except",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                }
            ],
            "language": "VHDL_2008",
            "line": 56,
            "moduleInsts": [
                {
                    "file": "1",
                    "instName": "i_fpu_add",
                    "line": 130,
                    "module": "fpu_add",
                    "parameters": []
                },
                {
                    "file": "1",
                    "instName": "i_fpu_sub",
                    "line": 136,
                    "module": "fpu_sub",
                    "parameters": []
                },
                {
                    "file": "1",
                    "instName": "i_fpu_mul",
                    "line": 141,
                    "module": "fpu_mul",
                    "parameters": []
                },
                {
                    "file": "1",
                    "instName": "i_fpu_div",
                    "line": 146,
                    "module": "fpu_div",
                    "parameters": []
                },
                {
                    "file": "1",
                    "instName": "i_fpu_round",
                    "line": 152,
                    "module": "fpu_round",
                    "parameters": []
                },
                {
                    "file": "1",
                    "instName": "i_fpu_exceptions",
                    "line": 161,
                    "module": "fpu_exceptions",
                    "parameters": []
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "rmode",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Input",
                    "name": "fpu_op",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Input",
                    "name": "opa",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Input",
                    "name": "opb",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Output",
                    "name": "out_fp",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Output",
                    "name": "ready",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Output",
                    "name": "underflow",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Output",
                    "name": "overflow",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Output",
                    "name": "inexact",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Output",
                    "name": "exception",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Output",
                    "name": "invalid",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                }
            ],
            "topModule": "fpu_double"
        }
    ],
    "modules": {
        "fpu_add": {
            "file": "2",
            "internalSignals": [
                {
                    "name": "exponent_a",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_b",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_a",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_b",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_small",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_large",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_small",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_large",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "small_is_denorm",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "large_is_denorm",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "large_norm_small_denorm",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_diff",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "large_add",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "small_add",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "small_shift",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "small_shift_nonzero",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "small_is_nonzero",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "small_fraction_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "small_shift_2",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "small_shift_3",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "sum",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "sum_2",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "sum_overflow",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "exponent",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "sum_leading_one",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "denorm_to_norm",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "exp_diff_int",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "integer"
                }
            ],
            "language": "VHDL_2008",
            "line": 57,
            "module": "fpu_add",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "opa",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Input",
                    "name": "opb",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Output",
                    "name": "sign",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Output",
                    "name": "sum_3",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Output",
                    "name": "exponent_2",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                }
            ]
        },
        "fpu_div": {
            "file": "5",
            "internalSignals": [
                {
                    "name": "dividend_signal",
                    "range": {
                        "lsb": 0,
                        "msb": 53
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "divisor_signal",
                    "range": {
                        "lsb": 0,
                        "msb": 53
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "enable_signal",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "enable_signal_2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "enable_signal_a",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "enable_signal_b",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "enable_signal_c",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "enable_signal_d",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "enable_signal_e",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "dividend_shift",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "dividend_shift_2",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "divisor_shift",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "divisor_shift_2",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "count_out",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_a",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_b",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "expon_a",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "expon_b",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "a_is_norm",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "b_is_norm",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "a_is_zero",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "exponent_a",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_b",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "dividend_a",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "dividend_a_shifted",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "dividend_denorm",
                    "range": {
                        "lsb": 0,
                        "msb": 52
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "dividend_1",
                    "range": {
                        "lsb": 0,
                        "msb": 53
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "divisor_b",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "divisor_b_shifted",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "divisor_denorm",
                    "range": {
                        "lsb": 0,
                        "msb": 52
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "divisor_1",
                    "range": {
                        "lsb": 0,
                        "msb": 53
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "count_index",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "count_nonzero",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "quotient",
                    "range": {
                        "lsb": 0,
                        "msb": 53
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "quotient_out",
                    "range": {
                        "lsb": 0,
                        "msb": 53
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "remainder",
                    "range": {
                        "lsb": 0,
                        "msb": 53
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "remainder_out",
                    "range": {
                        "lsb": 0,
                        "msb": 53
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "remainder_msb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "count_nonzero_signal",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "count_nonzero_signal_2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "expon_term",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "expon_uf_1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "expon_uf_term_1",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "expon_final_1",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "expon_final_2",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "expon_shift_a",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "expon_shift_b",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "expon_uf_2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "expon_uf_term_2",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "expon_uf_term_3",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "expon_uf_gt_maxshift",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "expon_uf_term_4",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "expon_final_3",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "expon_final_4",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "quotient_msb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "expon_final_4_et0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "expon_final_4_term",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "expon_final_5",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_1",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_2",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_3",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_4",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_5",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_6",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "remainder_a",
                    "range": {
                        "lsb": 0,
                        "msb": 107
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "remainder_shift_term",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "remainder_b",
                    "range": {
                        "lsb": 0,
                        "msb": 107
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "remainder_1",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "remainder_2",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "remainder_3",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "remainder_4",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "remainder_5",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "remainder_6",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "m_norm",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "rem_lsb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                }
            ],
            "language": "VHDL_2008",
            "line": 54,
            "module": "fpu_div",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "opa",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Input",
                    "name": "opb",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Output",
                    "name": "sign",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Output",
                    "name": "mantissa_7",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Output",
                    "name": "exponent_out",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                }
            ]
        },
        "fpu_exceptions": {
            "file": "7",
            "internalSignals": [
                {
                    "name": "in_et_zero",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "opa_et_zero",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "opb_et_zero",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "add",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "subtract",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "multiply",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "divide",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "opa_qnan",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "opb_qnan",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "opa_snan",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "opb_snan",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "opa_pos_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "opb_pos_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "opa_neg_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "opb_neg_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "opa_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "opb_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "nan_input",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "snan_input",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "a_nan",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "div_by_0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "div_0_by_0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "div_inf_by_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "div_by_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "mul_0_by_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "mul_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "div_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "add_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "sub_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "addsub_inf_invalid",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "addsub_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "out_inf_trigger",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "out_pos_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "out_neg_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "round_nearest",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "round_to_zero",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "round_to_pos_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "round_to_neg_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "inf_round_down_trigger",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "mul_uf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "div_uf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "underflow_trigger",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "invalid_trigger",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "overflow_trigger",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "inexact_trigger",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "except_trigger",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "enable_trigger",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "nan_out_trigger",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "snan_trigger",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "exp_2047",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exp_2046",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "nan_output_0",
                    "range": {
                        "lsb": 0,
                        "msb": 62
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "nan_output",
                    "range": {
                        "lsb": 0,
                        "msb": 62
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_max",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "inf_round_down",
                    "range": {
                        "lsb": 0,
                        "msb": 62
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "out_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 62
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "out_0",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "out_1",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "out_2",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                }
            ],
            "language": "VHDL_2008",
            "line": 55,
            "module": "fpu_exceptions",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "rmode",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Input",
                    "name": "opa",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Input",
                    "name": "opb",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Input",
                    "name": "in_except",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Input",
                    "name": "exponent_in",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Input",
                    "name": "mantissa_in",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Input",
                    "name": "fpu_op",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Output",
                    "name": "out_fp",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Output",
                    "name": "ex_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Output",
                    "name": "underflow",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Output",
                    "name": "overflow",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Output",
                    "name": "inexact",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Output",
                    "name": "exception",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Output",
                    "name": "invalid",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                }
            ]
        },
        "fpu_mul": {
            "file": "4",
            "internalSignals": [
                {
                    "name": "product_shift",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "product_shift_2",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_a",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_b",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_a",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_b",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "a_is_norm",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "b_is_norm",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "a_is_zero",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "b_is_zero",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "in_zero",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "exponent_terms",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_gt_expoffset",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "exponent_under",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_1",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_2",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_gt_prodshift",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "exponent_3",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_4",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_et_zero",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "mul_a",
                    "range": {
                        "lsb": 0,
                        "msb": 52
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mul_b",
                    "range": {
                        "lsb": 0,
                        "msb": 52
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "product_a",
                    "range": {
                        "lsb": 0,
                        "msb": 40
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "product_b",
                    "range": {
                        "lsb": 0,
                        "msb": 40
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "product_c",
                    "range": {
                        "lsb": 0,
                        "msb": 40
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "product_d",
                    "range": {
                        "lsb": 0,
                        "msb": 25
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "product_e",
                    "range": {
                        "lsb": 0,
                        "msb": 33
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "product_f",
                    "range": {
                        "lsb": 0,
                        "msb": 33
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "product_g",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "product_h",
                    "range": {
                        "lsb": 0,
                        "msb": 28
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "product_i",
                    "range": {
                        "lsb": 0,
                        "msb": 28
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "product_j",
                    "range": {
                        "lsb": 0,
                        "msb": 30
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "sum_0",
                    "range": {
                        "lsb": 0,
                        "msb": 41
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "sum_1",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "sum_2",
                    "range": {
                        "lsb": 0,
                        "msb": 41
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "sum_3",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "sum_4",
                    "range": {
                        "lsb": 0,
                        "msb": 36
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "sum_5",
                    "range": {
                        "lsb": 0,
                        "msb": 27
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "sum_6",
                    "range": {
                        "lsb": 0,
                        "msb": 29
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "sum_7",
                    "range": {
                        "lsb": 0,
                        "msb": 36
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "sum_8",
                    "range": {
                        "lsb": 0,
                        "msb": 30
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "product",
                    "range": {
                        "lsb": 0,
                        "msb": 105
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "product_1",
                    "range": {
                        "lsb": 0,
                        "msb": 105
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "product_2",
                    "range": {
                        "lsb": 0,
                        "msb": 105
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "product_3",
                    "range": {
                        "lsb": 0,
                        "msb": 105
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "product_4",
                    "range": {
                        "lsb": 0,
                        "msb": 105
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "product_5",
                    "range": {
                        "lsb": 0,
                        "msb": 105
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "product_6",
                    "range": {
                        "lsb": 0,
                        "msb": 105
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "product_lsb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                }
            ],
            "language": "VHDL_2008",
            "line": 56,
            "module": "fpu_mul",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "opa",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Input",
                    "name": "opb",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Output",
                    "name": "sign",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Output",
                    "name": "product_7",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Output",
                    "name": "exponent_5",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                }
            ]
        },
        "fpu_round": {
            "file": "6",
            "internalSignals": [
                {
                    "name": "rounding_amount",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "round_nearest",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "round_to_zero",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "round_to_pos_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "round_to_neg_inf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "round_nearest_trigger",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "round_to_pos_inf_trigger",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "round_to_neg_inf_trigger",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "round_trigger",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "sum_round",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "sum_round_overflow",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "sum_round_2",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_round",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_final_2",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "sum_final",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                }
            ],
            "language": "VHDL_2008",
            "line": 54,
            "module": "fpu_round",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "round_mode",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Input",
                    "name": "sign_term",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "mantissa_term",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Input",
                    "name": "exponent_term",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Output",
                    "name": "round_out",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Output",
                    "name": "exponent_final",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_logic_vector"
                }
            ]
        },
        "fpu_sub": {
            "file": "3",
            "internalSignals": [
                {
                    "name": "fpu_op_add",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "diff_shift",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "diff_shift_2",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_a",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_b",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_a",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_b",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "expa_gt_expb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "expa_et_expb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "mana_gtet_manb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "a_gtet_b",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "exponent_small",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent_large",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_small",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "mantissa_large",
                    "range": {
                        "lsb": 0,
                        "msb": 51
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "small_is_denorm",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "large_is_denorm",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "large_norm_small_denorm",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "small_is_nonzero",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "exponent_diff",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "minuend",
                    "range": {
                        "lsb": 0,
                        "msb": 54
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "subtrahend",
                    "range": {
                        "lsb": 0,
                        "msb": 54
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "subtra_shift",
                    "range": {
                        "lsb": 0,
                        "msb": 54
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "subtra_shift_nonzero",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "subtra_fraction_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "subtra_shift_2",
                    "range": {
                        "lsb": 0,
                        "msb": 54
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "subtra_shift_3",
                    "range": {
                        "lsb": 0,
                        "msb": 54
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "diff",
                    "range": {
                        "lsb": 0,
                        "msb": 54
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "diffshift_gt_exponent",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "diffshift_et_55",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "diff_1",
                    "range": {
                        "lsb": 0,
                        "msb": 54
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "exponent",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                },
                {
                    "name": "in_norm_out_denorm",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                }
            ],
            "language": "VHDL_2008",
            "line": 59,
            "module": "fpu_sub",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "opa",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Input",
                    "name": "opb",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Input",
                    "name": "fpu_op",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Output",
                    "name": "sign",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Output",
                    "name": "diff_2",
                    "range": {
                        "lsb": 0,
                        "msb": 55
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Output",
                    "name": "exponent_2",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_logic_vector"
                }
            ]
        }
    }
}
