
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099704                       # Number of seconds simulated
sim_ticks                                 99703844733                       # Number of ticks simulated
final_tick                               627780554235                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 116508                       # Simulator instruction rate (inst/s)
host_op_rate                                   147151                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5293074                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888520                       # Number of bytes of host memory used
host_seconds                                 18836.66                       # Real time elapsed on the host
sim_insts                                  2194622573                       # Number of instructions simulated
sim_ops                                    2771832065                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1061632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1550336                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2615424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1563648                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1563648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8294                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12112                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 20433                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12216                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12216                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        17973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10647854                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16689                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15549410                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                26231927                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        17973                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16689                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34663                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15682926                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15682926                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15682926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        17973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10647854                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16689                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15549410                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               41914853                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               239097950                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21503663                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17432584                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1979447                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8754775                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8145442                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2334212                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93659                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186312362                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119891696                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21503663                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10479654                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26386548                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6033244                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4090932                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11511659                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1977581                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220818139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.666848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.026824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194431591     88.05%     88.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1837811      0.83%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3336039      1.51%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3089721      1.40%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964564      0.89%     92.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1615857      0.73%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          924458      0.42%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          955896      0.43%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12662202      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220818139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089937                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.501433                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184408201                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6012041                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26324006                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45856                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4028034                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3734214                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147156408                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4028034                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184880530                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1221367                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3700885                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25868958                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1118364                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     147032943                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        191398                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       478661                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208568935                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684895441                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684895441                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36864413                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4113193                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13863664                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183334                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81838                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1597454                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146072062                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137966615                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116793                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22010107                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46239006                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    220818139                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.624797                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.298228                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161326783     73.06%     73.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25181960     11.40%     84.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13544263      6.13%     90.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6867066      3.11%     93.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8184671      3.71%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2647966      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2484125      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438773      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       142532      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220818139                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416845     59.73%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143147     20.51%     80.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137838     19.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116020930     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978184      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12789836      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160758      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137966615                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.577030                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697830                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005058                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    497565991                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168116192                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134982825                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138664445                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       268109                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2670243                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92306                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4028034                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         825134                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       114358                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146105879                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8492                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13863664                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183334                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         98920                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          209                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1056818                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102213                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2159031                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135976442                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12339494                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1990172                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19500105                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19195721                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160611                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.568706                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134982870                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134982825                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77883163                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216944664                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.564550                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359000                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22976935                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2004582                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216790105                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.567966                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367656                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164937560     76.08%     76.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23868677     11.01%     87.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12381112      5.71%     92.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3980726      1.84%     94.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464246      2.52%     97.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836526      0.85%     98.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057651      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       938122      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325485      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216790105                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325485                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           360570888                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296240600                       # The number of ROB writes
system.switch_cpus0.timesIdled                2883356                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18279811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.390979                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.390979                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.418239                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.418239                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611585711                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188900236                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135815934                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               239097950                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19519583                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15961211                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1904489                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7951523                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7652601                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1996223                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85419                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    187923464                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             109682605                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19519583                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9648824                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22843824                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5296570                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4927984                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11516331                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1905604                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    219055791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.614039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.957936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       196211967     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1096154      0.50%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1669823      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2284476      1.04%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2347024      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1961170      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1107404      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1640945      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10736828      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    219055791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081638                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.458735                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       185775013                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7094323                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22781647                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        44516                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3360283                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3219663                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     134396767                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1318                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3360283                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       186301405                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1296260                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4472244                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22308658                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1316932                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     134311142                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          971                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        298254                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       526151                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          740                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    186646441                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    625091662                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    625091662                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161126529                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25519852                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36771                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21041                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3837549                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12761875                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6987452                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123705                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1521155                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         134121365                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36757                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        127125793                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        24800                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15397566                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36677274                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5297                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    219055791                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580335                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269645                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165301398     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21909489     10.00%     85.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11335248      5.17%     90.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8548661      3.90%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6636866      3.03%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2665619      1.22%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1693469      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       856876      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       108165      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    219055791                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22640      9.97%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         85419     37.61%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       119064     52.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    106511128     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1972358      1.55%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15730      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11693108      9.20%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6933469      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     127125793                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.531689                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             227123                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001787                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    473559299                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    149556015                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    125207113                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     127352916                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       294236                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2129269                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       172276                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          105                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3360283                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1050676                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       121816                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    134158122                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61493                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12761875                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6987452                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21027                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         89790                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1105760                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1088173                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2193933                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    125386682                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11023683                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1739110                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17955646                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17723217                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6931963                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.524416                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             125207317                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            125207113                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         72086714                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        193119731                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.523665                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373275                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94363858                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    115976918                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18188792                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31460                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1935430                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    215695508                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.537688                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.387394                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    168278162     78.02%     78.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23385624     10.84%     88.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8885296      4.12%     92.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4279883      1.98%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3550523      1.65%     96.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2116439      0.98%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1801878      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       796126      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2601577      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    215695508                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94363858                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     115976918                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17447776                       # Number of memory references committed
system.switch_cpus1.commit.loads             10632603                       # Number of loads committed
system.switch_cpus1.commit.membars              15730                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16633583                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104537647                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2366406                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2601577                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           347259641                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          271691963                       # The number of ROB writes
system.switch_cpus1.timesIdled                2930315                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20042159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94363858                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            115976918                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94363858                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.533787                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.533787                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.394666                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.394666                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       565085677                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      173742042                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      125056415                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31460                       # number of misc regfile writes
system.l20.replacements                          8309                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          289133                       # Total number of references to valid blocks.
system.l20.sampled_refs                         12405                       # Sample count of references to valid blocks.
system.l20.avg_refs                         23.307779                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           74.507250                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.328764                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2482.294041                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1534.869945                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.018190                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001057                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.606029                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.374724                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        30644                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  30644                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9706                       # number of Writeback hits
system.l20.Writeback_hits::total                 9706                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        30644                       # number of demand (read+write) hits
system.l20.demand_hits::total                   30644                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        30644                       # number of overall hits
system.l20.overall_hits::total                  30644                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8294                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8308                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8294                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8308                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8294                       # number of overall misses
system.l20.overall_misses::total                 8308                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2666616                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1706013552                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1708680168                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2666616                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1706013552                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1708680168                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2666616                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1706013552                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1708680168                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38938                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38952                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9706                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9706                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38938                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38952                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38938                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38952                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.213005                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.213288                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.213005                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.213288                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.213005                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.213288                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 190472.571429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 205692.494816                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 205666.847376                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 190472.571429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 205692.494816                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 205666.847376                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 190472.571429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 205692.494816                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 205666.847376                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4457                       # number of writebacks
system.l20.writebacks::total                     4457                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8294                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8308                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8294                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8308                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8294                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8308                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1828231                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1208701466                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1210529697                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1828231                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1208701466                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1210529697                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1828231                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1208701466                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1210529697                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.213005                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.213288                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.213005                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.213288                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.213005                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.213288                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 130587.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145732.031107                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 145706.511435                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 130587.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 145732.031107                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 145706.511435                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 130587.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 145732.031107                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 145706.511435                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12128                       # number of replacements
system.l21.tagsinuse                      4095.967429                       # Cycle average of tags in use
system.l21.total_refs                          385869                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16224                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.783839                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           79.707838                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.901443                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2710.947018                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1302.411131                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019460                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000708                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.661852                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.317971                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999992                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37414                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37414                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           21985                       # number of Writeback hits
system.l21.Writeback_hits::total                21985                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37414                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37414                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37414                       # number of overall hits
system.l21.overall_hits::total                  37414                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12105                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12118                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            7                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12112                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12125                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12112                       # number of overall misses
system.l21.overall_misses::total                12125                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2492487                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2479784202                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2482276689                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1421352                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1421352                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2492487                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2481205554                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2483698041                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2492487                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2481205554                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2483698041                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49519                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49532                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        21985                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            21985                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            7                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                7                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49526                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49539                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49526                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49539                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.244452                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.244650                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.244558                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.244757                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.244558                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.244757                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 191729.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204856.191822                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204842.110002                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 203050.285714                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 203050.285714                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 191729.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204855.148118                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204841.075546                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 191729.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204855.148118                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204841.075546                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7759                       # number of writebacks
system.l21.writebacks::total                     7759                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12105                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12118                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            7                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12112                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12125                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12112                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12125                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1709290                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1751106271                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1752815561                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1000010                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1000010                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1709290                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1752106281                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1753815571                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1709290                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1752106281                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1753815571                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244452                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.244650                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.244558                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.244757                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.244558                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.244757                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131483.846154                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144659.749773                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 144645.614870                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 142858.571429                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 142858.571429                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131483.846154                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 144658.708801                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 144644.583175                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131483.846154                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 144658.708801                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 144644.583175                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.997006                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011519294                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184706.898488                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.997006                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11511643                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11511643                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11511643                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11511643                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11511643                       # number of overall hits
system.cpu0.icache.overall_hits::total       11511643                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3264595                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3264595                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3264595                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3264595                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3264595                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3264595                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11511659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11511659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11511659                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11511659                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11511659                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11511659                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 204037.187500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 204037.187500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 204037.187500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 204037.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 204037.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 204037.187500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2782816                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2782816                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2782816                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2782816                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2782816                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2782816                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 198772.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 198772.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 198772.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 198772.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 198772.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 198772.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38938                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168089142                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39194                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.644742                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.580090                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.419910                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908516                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091484                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9271910                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9271910                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16330812                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16330812                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16330812                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16330812                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117414                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117414                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117414                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117414                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117414                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117414                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13788895022                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13788895022                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13788895022                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13788895022                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13788895022                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13788895022                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9389324                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9389324                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16448226                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16448226                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16448226                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16448226                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012505                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012505                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007138                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007138                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007138                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007138                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 117438.252866                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 117438.252866                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 117438.252866                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 117438.252866                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 117438.252866                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 117438.252866                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9706                       # number of writebacks
system.cpu0.dcache.writebacks::total             9706                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78476                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78476                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78476                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78476                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78476                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78476                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38938                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38938                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3768796176                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3768796176                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3768796176                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3768796176                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3768796176                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3768796176                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 96789.670142                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96789.670142                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 96789.670142                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96789.670142                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 96789.670142                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96789.670142                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997409                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011782649                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2052297.462475                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997409                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11516315                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11516315                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11516315                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11516315                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11516315                       # number of overall hits
system.cpu1.icache.overall_hits::total       11516315                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3046788                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3046788                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3046788                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3046788                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3046788                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3046788                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11516331                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11516331                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11516331                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11516331                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11516331                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11516331                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 190424.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 190424.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 190424.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 190424.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 190424.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 190424.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2600397                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2600397                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2600397                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2600397                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2600397                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2600397                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 200030.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 200030.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 200030.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 200030.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 200030.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 200030.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49526                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170994488                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49782                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3434.865775                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.263795                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.736205                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911187                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088813                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8093818                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8093818                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6779932                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6779932                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16503                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16503                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15730                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15730                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14873750                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14873750                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14873750                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14873750                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       139474                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       139474                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2826                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2826                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       142300                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        142300                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       142300                       # number of overall misses
system.cpu1.dcache.overall_misses::total       142300                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17060701241                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17060701241                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    504798402                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    504798402                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17565499643                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17565499643                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17565499643                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17565499643                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8233292                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8233292                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6782758                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6782758                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15730                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15730                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15016050                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15016050                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15016050                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15016050                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016940                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016940                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000417                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000417                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009477                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009477                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009477                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009477                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 122321.731943                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 122321.731943                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 178626.469214                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 178626.469214                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 123439.913162                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 123439.913162                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 123439.913162                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 123439.913162                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1144129                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 127125.444444                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21985                       # number of writebacks
system.cpu1.dcache.writebacks::total            21985                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        89955                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        89955                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2819                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2819                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        92774                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        92774                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        92774                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        92774                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49519                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49519                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49526                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49526                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49526                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49526                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5038690353                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5038690353                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1479452                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1479452                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5040169805                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5040169805                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5040169805                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5040169805                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006014                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006014                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003298                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003298                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003298                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003298                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 101752.667724                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101752.667724                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 211350.285714                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 211350.285714                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 101768.158240                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101768.158240                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 101768.158240                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101768.158240                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
