{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644848267107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644848267124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 14 19:47:46 2022 " "Processing started: Mon Feb 14 19:47:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644848267124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644848267124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SM_1153_path_planning -c SM_1153_path_planning " "Command: quartus_map --read_settings_files=on --write_settings_files=off SM_1153_path_planning -c SM_1153_path_planning" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644848267125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644848269889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644848269889 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist SM_1153_path_planning.v(105) " "Verilog HDL Declaration warning at SM_1153_path_planning.v(105): \"dist\" is SystemVerilog-2005 keyword" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 105 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1644848286181 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SM_1153_path_planning.v(121) " "Verilog HDL information at SM_1153_path_planning.v(121): always construct contains both blocking and non-blocking assignments" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 121 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1644848286182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1153_path_planning.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1153_path_planning.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_1153_path_planning " "Found entity 1: SM_1153_path_planning" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644848286187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644848286187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1153_robot_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1153_robot_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_1153_robot_control " "Found entity 1: SM_1153_robot_control" {  } { { "SM_1153_robot_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_robot_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644848286193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644848286193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1153_node_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1153_node_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_1153_node_detection " "Found entity 1: SM_1153_node_detection" {  } { { "SM_1153_node_detection.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_node_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644848286199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644848286199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1153_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1153_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_1153_adc_control " "Found entity 1: SM_1153_adc_control" {  } { { "SM_1153_adc_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_adc_control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644848286205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644848286205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1153_pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1153_pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_1153_PWM_Generator " "Found entity 1: SM_1153_PWM_Generator" {  } { { "SM_1153_PWM_Generator.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_PWM_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644848286211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644848286211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1153_colour_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1153_colour_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_1153_colour_detection " "Found entity 1: SM_1153_colour_detection" {  } { { "SM_1153_colour_detection.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_colour_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644848286216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644848286216 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SM_1153_uart.v(50) " "Verilog HDL information at SM_1153_uart.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "SM_1153_uart.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_uart.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1644848286223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1153_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1153_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_1153_uart " "Found entity 1: SM_1153_uart" {  } { { "SM_1153_uart.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_uart.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644848286223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644848286223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1153_led_output.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1153_led_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_1153_led_output " "Found entity 1: SM_1153_led_output" {  } { { "SM_1153_led_output.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_led_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644848286229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644848286229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1153_commands.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1153_commands.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_1153_commands " "Found entity 1: SM_1153_commands" {  } { { "SM_1153_commands.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_commands.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644848286235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644848286235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1153_task_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sm_1153_task_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SM_1153_task_5 " "Found entity 1: SM_1153_task_5" {  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644848286243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644848286243 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "node5 SM_1153_path_planning.v(490) " "Verilog HDL Implicit Net warning at SM_1153_path_planning.v(490): created implicit net for \"node5\"" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 490 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644848286244 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SM_1153_task_5 " "Elaborating entity \"SM_1153_task_5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644848286336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_1153_adc_control SM_1153_adc_control:inst " "Elaborating entity \"SM_1153_adc_control\" for hierarchy \"SM_1153_adc_control:inst\"" {  } { { "SM_1153_task_5.bdf" "inst" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 448 640 832 624 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644848286396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1153_adc_control.v(29) " "Verilog HDL assignment warning at SM_1153_adc_control.v(29): truncated value with size 32 to match size of target (1)" {  } { { "SM_1153_adc_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_adc_control.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286406 "|SM_1153_task_5|SM_1153_adc_control:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_1153_adc_control.v(43) " "Verilog HDL assignment warning at SM_1153_adc_control.v(43): truncated value with size 32 to match size of target (5)" {  } { { "SM_1153_adc_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_adc_control.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286407 "|SM_1153_task_5|SM_1153_adc_control:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SM_1153_adc_control.v(60) " "Verilog HDL assignment warning at SM_1153_adc_control.v(60): truncated value with size 32 to match size of target (2)" {  } { { "SM_1153_adc_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_adc_control.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286407 "|SM_1153_task_5|SM_1153_adc_control:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_1153_adc_control.v(89) " "Verilog HDL assignment warning at SM_1153_adc_control.v(89): truncated value with size 32 to match size of target (5)" {  } { { "SM_1153_adc_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_adc_control.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286409 "|SM_1153_task_5|SM_1153_adc_control:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_1153_robot_control SM_1153_robot_control:inst20 " "Elaborating entity \"SM_1153_robot_control\" for hierarchy \"SM_1153_robot_control:inst20\"" {  } { { "SM_1153_task_5.bdf" "inst20" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 488 1288 1544 696 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644848286463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 SM_1153_robot_control.v(32) " "Verilog HDL assignment warning at SM_1153_robot_control.v(32): truncated value with size 64 to match size of target (8)" {  } { { "SM_1153_robot_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_robot_control.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286465 "|SM_1153_task_5|SM_1153_robot_control:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1153_robot_control.v(74) " "Verilog HDL assignment warning at SM_1153_robot_control.v(74): truncated value with size 32 to match size of target (8)" {  } { { "SM_1153_robot_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_robot_control.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286466 "|SM_1153_task_5|SM_1153_robot_control:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1153_robot_control.v(85) " "Verilog HDL assignment warning at SM_1153_robot_control.v(85): truncated value with size 32 to match size of target (8)" {  } { { "SM_1153_robot_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_robot_control.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286466 "|SM_1153_task_5|SM_1153_robot_control:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1153_robot_control.v(96) " "Verilog HDL assignment warning at SM_1153_robot_control.v(96): truncated value with size 32 to match size of target (8)" {  } { { "SM_1153_robot_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_robot_control.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286466 "|SM_1153_task_5|SM_1153_robot_control:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 3 SM_1153_robot_control.v(140) " "Verilog HDL assignment warning at SM_1153_robot_control.v(140): truncated value with size 6 to match size of target (3)" {  } { { "SM_1153_robot_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_robot_control.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286467 "|SM_1153_task_5|SM_1153_robot_control:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1153_robot_control.v(168) " "Verilog HDL assignment warning at SM_1153_robot_control.v(168): truncated value with size 32 to match size of target (3)" {  } { { "SM_1153_robot_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_robot_control.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286469 "|SM_1153_task_5|SM_1153_robot_control:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1153_robot_control.v(205) " "Verilog HDL assignment warning at SM_1153_robot_control.v(205): truncated value with size 32 to match size of target (3)" {  } { { "SM_1153_robot_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_robot_control.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286470 "|SM_1153_task_5|SM_1153_robot_control:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_1153_commands SM_1153_commands:inst14 " "Elaborating entity \"SM_1153_commands\" for hierarchy \"SM_1153_commands:inst14\"" {  } { { "SM_1153_task_5.bdf" "inst14" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 1096 2408 2624 1208 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644848286531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_1153_path_planning SM_1153_path_planning:inst15 " "Elaborating entity \"SM_1153_path_planning\" for hierarchy \"SM_1153_path_planning:inst15\"" {  } { { "SM_1153_task_5.bdf" "inst15" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 912 2048 2312 1088 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644848286547 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "node5 SM_1153_path_planning.v(490) " "Verilog HDL or VHDL warning at SM_1153_path_planning.v(490): object \"node5\" assigned a value but never read" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 490 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644848286549 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color_detected SM_1153_path_planning.v(17) " "Verilog HDL or VHDL warning at SM_1153_path_planning.v(17): object \"color_detected\" assigned a value but never read" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644848286549 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "final_path SM_1153_path_planning.v(18) " "Verilog HDL or VHDL warning at SM_1153_path_planning.v(18): object \"final_path\" assigned a value but never read" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644848286549 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "current_node SM_1153_path_planning.v(19) " "Verilog HDL warning at SM_1153_path_planning.v(19): object current_node used but never assigned" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1644848286550 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "supply SM_1153_path_planning.v(20) " "Verilog HDL or VHDL warning at SM_1153_path_planning.v(20): object \"supply\" assigned a value but never read" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644848286550 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2 SM_1153_path_planning.v(22) " "Verilog HDL or VHDL warning at SM_1153_path_planning.v(22): object \"temp2\" assigned a value but never read" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644848286551 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_temp SM_1153_path_planning.v(23) " "Verilog HDL or VHDL warning at SM_1153_path_planning.v(23): object \"counter_temp\" assigned a value but never read" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644848286551 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1 SM_1153_path_planning.v(28) " "Verilog HDL or VHDL warning at SM_1153_path_planning.v(28): object \"temp1\" assigned a value but never read" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644848286552 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_count_temp SM_1153_path_planning.v(29) " "Verilog HDL or VHDL warning at SM_1153_path_planning.v(29): object \"reset_count_temp\" assigned a value but never read" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644848286552 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_reset SM_1153_path_planning.v(106) " "Verilog HDL or VHDL warning at SM_1153_path_planning.v(106): object \"count_reset\" assigned a value but never read" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644848286556 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp SM_1153_path_planning.v(108) " "Verilog HDL or VHDL warning at SM_1153_path_planning.v(108): object \"temp\" assigned a value but never read" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644848286556 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_temp SM_1153_path_planning.v(116) " "Verilog HDL or VHDL warning at SM_1153_path_planning.v(116): object \"left_temp\" assigned a value but never read" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644848286556 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_temp SM_1153_path_planning.v(117) " "Verilog HDL or VHDL warning at SM_1153_path_planning.v(117): object \"right_temp\" assigned a value but never read" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644848286556 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reverse_temp SM_1153_path_planning.v(118) " "Verilog HDL or VHDL warning at SM_1153_path_planning.v(118): object \"reverse_temp\" assigned a value but never read" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644848286556 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(52) " "Verilog HDL assignment warning at SM_1153_path_planning.v(52): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286557 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(55) " "Verilog HDL assignment warning at SM_1153_path_planning.v(55): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286559 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(56) " "Verilog HDL assignment warning at SM_1153_path_planning.v(56): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286560 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(57) " "Verilog HDL assignment warning at SM_1153_path_planning.v(57): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286561 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(58) " "Verilog HDL assignment warning at SM_1153_path_planning.v(58): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286562 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(59) " "Verilog HDL assignment warning at SM_1153_path_planning.v(59): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286564 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(60) " "Verilog HDL assignment warning at SM_1153_path_planning.v(60): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286565 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(61) " "Verilog HDL assignment warning at SM_1153_path_planning.v(61): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286566 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(62) " "Verilog HDL assignment warning at SM_1153_path_planning.v(62): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286567 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(63) " "Verilog HDL assignment warning at SM_1153_path_planning.v(63): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286567 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(65) " "Verilog HDL assignment warning at SM_1153_path_planning.v(65): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286569 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(66) " "Verilog HDL assignment warning at SM_1153_path_planning.v(66): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286571 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(67) " "Verilog HDL assignment warning at SM_1153_path_planning.v(67): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286572 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(68) " "Verilog HDL assignment warning at SM_1153_path_planning.v(68): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286573 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(69) " "Verilog HDL assignment warning at SM_1153_path_planning.v(69): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286574 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(71) " "Verilog HDL assignment warning at SM_1153_path_planning.v(71): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286576 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(72) " "Verilog HDL assignment warning at SM_1153_path_planning.v(72): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286577 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(73) " "Verilog HDL assignment warning at SM_1153_path_planning.v(73): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286578 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(74) " "Verilog HDL assignment warning at SM_1153_path_planning.v(74): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286578 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(75) " "Verilog HDL assignment warning at SM_1153_path_planning.v(75): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286579 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(76) " "Verilog HDL assignment warning at SM_1153_path_planning.v(76): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286581 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(77) " "Verilog HDL assignment warning at SM_1153_path_planning.v(77): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286582 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(78) " "Verilog HDL assignment warning at SM_1153_path_planning.v(78): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286583 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(79) " "Verilog HDL assignment warning at SM_1153_path_planning.v(79): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286584 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(80) " "Verilog HDL assignment warning at SM_1153_path_planning.v(80): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286585 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(81) " "Verilog HDL assignment warning at SM_1153_path_planning.v(81): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286586 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(82) " "Verilog HDL assignment warning at SM_1153_path_planning.v(82): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286587 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(83) " "Verilog HDL assignment warning at SM_1153_path_planning.v(83): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286588 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(84) " "Verilog HDL assignment warning at SM_1153_path_planning.v(84): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286589 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(85) " "Verilog HDL assignment warning at SM_1153_path_planning.v(85): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286590 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(86) " "Verilog HDL assignment warning at SM_1153_path_planning.v(86): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286591 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(87) " "Verilog HDL assignment warning at SM_1153_path_planning.v(87): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286592 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(88) " "Verilog HDL assignment warning at SM_1153_path_planning.v(88): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286593 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(89) " "Verilog HDL assignment warning at SM_1153_path_planning.v(89): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286594 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(90) " "Verilog HDL assignment warning at SM_1153_path_planning.v(90): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286595 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(91) " "Verilog HDL assignment warning at SM_1153_path_planning.v(91): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286597 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(135) " "Verilog HDL assignment warning at SM_1153_path_planning.v(135): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286603 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(139) " "Verilog HDL assignment warning at SM_1153_path_planning.v(139): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286607 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(149) " "Verilog HDL assignment warning at SM_1153_path_planning.v(149): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286607 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(153) " "Verilog HDL assignment warning at SM_1153_path_planning.v(153): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286608 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SM_1153_path_planning.v(155) " "Verilog HDL or VHDL warning at the SM_1153_path_planning.v(155): index expression is not wide enough to address all of the elements in the array" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 155 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1644848286608 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(156) " "Verilog HDL assignment warning at SM_1153_path_planning.v(156): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286608 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SM_1153_path_planning.v(162) " "Verilog HDL or VHDL warning at the SM_1153_path_planning.v(162): index expression is not wide enough to address all of the elements in the array" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 162 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1644848286622 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SM_1153_path_planning.v(163) " "Verilog HDL or VHDL warning at the SM_1153_path_planning.v(163): index expression is not wide enough to address all of the elements in the array" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 163 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1644848286623 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SM_1153_path_planning.v(165) " "Verilog HDL or VHDL warning at the SM_1153_path_planning.v(165): index expression is not wide enough to address all of the elements in the array" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 165 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1644848286624 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SM_1153_path_planning.v(167) " "Verilog HDL or VHDL warning at the SM_1153_path_planning.v(167): index expression is not wide enough to address all of the elements in the array" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 167 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1644848286625 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SM_1153_path_planning.v(168) " "Verilog HDL or VHDL warning at the SM_1153_path_planning.v(168): index expression is not wide enough to address all of the elements in the array" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 168 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1644848286626 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(194) " "Verilog HDL assignment warning at SM_1153_path_planning.v(194): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286645 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(199) " "Verilog HDL assignment warning at SM_1153_path_planning.v(199): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286656 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SM_1153_path_planning.v(216) " "Verilog HDL or VHDL warning at the SM_1153_path_planning.v(216): index expression is not wide enough to address all of the elements in the array" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 216 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1644848286659 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1153_path_planning.v(228) " "Verilog HDL assignment warning at SM_1153_path_planning.v(228): truncated value with size 32 to match size of target (3)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286661 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SM_1153_path_planning.v(232) " "Verilog HDL or VHDL warning at the SM_1153_path_planning.v(232): index expression is not wide enough to address all of the elements in the array" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 232 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1644848286662 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1153_path_planning.v(241) " "Verilog HDL assignment warning at SM_1153_path_planning.v(241): truncated value with size 32 to match size of target (3)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286664 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SM_1153_path_planning.v(248) " "Verilog HDL or VHDL warning at the SM_1153_path_planning.v(248): index expression is not wide enough to address all of the elements in the array" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 248 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1644848286665 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1153_path_planning.v(254) " "Verilog HDL assignment warning at SM_1153_path_planning.v(254): truncated value with size 32 to match size of target (3)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286667 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SM_1153_path_planning.v(264) " "Verilog HDL or VHDL warning at the SM_1153_path_planning.v(264): index expression is not wide enough to address all of the elements in the array" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 264 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1644848286668 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1153_path_planning.v(267) " "Verilog HDL assignment warning at SM_1153_path_planning.v(267): truncated value with size 32 to match size of target (3)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286669 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SM_1153_path_planning.v(281) " "Verilog HDL or VHDL warning at the SM_1153_path_planning.v(281): index expression is not wide enough to address all of the elements in the array" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 281 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1644848286671 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SM_1153_path_planning.v(285) " "Verilog HDL or VHDL warning at the SM_1153_path_planning.v(285): index expression is not wide enough to address all of the elements in the array" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 285 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1644848286673 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SM_1153_path_planning.v(289) " "Verilog HDL or VHDL warning at the SM_1153_path_planning.v(289): index expression is not wide enough to address all of the elements in the array" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 289 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1644848286676 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SM_1153_path_planning.v(293) " "Verilog HDL or VHDL warning at the SM_1153_path_planning.v(293): index expression is not wide enough to address all of the elements in the array" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 293 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1644848286678 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SM_1153_path_planning.v(297) " "Verilog HDL or VHDL warning at the SM_1153_path_planning.v(297): index expression is not wide enough to address all of the elements in the array" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 297 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1644848286680 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SM_1153_path_planning.v(301) " "Verilog HDL or VHDL warning at the SM_1153_path_planning.v(301): index expression is not wide enough to address all of the elements in the array" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 301 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1644848286682 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SM_1153_path_planning.v(305) " "Verilog HDL or VHDL warning at the SM_1153_path_planning.v(305): index expression is not wide enough to address all of the elements in the array" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 305 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1644848286684 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SM_1153_path_planning.v(309) " "Verilog HDL or VHDL warning at the SM_1153_path_planning.v(309): index expression is not wide enough to address all of the elements in the array" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 309 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1644848286686 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_path_planning.v(481) " "Verilog HDL assignment warning at SM_1153_path_planning.v(481): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286693 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 SM_1153_path_planning.v(490) " "Verilog HDL assignment warning at SM_1153_path_planning.v(490): truncated value with size 6 to match size of target (1)" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848286715 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "path_temp\[32..36\] 0 SM_1153_path_planning.v(45) " "Net \"path_temp\[32..36\]\" at SM_1153_path_planning.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644848286777 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "target_nodes.data_a 0 SM_1153_path_planning.v(48) " "Net \"target_nodes.data_a\" at SM_1153_path_planning.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644848286777 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "target_nodes.waddr_a 0 SM_1153_path_planning.v(48) " "Net \"target_nodes.waddr_a\" at SM_1153_path_planning.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644848286777 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "target_nodes.we_a 0 SM_1153_path_planning.v(48) " "Net \"target_nodes.we_a\" at SM_1153_path_planning.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644848286782 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "node2 SM_1153_path_planning.v(5) " "Output port \"node2\" at SM_1153_path_planning.v(5) has no driver" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644848286782 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "current_node_temp SM_1153_path_planning.v(8) " "Output port \"current_node_temp\" at SM_1153_path_planning.v(8) has no driver" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644848286783 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "node7 SM_1153_path_planning.v(10) " "Output port \"node7\" at SM_1153_path_planning.v(10) has no driver" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644848286783 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hold_state SM_1153_path_planning.v(6) " "Output port \"hold_state\" at SM_1153_path_planning.v(6) has no driver" {  } { { "SM_1153_path_planning.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644848286783 "|SM_1153_task_5|SM_1153_path_planning:inst15"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "graph " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"graph\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1644848287435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_1153_colour_detection SM_1153_colour_detection:inst7 " "Elaborating entity \"SM_1153_colour_detection\" for hierarchy \"SM_1153_colour_detection:inst7\"" {  } { { "SM_1153_task_5.bdf" "inst7" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 816 520 720 1088 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644848287594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1153_colour_detection.v(50) " "Verilog HDL assignment warning at SM_1153_colour_detection.v(50): truncated value with size 32 to match size of target (4)" {  } { { "SM_1153_colour_detection.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_colour_detection.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848287597 "|SM_1153_task_5|SM_1153_colour_detection:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_1153_colour_detection.v(100) " "Verilog HDL assignment warning at SM_1153_colour_detection.v(100): truncated value with size 32 to match size of target (16)" {  } { { "SM_1153_colour_detection.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_colour_detection.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848287598 "|SM_1153_task_5|SM_1153_colour_detection:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_1153_colour_detection.v(104) " "Verilog HDL assignment warning at SM_1153_colour_detection.v(104): truncated value with size 32 to match size of target (16)" {  } { { "SM_1153_colour_detection.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_colour_detection.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848287598 "|SM_1153_task_5|SM_1153_colour_detection:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_1153_colour_detection.v(107) " "Verilog HDL assignment warning at SM_1153_colour_detection.v(107): truncated value with size 32 to match size of target (16)" {  } { { "SM_1153_colour_detection.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_colour_detection.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848287599 "|SM_1153_task_5|SM_1153_colour_detection:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_1153_node_detection SM_1153_node_detection:inst13 " "Elaborating entity \"SM_1153_node_detection\" for hierarchy \"SM_1153_node_detection:inst13\"" {  } { { "SM_1153_task_5.bdf" "inst13" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 752 1488 1688 864 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644848287637 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left SM_1153_node_detection.v(13) " "Verilog HDL or VHDL warning at SM_1153_node_detection.v(13): object \"left\" assigned a value but never read" {  } { { "SM_1153_node_detection.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_node_detection.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644848287638 "|SM_1153_task_5|SM_1153_node_detection:inst13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right SM_1153_node_detection.v(14) " "Verilog HDL or VHDL warning at SM_1153_node_detection.v(14): object \"right\" assigned a value but never read" {  } { { "SM_1153_node_detection.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_node_detection.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644848287638 "|SM_1153_task_5|SM_1153_node_detection:inst13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reverse SM_1153_node_detection.v(15) " "Verilog HDL or VHDL warning at SM_1153_node_detection.v(15): object \"reverse\" assigned a value but never read" {  } { { "SM_1153_node_detection.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_node_detection.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644848287638 "|SM_1153_task_5|SM_1153_node_detection:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1153_node_detection.v(51) " "Verilog HDL assignment warning at SM_1153_node_detection.v(51): truncated value with size 32 to match size of target (1)" {  } { { "SM_1153_node_detection.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_node_detection.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848287639 "|SM_1153_task_5|SM_1153_node_detection:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1153_node_detection.v(52) " "Verilog HDL assignment warning at SM_1153_node_detection.v(52): truncated value with size 32 to match size of target (6)" {  } { { "SM_1153_node_detection.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_node_detection.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848287640 "|SM_1153_task_5|SM_1153_node_detection:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1153_node_detection.v(69) " "Verilog HDL assignment warning at SM_1153_node_detection.v(69): truncated value with size 32 to match size of target (4)" {  } { { "SM_1153_node_detection.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_node_detection.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848287640 "|SM_1153_task_5|SM_1153_node_detection:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_1153_PWM_Generator SM_1153_PWM_Generator:inst17 " "Elaborating entity \"SM_1153_PWM_Generator\" for hierarchy \"SM_1153_PWM_Generator:inst17\"" {  } { { "SM_1153_task_5.bdf" "inst17" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 304 2016 2256 384 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644848287669 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_1 SM_1153_PWM_Generator.v(15) " "Verilog HDL or VHDL warning at SM_1153_PWM_Generator.v(15): object \"counter_1\" assigned a value but never read" {  } { { "SM_1153_PWM_Generator.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_PWM_Generator.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644848287670 "|SM_1153_task_5|SM_1153_PWM_Generator:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1153_PWM_Generator.v(21) " "Verilog HDL assignment warning at SM_1153_PWM_Generator.v(21): truncated value with size 32 to match size of target (1)" {  } { { "SM_1153_PWM_Generator.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_PWM_Generator.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848287672 "|SM_1153_task_5|SM_1153_PWM_Generator:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 SM_1153_PWM_Generator.v(38) " "Verilog HDL assignment warning at SM_1153_PWM_Generator.v(38): truncated value with size 32 to match size of target (13)" {  } { { "SM_1153_PWM_Generator.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_PWM_Generator.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848287672 "|SM_1153_task_5|SM_1153_PWM_Generator:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_1153_uart SM_1153_uart:inst12 " "Elaborating entity \"SM_1153_uart\" for hierarchy \"SM_1153_uart:inst12\"" {  } { { "SM_1153_task_5.bdf" "inst12" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 944 1064 1208 1088 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644848287706 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1153_uart.v(138) " "Verilog HDL assignment warning at SM_1153_uart.v(138): truncated value with size 32 to match size of target (1)" {  } { { "SM_1153_uart.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_uart.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848287711 "|SM_1153_task_5|SM_1153_uart:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1153_uart.v(139) " "Verilog HDL assignment warning at SM_1153_uart.v(139): truncated value with size 32 to match size of target (3)" {  } { { "SM_1153_uart.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_uart.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644848287712 "|SM_1153_task_5|SM_1153_uart:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_1153_led_output SM_1153_led_output:inst9 " "Elaborating entity \"SM_1153_led_output\" for hierarchy \"SM_1153_led_output:inst9\"" {  } { { "SM_1153_task_5.bdf" "inst9" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 1144 832 1000 1352 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644848287766 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SM_1153_path_planning:inst15\|target_nodes " "RAM logic \"SM_1153_path_planning:inst15\|target_nodes\" is uninferred due to inappropriate RAM size" {  } { { "SM_1153_path_planning.v" "target_nodes" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_path_planning.v" 48 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1644848294224 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1644848294224 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/db/SM_1153_path_planning.ram0_SM_1153_path_planning_5db50032.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/db/SM_1153_path_planning.ram0_SM_1153_path_planning_5db50032.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1644848294229 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/db/SM_1153_path_planning.ram0_SM_1153_path_planning_5db50032.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/db/SM_1153_path_planning.ram0_SM_1153_path_planning_5db50032.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1644848294230 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SM_1153_robot_control:inst20\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SM_1153_robot_control:inst20\|Mult0\"" {  } { { "SM_1153_robot_control.v" "Mult0" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_robot_control.v" 152 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1644848303030 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1644848303030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SM_1153_robot_control:inst20\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM_1153_robot_control:inst20\|lpm_mult:Mult0\"" {  } { { "SM_1153_robot_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_robot_control.v" 152 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644848303244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SM_1153_robot_control:inst20\|lpm_mult:Mult0 " "Instantiated megafunction \"SM_1153_robot_control:inst20\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644848303245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644848303245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644848303245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644848303245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644848303245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644848303245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644848303245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644848303245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644848303245 ""}  } { { "SM_1153_robot_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_robot_control.v" 152 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644848303245 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM_1153_robot_control:inst20\|lpm_mult:Mult0\|multcore:mult_core SM_1153_robot_control:inst20\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM_1153_robot_control:inst20\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"SM_1153_robot_control:inst20\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "SM_1153_robot_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_robot_control.v" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644848303389 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM_1153_robot_control:inst20\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder SM_1153_robot_control:inst20\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM_1153_robot_control:inst20\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"SM_1153_robot_control:inst20\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "SM_1153_robot_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_robot_control.v" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644848303467 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM_1153_robot_control:inst20\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] SM_1153_robot_control:inst20\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM_1153_robot_control:inst20\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"SM_1153_robot_control:inst20\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "SM_1153_robot_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_robot_control.v" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644848303580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1jh " "Found entity 1: add_sub_1jh" {  } { { "db/add_sub_1jh.tdf" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/db/add_sub_1jh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644848303695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644848303695 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM_1153_robot_control:inst20\|lpm_mult:Mult0\|altshift:external_latency_ffs SM_1153_robot_control:inst20\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM_1153_robot_control:inst20\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"SM_1153_robot_control:inst20\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "SM_1153_robot_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_robot_control.v" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644848303769 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adc_cs_n GND " "Pin \"adc_cs_n\" is stuck at GND" {  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 472 832 1008 488 "adc_cs_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644848317049 "|SM_1153_task_5|adc_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0 VCC " "Pin \"s0\" is stuck at VCC" {  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 888 720 896 904 "s0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644848317049 "|SM_1153_task_5|s0"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1 VCC " "Pin \"s1\" is stuck at VCC" {  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 904 720 896 920 "s1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644848317049 "|SM_1153_task_5|s1"} { "Warning" "WMLS_MLS_STUCK_PIN" "red2 GND " "Pin \"red2\" is stuck at GND" {  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 1168 1000 1176 1184 "red2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644848317049 "|SM_1153_task_5|red2"} { "Warning" "WMLS_MLS_STUCK_PIN" "green2 GND " "Pin \"green2\" is stuck at GND" {  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 1184 1000 1176 1200 "green2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644848317049 "|SM_1153_task_5|green2"} { "Warning" "WMLS_MLS_STUCK_PIN" "red3 GND " "Pin \"red3\" is stuck at GND" {  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 1216 1000 1176 1232 "red3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644848317049 "|SM_1153_task_5|red3"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue3 GND " "Pin \"blue3\" is stuck at GND" {  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 1248 1000 1176 1264 "blue3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644848317049 "|SM_1153_task_5|blue3"} { "Warning" "WMLS_MLS_STUCK_PIN" "green1 GND " "Pin \"green1\" is stuck at GND" {  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 1280 1000 1176 1296 "green1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644848317049 "|SM_1153_task_5|green1"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue1 GND " "Pin \"blue1\" is stuck at GND" {  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 1296 1000 1176 1312 "blue1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644848317049 "|SM_1153_task_5|blue1"} { "Warning" "WMLS_MLS_STUCK_PIN" "node2\[2\] GND " "Pin \"node2\[2\]\" is stuck at GND" {  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 952 2312 2488 968 "node2\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644848317049 "|SM_1153_task_5|node2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "node2\[1\] GND " "Pin \"node2\[1\]\" is stuck at GND" {  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 952 2312 2488 968 "node2\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644848317049 "|SM_1153_task_5|node2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "node2\[0\] GND " "Pin \"node2\[0\]\" is stuck at GND" {  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 952 2312 2488 968 "node2\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644848317049 "|SM_1153_task_5|node2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1644848317049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1644848317452 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644848326442 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/output_files/SM_1153_path_planning.map.smsg " "Generated suppressed messages file C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/output_files/SM_1153_path_planning.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644848326687 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644848327223 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644848327223 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4946 " "Implemented 4946 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644848327968 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644848327968 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4909 " "Implemented 4909 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644848327968 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644848327968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644848328034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 14 19:48:48 2022 " "Processing ended: Mon Feb 14 19:48:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644848328034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644848328034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644848328034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644848328034 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1644848331023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644848331042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 14 19:48:49 2022 " "Processing started: Mon Feb 14 19:48:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644848331042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1644848331042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SM_1153_path_planning -c SM_1153_path_planning " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SM_1153_path_planning -c SM_1153_path_planning" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1644848331042 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1644848331677 ""}
{ "Info" "0" "" "Project  = SM_1153_path_planning" {  } {  } 0 0 "Project  = SM_1153_path_planning" 0 0 "Fitter" 0 0 1644848331680 ""}
{ "Info" "0" "" "Revision = SM_1153_path_planning" {  } {  } 0 0 "Revision = SM_1153_path_planning" 0 0 "Fitter" 0 0 1644848331681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1644848331890 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1644848331892 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SM_1153_path_planning EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"SM_1153_path_planning\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1644848331971 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644848332095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644848332095 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1644848332501 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1644848332530 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1644848333042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1644848333042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1644848333042 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1644848333042 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/" { { 0 { 0 ""} 0 7339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1644848333087 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/" { { 0 { 0 ""} 0 7341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1644848333087 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/" { { 0 { 0 ""} 0 7343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1644848333087 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/" { { 0 { 0 ""} 0 7345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1644848333087 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/" { { 0 { 0 ""} 0 7347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1644848333087 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1644848333087 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1644848333098 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 37 " "No exact pin location assignment(s) for 37 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1644848334473 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SM_1153_path_planning.sdc " "Synopsys Design Constraints File file not found: 'SM_1153_path_planning.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1644848335644 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1644848335645 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1644848335753 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1644848335755 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1644848335757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644848336861 ""}  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 480 256 424 496 "clk_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/" { { 0 { 0 ""} 0 7332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644848336861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node freq~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644848336862 ""}  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 856 352 520 872 "freq" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/" { { 0 { 0 ""} 0 7333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644848336862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SM_1153_adc_control:inst\|freq  " "Automatically promoted node SM_1153_adc_control:inst\|freq " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644848336862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_sck~output " "Destination node adc_sck~output" {  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 504 920 1096 520 "adc_sck" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/" { { 0 { 0 ""} 0 7300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644848336862 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644848336862 ""}  } { { "SM_1153_adc_control.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_adc_control.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/" { { 0 { 0 ""} 0 1828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644848336862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SM_1153_PWM_Generator:inst16\|freq_1  " "Automatically promoted node SM_1153_PWM_Generator:inst16\|freq_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644848336862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temp12~output " "Destination node temp12~output" {  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 736 2272 2448 752 "temp12" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/" { { 0 { 0 ""} 0 7311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644848336862 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644848336862 ""}  } { { "SM_1153_PWM_Generator.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_PWM_Generator.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/" { { 0 { 0 ""} 0 1839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644848336862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SM_1153_PWM_Generator:inst17\|freq_1  " "Automatically promoted node SM_1153_PWM_Generator:inst17\|freq_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644848336862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temp~output " "Destination node temp~output" {  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 344 2256 2432 360 "temp" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644848336862 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644848336862 ""}  } { { "SM_1153_PWM_Generator.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_PWM_Generator.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644848336862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SM_1153_PWM_Generator:inst18\|freq_1  " "Automatically promoted node SM_1153_PWM_Generator:inst18\|freq_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644848336863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temp8~output " "Destination node temp8~output" {  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 480 2256 2432 496 "temp8" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/" { { 0 { 0 ""} 0 7307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644848336863 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644848336863 ""}  } { { "SM_1153_PWM_Generator.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_PWM_Generator.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/" { { 0 { 0 ""} 0 1887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644848336863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SM_1153_PWM_Generator:inst19\|freq_1  " "Automatically promoted node SM_1153_PWM_Generator:inst19\|freq_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644848336863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temp10~output " "Destination node temp10~output" {  } { { "SM_1153_task_5.bdf" "" { Schematic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_task_5.bdf" { { 600 2264 2440 616 "temp10" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/" { { 0 { 0 ""} 0 7309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644848336863 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644848336863 ""}  } { { "SM_1153_PWM_Generator.v" "" { Text "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/SM_1153_PWM_Generator.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/" { { 0 { 0 ""} 0 1869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644848336863 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1644848337828 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1644848337836 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1644848337838 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644848337854 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644848337876 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1644848337897 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1644848337897 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1644848337904 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1644848338391 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1644848338398 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1644848338398 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 1 34 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 1 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1644848338408 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1644848338408 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1644848338408 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1644848338409 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1644848338409 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1644848338409 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1644848338409 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1644848338409 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1644848338409 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1644848338409 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1644848338409 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1644848338409 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1644848338409 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644848339312 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1644848339343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1644848341232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644848342726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1644848342827 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1644848369310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:27 " "Fitter placement operations ending: elapsed time is 00:00:27" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644848369310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1644848370883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1644848377035 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1644848377035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1644848476164 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1644848476164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:44 " "Fitter routing operations ending: elapsed time is 00:01:44" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644848476169 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.16 " "Total time spent on timing analysis during the Fitter is 7.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1644848476501 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1644848476594 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1644848477382 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1644848477385 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1644848477939 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644848479331 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/output_files/SM_1153_path_planning.fit.smsg " "Generated suppressed messages file C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/output_files/SM_1153_path_planning.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1644848480787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5956 " "Peak virtual memory: 5956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644848482689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 14 19:51:22 2022 " "Processing ended: Mon Feb 14 19:51:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644848482689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:33 " "Elapsed time: 00:02:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644848482689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:40 " "Total CPU time (on all processors): 00:03:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644848482689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1644848482689 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1644848485069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644848485082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 14 19:51:24 2022 " "Processing started: Mon Feb 14 19:51:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644848485082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1644848485082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SM_1153_path_planning -c SM_1153_path_planning " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SM_1153_path_planning -c SM_1153_path_planning" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1644848485083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1644848485871 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1644848487017 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1644848487079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644848487410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 14 19:51:27 2022 " "Processing ended: Mon Feb 14 19:51:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644848487410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644848487410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644848487410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1644848487410 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1644848488133 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1644848490158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644848490173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 14 19:51:29 2022 " "Processing started: Mon Feb 14 19:51:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644848490173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1644848490173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SM_1153_path_planning -c SM_1153_path_planning " "Command: quartus_sta SM_1153_path_planning -c SM_1153_path_planning" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1644848490173 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1644848490536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1644848490987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1644848490987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644848491096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644848491097 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SM_1153_path_planning.sdc " "Synopsys Design Constraints File file not found: 'SM_1153_path_planning.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1644848491869 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1644848491869 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SM_1153_PWM_Generator:inst17\|freq_1 SM_1153_PWM_Generator:inst17\|freq_1 " "create_clock -period 1.000 -name SM_1153_PWM_Generator:inst17\|freq_1 SM_1153_PWM_Generator:inst17\|freq_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1644848491893 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50 clk_50 " "create_clock -period 1.000 -name clk_50 clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1644848491893 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SM_1153_adc_control:inst\|freq SM_1153_adc_control:inst\|freq " "create_clock -period 1.000 -name SM_1153_adc_control:inst\|freq SM_1153_adc_control:inst\|freq" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1644848491893 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SM_1153_PWM_Generator:inst18\|freq_1 SM_1153_PWM_Generator:inst18\|freq_1 " "create_clock -period 1.000 -name SM_1153_PWM_Generator:inst18\|freq_1 SM_1153_PWM_Generator:inst18\|freq_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1644848491893 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SM_1153_PWM_Generator:inst19\|freq_1 SM_1153_PWM_Generator:inst19\|freq_1 " "create_clock -period 1.000 -name SM_1153_PWM_Generator:inst19\|freq_1 SM_1153_PWM_Generator:inst19\|freq_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1644848491893 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SM_1153_PWM_Generator:inst16\|freq_1 SM_1153_PWM_Generator:inst16\|freq_1 " "create_clock -period 1.000 -name SM_1153_PWM_Generator:inst16\|freq_1 SM_1153_PWM_Generator:inst16\|freq_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1644848491893 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freq freq " "create_clock -period 1.000 -name freq freq" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1644848491893 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644848491893 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1644848491955 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644848491957 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1644848491962 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1644848491986 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1644848492993 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1644848492993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -50.594 " "Worst-case setup slack is -50.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848492999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848492999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -50.594          -11701.644 clk_50  " "  -50.594          -11701.644 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848492999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.650             -19.356 SM_1153_PWM_Generator:inst19\|freq_1  " "   -1.650             -19.356 SM_1153_PWM_Generator:inst19\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848492999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.545             -70.894 SM_1153_adc_control:inst\|freq  " "   -1.545             -70.894 SM_1153_adc_control:inst\|freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848492999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.536             -18.218 SM_1153_PWM_Generator:inst17\|freq_1  " "   -1.536             -18.218 SM_1153_PWM_Generator:inst17\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848492999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.531             -63.875 freq  " "   -1.531             -63.875 freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848492999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.433             -17.078 SM_1153_PWM_Generator:inst16\|freq_1  " "   -1.433             -17.078 SM_1153_PWM_Generator:inst16\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848492999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.412             -16.949 SM_1153_PWM_Generator:inst18\|freq_1  " "   -1.412             -16.949 SM_1153_PWM_Generator:inst18\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848492999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644848492999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 SM_1153_adc_control:inst\|freq  " "    0.357               0.000 SM_1153_adc_control:inst\|freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 clk_50  " "    0.357               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 freq  " "    0.358               0.000 freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 SM_1153_PWM_Generator:inst19\|freq_1  " "    0.381               0.000 SM_1153_PWM_Generator:inst19\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 SM_1153_PWM_Generator:inst16\|freq_1  " "    0.389               0.000 SM_1153_PWM_Generator:inst16\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 SM_1153_PWM_Generator:inst18\|freq_1  " "    0.389               0.000 SM_1153_PWM_Generator:inst18\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 SM_1153_PWM_Generator:inst17\|freq_1  " "    0.393               0.000 SM_1153_PWM_Generator:inst17\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644848493045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.709 " "Worst-case recovery slack is -0.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.709             -28.746 freq  " "   -0.709             -28.746 freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644848493054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.942 " "Worst-case removal slack is 0.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.942               0.000 freq  " "    0.942               0.000 freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644848493061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -895.000 clk_50  " "   -3.000            -895.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.000 freq  " "   -3.000             -51.000 freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -57.000 SM_1153_adc_control:inst\|freq  " "   -1.000             -57.000 SM_1153_adc_control:inst\|freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 SM_1153_PWM_Generator:inst16\|freq_1  " "   -1.000             -13.000 SM_1153_PWM_Generator:inst16\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 SM_1153_PWM_Generator:inst17\|freq_1  " "   -1.000             -13.000 SM_1153_PWM_Generator:inst17\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 SM_1153_PWM_Generator:inst18\|freq_1  " "   -1.000             -13.000 SM_1153_PWM_Generator:inst18\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 SM_1153_PWM_Generator:inst19\|freq_1  " "   -1.000             -13.000 SM_1153_PWM_Generator:inst19\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848493068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644848493068 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644848494671 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644848494671 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1644848494713 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1644848494852 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1644848496696 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644848497212 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1644848497413 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1644848497413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -45.926 " "Worst-case setup slack is -45.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.926          -10490.472 clk_50  " "  -45.926          -10490.472 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.404             -16.368 SM_1153_PWM_Generator:inst19\|freq_1  " "   -1.404             -16.368 SM_1153_PWM_Generator:inst19\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.304             -58.631 SM_1153_adc_control:inst\|freq  " "   -1.304             -58.631 SM_1153_adc_control:inst\|freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.295             -15.270 SM_1153_PWM_Generator:inst17\|freq_1  " "   -1.295             -15.270 SM_1153_PWM_Generator:inst17\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.237             -53.034 freq  " "   -1.237             -53.034 freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.174             -14.320 SM_1153_PWM_Generator:inst16\|freq_1  " "   -1.174             -14.320 SM_1153_PWM_Generator:inst16\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.163             -14.186 SM_1153_PWM_Generator:inst18\|freq_1  " "   -1.163             -14.186 SM_1153_PWM_Generator:inst18\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644848497445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 SM_1153_adc_control:inst\|freq  " "    0.311               0.000 SM_1153_adc_control:inst\|freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk_50  " "    0.311               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 freq  " "    0.313               0.000 freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 SM_1153_PWM_Generator:inst19\|freq_1  " "    0.340               0.000 SM_1153_PWM_Generator:inst19\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 SM_1153_PWM_Generator:inst16\|freq_1  " "    0.346               0.000 SM_1153_PWM_Generator:inst16\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 SM_1153_PWM_Generator:inst18\|freq_1  " "    0.347               0.000 SM_1153_PWM_Generator:inst18\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 SM_1153_PWM_Generator:inst17\|freq_1  " "    0.351               0.000 SM_1153_PWM_Generator:inst17\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644848497520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.528 " "Worst-case recovery slack is -0.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.528             -20.741 freq  " "   -0.528             -20.741 freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644848497546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.843 " "Worst-case removal slack is 0.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 freq  " "    0.843               0.000 freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644848497578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -895.000 clk_50  " "   -3.000            -895.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.000 freq  " "   -3.000             -51.000 freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -57.000 SM_1153_adc_control:inst\|freq  " "   -1.000             -57.000 SM_1153_adc_control:inst\|freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 SM_1153_PWM_Generator:inst16\|freq_1  " "   -1.000             -13.000 SM_1153_PWM_Generator:inst16\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 SM_1153_PWM_Generator:inst17\|freq_1  " "   -1.000             -13.000 SM_1153_PWM_Generator:inst17\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 SM_1153_PWM_Generator:inst18\|freq_1  " "   -1.000             -13.000 SM_1153_PWM_Generator:inst18\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 SM_1153_PWM_Generator:inst19\|freq_1  " "   -1.000             -13.000 SM_1153_PWM_Generator:inst19\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848497609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644848497609 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644848498676 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644848498676 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1644848498697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644848498957 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1644848498987 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1644848498987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.360 " "Worst-case setup slack is -29.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.360           -6503.451 clk_50  " "  -29.360           -6503.451 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.442             -15.436 freq  " "   -0.442             -15.436 freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.435              -4.521 SM_1153_PWM_Generator:inst19\|freq_1  " "   -0.435              -4.521 SM_1153_PWM_Generator:inst19\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424             -15.432 SM_1153_adc_control:inst\|freq  " "   -0.424             -15.432 SM_1153_adc_control:inst\|freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.382              -4.021 SM_1153_PWM_Generator:inst17\|freq_1  " "   -0.382              -4.021 SM_1153_PWM_Generator:inst17\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.363              -3.348 SM_1153_PWM_Generator:inst16\|freq_1  " "   -0.363              -3.348 SM_1153_PWM_Generator:inst16\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.350              -3.299 SM_1153_PWM_Generator:inst18\|freq_1  " "   -0.350              -3.299 SM_1153_PWM_Generator:inst18\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644848499002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 SM_1153_adc_control:inst\|freq  " "    0.185               0.000 SM_1153_adc_control:inst\|freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk_50  " "    0.186               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 freq  " "    0.186               0.000 freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 SM_1153_PWM_Generator:inst19\|freq_1  " "    0.202               0.000 SM_1153_PWM_Generator:inst19\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 SM_1153_PWM_Generator:inst16\|freq_1  " "    0.203               0.000 SM_1153_PWM_Generator:inst16\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 SM_1153_PWM_Generator:inst18\|freq_1  " "    0.204               0.000 SM_1153_PWM_Generator:inst18\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 SM_1153_PWM_Generator:inst17\|freq_1  " "    0.208               0.000 SM_1153_PWM_Generator:inst17\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644848499045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.007 " "Worst-case recovery slack is 0.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 freq  " "    0.007               0.000 freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644848499065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.501 " "Worst-case removal slack is 0.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 freq  " "    0.501               0.000 freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644848499081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -949.310 clk_50  " "   -3.000            -949.310 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.815 freq  " "   -3.000             -53.815 freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -57.000 SM_1153_adc_control:inst\|freq  " "   -1.000             -57.000 SM_1153_adc_control:inst\|freq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 SM_1153_PWM_Generator:inst16\|freq_1  " "   -1.000             -13.000 SM_1153_PWM_Generator:inst16\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 SM_1153_PWM_Generator:inst17\|freq_1  " "   -1.000             -13.000 SM_1153_PWM_Generator:inst17\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 SM_1153_PWM_Generator:inst18\|freq_1  " "   -1.000             -13.000 SM_1153_PWM_Generator:inst18\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 SM_1153_PWM_Generator:inst19\|freq_1  " "   -1.000             -13.000 SM_1153_PWM_Generator:inst19\|freq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644848499099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644848499099 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644848500119 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644848500119 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1644848500871 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1644848500873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644848501156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 14 19:51:41 2022 " "Processing ended: Mon Feb 14 19:51:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644848501156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644848501156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644848501156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1644848501156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1644848503598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644848503615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 14 19:51:43 2022 " "Processing started: Mon Feb 14 19:51:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644848503615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1644848503615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SM_1153_path_planning -c SM_1153_path_planning " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SM_1153_path_planning -c SM_1153_path_planning" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1644848503616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1644848505036 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SM_1153_path_planning.vo C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/simulation/modelsim/ simulation " "Generated file SM_1153_path_planning.vo in folder \"C:/Users/Saksham/Desktop/SOIL_MONITORING/SM#1153_Task5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1644848506879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644848506990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 14 19:51:46 2022 " "Processing ended: Mon Feb 14 19:51:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644848506990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644848506990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644848506990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1644848506990 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 145 s " "Quartus Prime Full Compilation was successful. 0 errors, 145 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1644848507770 ""}
