Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 14 14:46:51 2024
| Host         : Ryzen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file m_system_timing_summary_routed.rpt -pb m_system_timing_summary_routed.pb -rpx m_system_timing_summary_routed.rpx -warn_on_violation
| Design       : m_system
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input[3]
                            (input port)
  Destination:            output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.437ns  (logic 5.154ns (54.614%)  route 4.283ns (45.386%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  input[3] (IN)
                         net (fo=0)                   0.000     0.000    input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  output[0]_INST_0_i_4/O
                         net (fo=4, routed)           1.830     3.307    output[0]_INST_0_i_4_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I2_O)        0.124     3.431 r  output[2]_INST_0_i_1/O
                         net (fo=1, routed)           2.453     5.884    output_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.437 r  output[2]_INST_0/O
                         net (fo=0)                   0.000     9.437    output[2]
    J13                                                               r  output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[3]
                            (input port)
  Destination:            output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.296ns  (logic 5.388ns (57.958%)  route 3.908ns (42.042%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  input[3] (IN)
                         net (fo=0)                   0.000     0.000    input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  output[0]_INST_0_i_4/O
                         net (fo=4, routed)           1.830     3.307    output[0]_INST_0_i_4_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I2_O)        0.152     3.459 r  output[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.078     5.537    output_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.759     9.296 r  output[3]_INST_0/O
                         net (fo=0)                   0.000     9.296    output[3]
    N14                                                               r  output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[2]
                            (input port)
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.280ns  (logic 5.360ns (57.756%)  route 3.920ns (42.244%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  input[2] (IN)
                         net (fo=0)                   0.000     0.000    input[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  output[0]_INST_0_i_5/O
                         net (fo=4, routed)           1.590     3.075    output[0]_INST_0_i_5_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I3_O)        0.152     3.227 r  output[0]_INST_0_i_1/O
                         net (fo=1, routed)           2.330     5.557    output_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722     9.280 r  output[0]_INST_0/O
                         net (fo=0)                   0.000     9.280    output[0]
    H17                                                               r  output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[3]
                            (input port)
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.654ns  (logic 5.136ns (59.352%)  route 3.518ns (40.648%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  input[3] (IN)
                         net (fo=0)                   0.000     0.000    input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  output[0]_INST_0_i_4/O
                         net (fo=4, routed)           1.608     3.085    output[0]_INST_0_i_4_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I3_O)        0.124     3.209 r  output[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.910     5.119    output_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     8.654 r  output[1]_INST_0/O
                         net (fo=0)                   0.000     8.654    output[1]
    K15                                                               r  output[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input[1]
                            (input port)
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.529ns (63.963%)  route 0.861ns (36.037%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  input[1] (IN)
                         net (fo=0)                   0.000     0.000    input[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  output[0]_INST_0_i_2/O
                         net (fo=4, routed)           0.420     0.667    output[0]_INST_0_i_2_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.045     0.712 r  output[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.442     1.154    output_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.390 r  output[1]_INST_0/O
                         net (fo=0)                   0.000     2.390    output[1]
    K15                                                               r  output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[1]
                            (input port)
  Destination:            output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.615ns (65.508%)  route 0.850ns (34.492%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  input[1] (IN)
                         net (fo=0)                   0.000     0.000    input[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  output[0]_INST_0_i_2/O
                         net (fo=4, routed)           0.348     0.596    output[0]_INST_0_i_2_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.049     0.645 r  output[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.502     1.147    output_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.318     2.465 r  output[3]_INST_0/O
                         net (fo=0)                   0.000     2.465    output[3]
    N14                                                               r  output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[1]
                            (input port)
  Destination:            output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.559ns  (logic 1.546ns (60.407%)  route 1.013ns (39.593%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  input[1] (IN)
                         net (fo=0)                   0.000     0.000    input[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  output[0]_INST_0_i_2/O
                         net (fo=4, routed)           0.348     0.596    output[0]_INST_0_i_2_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I3_O)        0.045     0.641 r  output[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.665     1.306    output_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.559 r  output[2]_INST_0/O
                         net (fo=0)                   0.000     2.559    output[2]
    J13                                                               r  output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[1]
                            (input port)
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.573ns (60.362%)  route 1.033ns (39.638%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  input[1] (IN)
                         net (fo=0)                   0.000     0.000    input[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  output[0]_INST_0_i_2/O
                         net (fo=4, routed)           0.420     0.667    output[0]_INST_0_i_2_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.042     0.709 r  output[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.613     1.322    output_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.283     2.606 r  output[0]_INST_0/O
                         net (fo=0)                   0.000     2.606    output[0]
    H17                                                               r  output[0] (OUT)
  -------------------------------------------------------------------    -------------------





