Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri May  9 17:50:02 2025
| Host         : FB47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_countdown_timing_summary_routed.rpt -pb top_countdown_timing_summary_routed.pb -rpx top_countdown_timing_summary_routed.rpx -warn_on_violation
| Design       : top_countdown
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 135 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.513        0.000                      0                  207        0.056        0.000                      0                  207        3.000        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz    {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz         95.513        0.000                      0                  207        0.205        0.000                      0                  207       49.500        0.000                       0                   137  
  clkfbout_clk_wiz                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1       95.523        0.000                      0                  207        0.205        0.000                      0                  207       49.500        0.000                       0                   137  
  clkfbout_clk_wiz_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1  clk_out1_clk_wiz         95.513        0.000                      0                  207        0.056        0.000                      0                  207  
clk_out1_clk_wiz    clk_out1_clk_wiz_1       95.513        0.000                      0                  207        0.056        0.000                      0                  207  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       95.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.513ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.021ns (23.130%)  route 3.393ns (76.870%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.435     3.338    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.462 r  u_db/cnt[1][13]_i_1/O
                         net (fo=1, routed)           0.000     3.462    u_db/cnt[1][13]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][13]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.149    98.898    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.077    98.975    u_db/cnt_reg[1][13]
  -------------------------------------------------------------------
                         required time                         98.975    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                 95.513    

Slack (MET) :             95.528ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.047ns (23.580%)  route 3.393ns (76.420%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.435     3.338    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.488 r  u_db/cnt[1][5]_i_1/O
                         net (fo=1, routed)           0.000     3.488    u_db/cnt[1][5]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.149    98.898    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.118    99.016    u_db/cnt_reg[1][5]
  -------------------------------------------------------------------
                         required time                         99.016    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                 95.528    

Slack (MET) :             95.594ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/key_level_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 1.021ns (23.954%)  route 3.241ns (76.046%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.283     3.186    u_db/key_level[1]_i_2_n_0
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.124     3.310 r  u_db/key_level[1]_i_1/O
                         net (fo=1, routed)           0.000     3.310    u_db/key_level[1]_i_1_n_0
    SLICE_X51Y18         FDRE                                         r  u_db/key_level_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.442    98.447    u_db/clk_out1
    SLICE_X51Y18         FDRE                                         r  u_db/key_level_reg[1]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)        0.029    98.904    u_db/key_level_reg[1]
  -------------------------------------------------------------------
                         required time                         98.904    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                 95.594    

Slack (MET) :             95.708ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.021ns (24.184%)  route 3.201ns (75.816%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.242     3.145    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.269 r  u_db/cnt[1][15]_i_2/O
                         net (fo=1, routed)           0.000     3.269    u_db/cnt[1][15]_i_2_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][15]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.149    98.898    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.079    98.977    u_db/cnt_reg[1][15]
  -------------------------------------------------------------------
                         required time                         98.977    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                 95.708    

Slack (MET) :             95.710ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.021ns (24.184%)  route 3.201ns (75.816%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.242     3.145    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.269 r  u_db/cnt[1][14]_i_1/O
                         net (fo=1, routed)           0.000     3.269    u_db/cnt[1][14]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][14]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.149    98.898    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.081    98.979    u_db/cnt_reg[1][14]
  -------------------------------------------------------------------
                         required time                         98.979    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                 95.710    

Slack (MET) :             95.718ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.050ns (24.702%)  route 3.201ns (75.298%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.242     3.145    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.153     3.298 r  u_db/cnt[1][7]_i_1/O
                         net (fo=1, routed)           0.000     3.298    u_db/cnt[1][7]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][7]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.149    98.898    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.118    99.016    u_db/cnt_reg[1][7]
  -------------------------------------------------------------------
                         required time                         99.016    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 95.718    

Slack (MET) :             95.721ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 1.047ns (24.648%)  route 3.201ns (75.352%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.242     3.145    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.295 r  u_db/cnt[1][8]_i_1/O
                         net (fo=1, routed)           0.000     3.295    u_db/cnt[1][8]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][8]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.149    98.898    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.118    99.016    u_db/cnt_reg[1][8]
  -------------------------------------------------------------------
                         required time                         99.016    
                         arrival time                          -3.295    
  -------------------------------------------------------------------
                         slack                                 95.721    

Slack (MET) :             95.804ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/key_level_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.828ns (20.504%)  route 3.210ns (79.496%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.621    -0.891    u_db/clk_out1
    SLICE_X63Y22         FDRE                                         r  u_db/cnt_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u_db/cnt_reg[2][12]/Q
                         net (fo=2, routed)           1.381     0.946    u_db/cnt_reg[2][12]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.070 r  u_db/key_level[2]_i_6/O
                         net (fo=1, routed)           0.845     1.916    u_db/key_level[2]_i_6_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.040 r  u_db/key_level[2]_i_3/O
                         net (fo=18, routed)          0.984     3.024    u_db/key_level[2]_i_3_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.124     3.148 r  u_db/key_level[2]_i_1/O
                         net (fo=1, routed)           0.000     3.148    u_db/key_level[2]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  u_db/key_level_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.504    98.509    u_db/clk_out1
    SLICE_X59Y22         FDRE                                         r  u_db/key_level_reg[2]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.149    98.923    
    SLICE_X59Y22         FDRE (Setup_fdre_C_D)        0.029    98.952    u_db/key_level_reg[2]
  -------------------------------------------------------------------
                         required time                         98.952    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                 95.804    

Slack (MET) :             95.809ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.963ns (23.859%)  route 3.073ns (76.141%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.618    -0.894    u_db/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_db/cnt_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 f  u_db/cnt_reg[2][7]/Q
                         net (fo=3, routed)           0.799     0.324    u_db/cnt_reg[2][7]
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.296     0.620 r  u_db/key_level[2]_i_4/O
                         net (fo=1, routed)           0.816     1.437    u_db/key_level[2]_i_4_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I3_O)        0.124     1.561 r  u_db/key_level[2]_i_2/O
                         net (fo=18, routed)          1.458     3.019    u_db/key_level[2]_i_2_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.124     3.143 r  u_db/cnt[2][0]_i_1/O
                         net (fo=1, routed)           0.000     3.143    u_db/cnt[2][0]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  u_db/cnt_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.504    98.509    u_db/clk_out1
    SLICE_X61Y22         FDRE                                         r  u_db/cnt_reg[2][0]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.149    98.923    
    SLICE_X61Y22         FDRE (Setup_fdre_C_D)        0.029    98.952    u_db/cnt_reg[2][0]
  -------------------------------------------------------------------
                         required time                         98.952    
                         arrival time                          -3.143    
  -------------------------------------------------------------------
                         slack                                 95.809    

Slack (MET) :             95.822ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.856ns (21.051%)  route 3.210ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.621    -0.891    u_db/clk_out1
    SLICE_X63Y22         FDRE                                         r  u_db/cnt_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  u_db/cnt_reg[2][12]/Q
                         net (fo=2, routed)           1.381     0.946    u_db/cnt_reg[2][12]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.070 f  u_db/key_level[2]_i_6/O
                         net (fo=1, routed)           0.845     1.916    u_db/key_level[2]_i_6_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.040 f  u_db/key_level[2]_i_3/O
                         net (fo=18, routed)          0.984     3.024    u_db/key_level[2]_i_3_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.152     3.176 r  u_db/pulse_out[2]_i_1/O
                         net (fo=1, routed)           0.000     3.176    u_db/p_6_out[2]
    SLICE_X59Y22         FDRE                                         r  u_db/pulse_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.504    98.509    u_db/clk_out1
    SLICE_X59Y22         FDRE                                         r  u_db/pulse_out_reg[2]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.149    98.923    
    SLICE_X59Y22         FDRE (Setup_fdre_C_D)        0.075    98.998    u_db/pulse_out_reg[2]
  -------------------------------------------------------------------
                         required time                         98.998    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                 95.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.000%)  route 0.172ns (55.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.561    -0.620    u_db/clk_out1
    SLICE_X49Y16         FDRE                                         r  u_db/sync_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_db/sync_0_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.307    u_db/sync_0[0]
    SLICE_X51Y18         FDRE                                         r  u_db/sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.828    -0.862    u_db/clk_out1
    SLICE_X51Y18         FDRE                                         r  u_db/sync_1_reg[0]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.075    -0.512    u_db/sync_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.539%)  route 0.078ns (25.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.582    -0.599    u_fsm/clk_out1
    SLICE_X58Y23         FDRE                                         r  u_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  u_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.078    -0.394    u_fsm/state[1]
    SLICE_X58Y23         LUT6 (Prop_lut6_I2_O)        0.099    -0.295 r  u_fsm/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    u_fsm/FSM_sequential_state[0]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  u_fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.849    -0.841    u_fsm/clk_out1
    SLICE_X58Y23         FDRE                                         r  u_fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.091    -0.508    u_fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.590    -0.591    u_db/clk_out1
    SLICE_X61Y15         FDRE                                         r  u_db/sync_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_db/sync_0_reg[3]/Q
                         net (fo=1, routed)           0.172    -0.278    u_db/sync_0[3]
    SLICE_X61Y18         FDRE                                         r  u_db/sync_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.855    -0.835    u_db/clk_out1
    SLICE_X61Y18         FDRE                                         r  u_db/sync_1_reg[3]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.070    -0.510    u_db/sync_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_fsm/seconds_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.542%)  route 0.182ns (49.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.584    -0.597    u_fsm/clk_out1
    SLICE_X58Y22         FDSE                                         r  u_fsm/seconds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDSE (Prop_fdse_C_Q)         0.141    -0.456 r  u_fsm/seconds_reg[4]/Q
                         net (fo=18, routed)          0.182    -0.274    u_fsm/seconds[4]
    SLICE_X60Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  u_fsm/seconds[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.229    u_fsm/p_0_in[5]
    SLICE_X60Y22         FDSE                                         r  u_fsm/seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.851    -0.839    u_fsm/clk_out1
    SLICE_X60Y22         FDSE                                         r  u_fsm/seconds_reg[5]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X60Y22         FDSE (Hold_fdse_C_D)         0.121    -0.463    u_fsm/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.584    -0.597    u_db/clk_out1
    SLICE_X59Y22         FDRE                                         r  u_db/key_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u_db/key_level_reg[2]/Q
                         net (fo=3, routed)           0.167    -0.289    u_db/p_0_in1_in
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.042    -0.247 r  u_db/pulse_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    u_db/p_6_out[2]
    SLICE_X59Y22         FDRE                                         r  u_db/pulse_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.851    -0.839    u_db/clk_out1
    SLICE_X59Y22         FDRE                                         r  u_db/pulse_out_reg[2]/C
                         clock pessimism              0.241    -0.597    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.107    -0.490    u_db/pulse_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.559    -0.622    u_db/clk_out1
    SLICE_X48Y18         FDRE                                         r  u_db/sync_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  u_db/sync_0_reg[1]/Q
                         net (fo=1, routed)           0.174    -0.308    u_db/sync_0[1]
    SLICE_X48Y18         FDRE                                         r  u_db/sync_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.827    -0.863    u_db/clk_out1
    SLICE_X48Y18         FDRE                                         r  u_db/sync_1_reg[1]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X48Y18         FDRE (Hold_fdre_C_D)         0.066    -0.556    u_db/sync_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.557    -0.624    u_db/clk_out1
    SLICE_X52Y20         FDRE                                         r  u_db/key_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  u_db/key_level_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.285    u_db/key_level_reg_n_0_[0]
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.043    -0.242 r  u_db/pulse_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    u_db/pulse_out0_out
    SLICE_X52Y20         FDRE                                         r  u_db/pulse_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.826    -0.864    u_db/clk_out1
    SLICE_X52Y20         FDRE                                         r  u_db/pulse_out_reg[0]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.131    -0.493    u_db/pulse_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.590    -0.591    u_disp/clk_out1
    SLICE_X60Y15         FDRE                                         r  u_disp/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  u_disp/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.313    u_disp/cnt_reg_n_0_[2]
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.203 r  u_disp/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    u_disp/cnt_reg[0]_i_1_n_5
    SLICE_X60Y15         FDRE                                         r  u_disp/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.858    -0.832    u_disp/clk_out1
    SLICE_X60Y15         FDRE                                         r  u_disp/cnt_reg[2]/C
                         clock pessimism              0.240    -0.591    
    SLICE_X60Y15         FDRE (Hold_fdre_C_D)         0.134    -0.457    u_disp/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.589    -0.592    u_disp/clk_out1
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_disp/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.314    u_disp/cnt_reg_n_0_[6]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  u_disp/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    u_disp/cnt_reg[4]_i_1_n_5
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.857    -0.833    u_disp/clk_out1
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[6]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.134    -0.458    u_disp/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.588    -0.593    u_disp/clk_out1
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  u_disp/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.315    u_disp/cnt_reg_n_0_[10]
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  u_disp/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    u_disp/cnt_reg[8]_i_1_n_5
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.856    -0.834    u_disp/clk_out1
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[10]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.134    -0.459    u_disp/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    u_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y20     u_db/cnt_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y21     u_db/cnt_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y21     u_db/cnt_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y21     u_db/cnt_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y22     u_db/cnt_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y22     u_db/cnt_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y21     u_db/cnt_reg[0][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y20     u_db/cnt_reg[0][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y22     u_db/cnt_reg[0][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y22     u_db/cnt_reg[0][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y22     u_db/cnt_reg[0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y22     u_db/cnt_reg[0][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y18     u_db/sync_0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y18     u_db/sync_1_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X61Y23     u_disp/seg_sel_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y23     u_fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y23     u_fsm/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y18     u_fsm/div_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y21     u_db/cnt_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y21     u_db/cnt_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y21     u_db/cnt_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y21     u_db/cnt_reg[0][15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y21     u_db/cnt_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y21     u_db/cnt_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y21     u_db/cnt_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y21     u_db/cnt_reg[0][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y21     u_db/cnt_reg[0][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y21     u_db/cnt_reg[0][9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       95.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.523ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.021ns (23.130%)  route 3.393ns (76.870%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.435     3.338    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.462 r  u_db/cnt[1][13]_i_1/O
                         net (fo=1, routed)           0.000     3.462    u_db/cnt[1][13]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][13]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.140    98.908    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.077    98.985    u_db/cnt_reg[1][13]
  -------------------------------------------------------------------
                         required time                         98.985    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                 95.523    

Slack (MET) :             95.538ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.047ns (23.580%)  route 3.393ns (76.420%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.435     3.338    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.488 r  u_db/cnt[1][5]_i_1/O
                         net (fo=1, routed)           0.000     3.488    u_db/cnt[1][5]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.140    98.908    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.118    99.026    u_db/cnt_reg[1][5]
  -------------------------------------------------------------------
                         required time                         99.026    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                 95.538    

Slack (MET) :             95.604ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/key_level_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 1.021ns (23.954%)  route 3.241ns (76.046%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.283     3.186    u_db/key_level[1]_i_2_n_0
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.124     3.310 r  u_db/key_level[1]_i_1/O
                         net (fo=1, routed)           0.000     3.310    u_db/key_level[1]_i_1_n_0
    SLICE_X51Y18         FDRE                                         r  u_db/key_level_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.442    98.447    u_db/clk_out1
    SLICE_X51Y18         FDRE                                         r  u_db/key_level_reg[1]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.140    98.885    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)        0.029    98.914    u_db/key_level_reg[1]
  -------------------------------------------------------------------
                         required time                         98.914    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                 95.604    

Slack (MET) :             95.717ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.021ns (24.184%)  route 3.201ns (75.816%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.242     3.145    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.269 r  u_db/cnt[1][15]_i_2/O
                         net (fo=1, routed)           0.000     3.269    u_db/cnt[1][15]_i_2_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][15]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.140    98.908    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.079    98.987    u_db/cnt_reg[1][15]
  -------------------------------------------------------------------
                         required time                         98.987    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                 95.717    

Slack (MET) :             95.719ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.021ns (24.184%)  route 3.201ns (75.816%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.242     3.145    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.269 r  u_db/cnt[1][14]_i_1/O
                         net (fo=1, routed)           0.000     3.269    u_db/cnt[1][14]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][14]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.140    98.908    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.081    98.989    u_db/cnt_reg[1][14]
  -------------------------------------------------------------------
                         required time                         98.989    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                 95.719    

Slack (MET) :             95.727ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.050ns (24.702%)  route 3.201ns (75.298%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.242     3.145    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.153     3.298 r  u_db/cnt[1][7]_i_1/O
                         net (fo=1, routed)           0.000     3.298    u_db/cnt[1][7]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][7]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.140    98.908    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.118    99.026    u_db/cnt_reg[1][7]
  -------------------------------------------------------------------
                         required time                         99.026    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 95.727    

Slack (MET) :             95.730ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 1.047ns (24.648%)  route 3.201ns (75.352%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.242     3.145    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.295 r  u_db/cnt[1][8]_i_1/O
                         net (fo=1, routed)           0.000     3.295    u_db/cnt[1][8]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][8]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.140    98.908    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.118    99.026    u_db/cnt_reg[1][8]
  -------------------------------------------------------------------
                         required time                         99.026    
                         arrival time                          -3.295    
  -------------------------------------------------------------------
                         slack                                 95.730    

Slack (MET) :             95.814ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/key_level_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.828ns (20.504%)  route 3.210ns (79.496%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.621    -0.891    u_db/clk_out1
    SLICE_X63Y22         FDRE                                         r  u_db/cnt_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u_db/cnt_reg[2][12]/Q
                         net (fo=2, routed)           1.381     0.946    u_db/cnt_reg[2][12]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.070 r  u_db/key_level[2]_i_6/O
                         net (fo=1, routed)           0.845     1.916    u_db/key_level[2]_i_6_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.040 r  u_db/key_level[2]_i_3/O
                         net (fo=18, routed)          0.984     3.024    u_db/key_level[2]_i_3_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.124     3.148 r  u_db/key_level[2]_i_1/O
                         net (fo=1, routed)           0.000     3.148    u_db/key_level[2]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  u_db/key_level_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.504    98.509    u_db/clk_out1
    SLICE_X59Y22         FDRE                                         r  u_db/key_level_reg[2]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.140    98.933    
    SLICE_X59Y22         FDRE (Setup_fdre_C_D)        0.029    98.962    u_db/key_level_reg[2]
  -------------------------------------------------------------------
                         required time                         98.962    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                 95.814    

Slack (MET) :             95.819ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.963ns (23.859%)  route 3.073ns (76.141%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.618    -0.894    u_db/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_db/cnt_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 f  u_db/cnt_reg[2][7]/Q
                         net (fo=3, routed)           0.799     0.324    u_db/cnt_reg[2][7]
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.296     0.620 r  u_db/key_level[2]_i_4/O
                         net (fo=1, routed)           0.816     1.437    u_db/key_level[2]_i_4_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I3_O)        0.124     1.561 r  u_db/key_level[2]_i_2/O
                         net (fo=18, routed)          1.458     3.019    u_db/key_level[2]_i_2_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.124     3.143 r  u_db/cnt[2][0]_i_1/O
                         net (fo=1, routed)           0.000     3.143    u_db/cnt[2][0]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  u_db/cnt_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.504    98.509    u_db/clk_out1
    SLICE_X61Y22         FDRE                                         r  u_db/cnt_reg[2][0]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.140    98.933    
    SLICE_X61Y22         FDRE (Setup_fdre_C_D)        0.029    98.962    u_db/cnt_reg[2][0]
  -------------------------------------------------------------------
                         required time                         98.962    
                         arrival time                          -3.143    
  -------------------------------------------------------------------
                         slack                                 95.819    

Slack (MET) :             95.832ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.856ns (21.051%)  route 3.210ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.621    -0.891    u_db/clk_out1
    SLICE_X63Y22         FDRE                                         r  u_db/cnt_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  u_db/cnt_reg[2][12]/Q
                         net (fo=2, routed)           1.381     0.946    u_db/cnt_reg[2][12]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.070 f  u_db/key_level[2]_i_6/O
                         net (fo=1, routed)           0.845     1.916    u_db/key_level[2]_i_6_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.040 f  u_db/key_level[2]_i_3/O
                         net (fo=18, routed)          0.984     3.024    u_db/key_level[2]_i_3_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.152     3.176 r  u_db/pulse_out[2]_i_1/O
                         net (fo=1, routed)           0.000     3.176    u_db/p_6_out[2]
    SLICE_X59Y22         FDRE                                         r  u_db/pulse_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.504    98.509    u_db/clk_out1
    SLICE_X59Y22         FDRE                                         r  u_db/pulse_out_reg[2]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.140    98.933    
    SLICE_X59Y22         FDRE (Setup_fdre_C_D)        0.075    99.008    u_db/pulse_out_reg[2]
  -------------------------------------------------------------------
                         required time                         99.008    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                 95.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.000%)  route 0.172ns (55.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.561    -0.620    u_db/clk_out1
    SLICE_X49Y16         FDRE                                         r  u_db/sync_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_db/sync_0_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.307    u_db/sync_0[0]
    SLICE_X51Y18         FDRE                                         r  u_db/sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.828    -0.862    u_db/clk_out1
    SLICE_X51Y18         FDRE                                         r  u_db/sync_1_reg[0]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.075    -0.512    u_db/sync_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.539%)  route 0.078ns (25.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.582    -0.599    u_fsm/clk_out1
    SLICE_X58Y23         FDRE                                         r  u_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  u_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.078    -0.394    u_fsm/state[1]
    SLICE_X58Y23         LUT6 (Prop_lut6_I2_O)        0.099    -0.295 r  u_fsm/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    u_fsm/FSM_sequential_state[0]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  u_fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.849    -0.841    u_fsm/clk_out1
    SLICE_X58Y23         FDRE                                         r  u_fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.091    -0.508    u_fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.590    -0.591    u_db/clk_out1
    SLICE_X61Y15         FDRE                                         r  u_db/sync_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_db/sync_0_reg[3]/Q
                         net (fo=1, routed)           0.172    -0.278    u_db/sync_0[3]
    SLICE_X61Y18         FDRE                                         r  u_db/sync_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.855    -0.835    u_db/clk_out1
    SLICE_X61Y18         FDRE                                         r  u_db/sync_1_reg[3]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.070    -0.510    u_db/sync_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_fsm/seconds_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.542%)  route 0.182ns (49.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.584    -0.597    u_fsm/clk_out1
    SLICE_X58Y22         FDSE                                         r  u_fsm/seconds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDSE (Prop_fdse_C_Q)         0.141    -0.456 r  u_fsm/seconds_reg[4]/Q
                         net (fo=18, routed)          0.182    -0.274    u_fsm/seconds[4]
    SLICE_X60Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  u_fsm/seconds[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.229    u_fsm/p_0_in[5]
    SLICE_X60Y22         FDSE                                         r  u_fsm/seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.851    -0.839    u_fsm/clk_out1
    SLICE_X60Y22         FDSE                                         r  u_fsm/seconds_reg[5]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X60Y22         FDSE (Hold_fdse_C_D)         0.121    -0.463    u_fsm/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.584    -0.597    u_db/clk_out1
    SLICE_X59Y22         FDRE                                         r  u_db/key_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u_db/key_level_reg[2]/Q
                         net (fo=3, routed)           0.167    -0.289    u_db/p_0_in1_in
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.042    -0.247 r  u_db/pulse_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    u_db/p_6_out[2]
    SLICE_X59Y22         FDRE                                         r  u_db/pulse_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.851    -0.839    u_db/clk_out1
    SLICE_X59Y22         FDRE                                         r  u_db/pulse_out_reg[2]/C
                         clock pessimism              0.241    -0.597    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.107    -0.490    u_db/pulse_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.559    -0.622    u_db/clk_out1
    SLICE_X48Y18         FDRE                                         r  u_db/sync_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  u_db/sync_0_reg[1]/Q
                         net (fo=1, routed)           0.174    -0.308    u_db/sync_0[1]
    SLICE_X48Y18         FDRE                                         r  u_db/sync_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.827    -0.863    u_db/clk_out1
    SLICE_X48Y18         FDRE                                         r  u_db/sync_1_reg[1]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X48Y18         FDRE (Hold_fdre_C_D)         0.066    -0.556    u_db/sync_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.557    -0.624    u_db/clk_out1
    SLICE_X52Y20         FDRE                                         r  u_db/key_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  u_db/key_level_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.285    u_db/key_level_reg_n_0_[0]
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.043    -0.242 r  u_db/pulse_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    u_db/pulse_out0_out
    SLICE_X52Y20         FDRE                                         r  u_db/pulse_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.826    -0.864    u_db/clk_out1
    SLICE_X52Y20         FDRE                                         r  u_db/pulse_out_reg[0]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.131    -0.493    u_db/pulse_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.590    -0.591    u_disp/clk_out1
    SLICE_X60Y15         FDRE                                         r  u_disp/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  u_disp/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.313    u_disp/cnt_reg_n_0_[2]
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.203 r  u_disp/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    u_disp/cnt_reg[0]_i_1_n_5
    SLICE_X60Y15         FDRE                                         r  u_disp/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.858    -0.832    u_disp/clk_out1
    SLICE_X60Y15         FDRE                                         r  u_disp/cnt_reg[2]/C
                         clock pessimism              0.240    -0.591    
    SLICE_X60Y15         FDRE (Hold_fdre_C_D)         0.134    -0.457    u_disp/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.589    -0.592    u_disp/clk_out1
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_disp/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.314    u_disp/cnt_reg_n_0_[6]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  u_disp/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    u_disp/cnt_reg[4]_i_1_n_5
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.857    -0.833    u_disp/clk_out1
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[6]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.134    -0.458    u_disp/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.588    -0.593    u_disp/clk_out1
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  u_disp/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.315    u_disp/cnt_reg_n_0_[10]
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  u_disp/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    u_disp/cnt_reg[8]_i_1_n_5
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.856    -0.834    u_disp/clk_out1
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[10]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.134    -0.459    u_disp/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    u_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y20     u_db/cnt_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y21     u_db/cnt_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y21     u_db/cnt_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y21     u_db/cnt_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y22     u_db/cnt_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y22     u_db/cnt_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y21     u_db/cnt_reg[0][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y20     u_db/cnt_reg[0][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y22     u_db/cnt_reg[0][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y22     u_db/cnt_reg[0][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y22     u_db/cnt_reg[0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y22     u_db/cnt_reg[0][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y18     u_db/sync_0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y18     u_db/sync_1_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X61Y23     u_disp/seg_sel_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y23     u_fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y23     u_fsm/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y18     u_fsm/div_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y21     u_db/cnt_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y21     u_db/cnt_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y21     u_db/cnt_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y21     u_db/cnt_reg[0][15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y21     u_db/cnt_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y21     u_db/cnt_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y21     u_db/cnt_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y21     u_db/cnt_reg[0][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y21     u_db/cnt_reg[0][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y21     u_db/cnt_reg[0][9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       95.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.513ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.021ns (23.130%)  route 3.393ns (76.870%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.435     3.338    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.462 r  u_db/cnt[1][13]_i_1/O
                         net (fo=1, routed)           0.000     3.462    u_db/cnt[1][13]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][13]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.149    98.898    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.077    98.975    u_db/cnt_reg[1][13]
  -------------------------------------------------------------------
                         required time                         98.975    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                 95.513    

Slack (MET) :             95.528ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.047ns (23.580%)  route 3.393ns (76.420%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.435     3.338    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.488 r  u_db/cnt[1][5]_i_1/O
                         net (fo=1, routed)           0.000     3.488    u_db/cnt[1][5]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.149    98.898    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.118    99.016    u_db/cnt_reg[1][5]
  -------------------------------------------------------------------
                         required time                         99.016    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                 95.528    

Slack (MET) :             95.594ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/key_level_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 1.021ns (23.954%)  route 3.241ns (76.046%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.283     3.186    u_db/key_level[1]_i_2_n_0
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.124     3.310 r  u_db/key_level[1]_i_1/O
                         net (fo=1, routed)           0.000     3.310    u_db/key_level[1]_i_1_n_0
    SLICE_X51Y18         FDRE                                         r  u_db/key_level_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.442    98.447    u_db/clk_out1
    SLICE_X51Y18         FDRE                                         r  u_db/key_level_reg[1]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)        0.029    98.904    u_db/key_level_reg[1]
  -------------------------------------------------------------------
                         required time                         98.904    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                 95.594    

Slack (MET) :             95.708ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.021ns (24.184%)  route 3.201ns (75.816%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.242     3.145    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.269 r  u_db/cnt[1][15]_i_2/O
                         net (fo=1, routed)           0.000     3.269    u_db/cnt[1][15]_i_2_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][15]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.149    98.898    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.079    98.977    u_db/cnt_reg[1][15]
  -------------------------------------------------------------------
                         required time                         98.977    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                 95.708    

Slack (MET) :             95.710ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.021ns (24.184%)  route 3.201ns (75.816%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.242     3.145    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.269 r  u_db/cnt[1][14]_i_1/O
                         net (fo=1, routed)           0.000     3.269    u_db/cnt[1][14]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][14]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.149    98.898    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.081    98.979    u_db/cnt_reg[1][14]
  -------------------------------------------------------------------
                         required time                         98.979    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                 95.710    

Slack (MET) :             95.718ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.050ns (24.702%)  route 3.201ns (75.298%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.242     3.145    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.153     3.298 r  u_db/cnt[1][7]_i_1/O
                         net (fo=1, routed)           0.000     3.298    u_db/cnt[1][7]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][7]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.149    98.898    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.118    99.016    u_db/cnt_reg[1][7]
  -------------------------------------------------------------------
                         required time                         99.016    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 95.718    

Slack (MET) :             95.721ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 1.047ns (24.648%)  route 3.201ns (75.352%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.242     3.145    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.295 r  u_db/cnt[1][8]_i_1/O
                         net (fo=1, routed)           0.000     3.295    u_db/cnt[1][8]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][8]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.149    98.898    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.118    99.016    u_db/cnt_reg[1][8]
  -------------------------------------------------------------------
                         required time                         99.016    
                         arrival time                          -3.295    
  -------------------------------------------------------------------
                         slack                                 95.721    

Slack (MET) :             95.804ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/key_level_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.828ns (20.504%)  route 3.210ns (79.496%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.621    -0.891    u_db/clk_out1
    SLICE_X63Y22         FDRE                                         r  u_db/cnt_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u_db/cnt_reg[2][12]/Q
                         net (fo=2, routed)           1.381     0.946    u_db/cnt_reg[2][12]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.070 r  u_db/key_level[2]_i_6/O
                         net (fo=1, routed)           0.845     1.916    u_db/key_level[2]_i_6_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.040 r  u_db/key_level[2]_i_3/O
                         net (fo=18, routed)          0.984     3.024    u_db/key_level[2]_i_3_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.124     3.148 r  u_db/key_level[2]_i_1/O
                         net (fo=1, routed)           0.000     3.148    u_db/key_level[2]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  u_db/key_level_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.504    98.509    u_db/clk_out1
    SLICE_X59Y22         FDRE                                         r  u_db/key_level_reg[2]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.149    98.923    
    SLICE_X59Y22         FDRE (Setup_fdre_C_D)        0.029    98.952    u_db/key_level_reg[2]
  -------------------------------------------------------------------
                         required time                         98.952    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                 95.804    

Slack (MET) :             95.809ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.963ns (23.859%)  route 3.073ns (76.141%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.618    -0.894    u_db/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_db/cnt_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 f  u_db/cnt_reg[2][7]/Q
                         net (fo=3, routed)           0.799     0.324    u_db/cnt_reg[2][7]
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.296     0.620 r  u_db/key_level[2]_i_4/O
                         net (fo=1, routed)           0.816     1.437    u_db/key_level[2]_i_4_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I3_O)        0.124     1.561 r  u_db/key_level[2]_i_2/O
                         net (fo=18, routed)          1.458     3.019    u_db/key_level[2]_i_2_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.124     3.143 r  u_db/cnt[2][0]_i_1/O
                         net (fo=1, routed)           0.000     3.143    u_db/cnt[2][0]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  u_db/cnt_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.504    98.509    u_db/clk_out1
    SLICE_X61Y22         FDRE                                         r  u_db/cnt_reg[2][0]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.149    98.923    
    SLICE_X61Y22         FDRE (Setup_fdre_C_D)        0.029    98.952    u_db/cnt_reg[2][0]
  -------------------------------------------------------------------
                         required time                         98.952    
                         arrival time                          -3.143    
  -------------------------------------------------------------------
                         slack                                 95.809    

Slack (MET) :             95.822ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.856ns (21.051%)  route 3.210ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.621    -0.891    u_db/clk_out1
    SLICE_X63Y22         FDRE                                         r  u_db/cnt_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  u_db/cnt_reg[2][12]/Q
                         net (fo=2, routed)           1.381     0.946    u_db/cnt_reg[2][12]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.070 f  u_db/key_level[2]_i_6/O
                         net (fo=1, routed)           0.845     1.916    u_db/key_level[2]_i_6_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.040 f  u_db/key_level[2]_i_3/O
                         net (fo=18, routed)          0.984     3.024    u_db/key_level[2]_i_3_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.152     3.176 r  u_db/pulse_out[2]_i_1/O
                         net (fo=1, routed)           0.000     3.176    u_db/p_6_out[2]
    SLICE_X59Y22         FDRE                                         r  u_db/pulse_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.504    98.509    u_db/clk_out1
    SLICE_X59Y22         FDRE                                         r  u_db/pulse_out_reg[2]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.149    98.923    
    SLICE_X59Y22         FDRE (Setup_fdre_C_D)        0.075    98.998    u_db/pulse_out_reg[2]
  -------------------------------------------------------------------
                         required time                         98.998    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                 95.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.000%)  route 0.172ns (55.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.561    -0.620    u_db/clk_out1
    SLICE_X49Y16         FDRE                                         r  u_db/sync_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_db/sync_0_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.307    u_db/sync_0[0]
    SLICE_X51Y18         FDRE                                         r  u_db/sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.828    -0.862    u_db/clk_out1
    SLICE_X51Y18         FDRE                                         r  u_db/sync_1_reg[0]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.149    -0.438    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.075    -0.363    u_db/sync_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.539%)  route 0.078ns (25.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.582    -0.599    u_fsm/clk_out1
    SLICE_X58Y23         FDRE                                         r  u_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  u_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.078    -0.394    u_fsm/state[1]
    SLICE_X58Y23         LUT6 (Prop_lut6_I2_O)        0.099    -0.295 r  u_fsm/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    u_fsm/FSM_sequential_state[0]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  u_fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.849    -0.841    u_fsm/clk_out1
    SLICE_X58Y23         FDRE                                         r  u_fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.149    -0.450    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.091    -0.359    u_fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.590    -0.591    u_db/clk_out1
    SLICE_X61Y15         FDRE                                         r  u_db/sync_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_db/sync_0_reg[3]/Q
                         net (fo=1, routed)           0.172    -0.278    u_db/sync_0[3]
    SLICE_X61Y18         FDRE                                         r  u_db/sync_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.855    -0.835    u_db/clk_out1
    SLICE_X61Y18         FDRE                                         r  u_db/sync_1_reg[3]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.149    -0.431    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.070    -0.361    u_db/sync_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_fsm/seconds_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.542%)  route 0.182ns (49.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.584    -0.597    u_fsm/clk_out1
    SLICE_X58Y22         FDSE                                         r  u_fsm/seconds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDSE (Prop_fdse_C_Q)         0.141    -0.456 r  u_fsm/seconds_reg[4]/Q
                         net (fo=18, routed)          0.182    -0.274    u_fsm/seconds[4]
    SLICE_X60Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  u_fsm/seconds[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.229    u_fsm/p_0_in[5]
    SLICE_X60Y22         FDSE                                         r  u_fsm/seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.851    -0.839    u_fsm/clk_out1
    SLICE_X60Y22         FDSE                                         r  u_fsm/seconds_reg[5]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.149    -0.435    
    SLICE_X60Y22         FDSE (Hold_fdse_C_D)         0.121    -0.314    u_fsm/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.584    -0.597    u_db/clk_out1
    SLICE_X59Y22         FDRE                                         r  u_db/key_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u_db/key_level_reg[2]/Q
                         net (fo=3, routed)           0.167    -0.289    u_db/p_0_in1_in
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.042    -0.247 r  u_db/pulse_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    u_db/p_6_out[2]
    SLICE_X59Y22         FDRE                                         r  u_db/pulse_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.851    -0.839    u_db/clk_out1
    SLICE_X59Y22         FDRE                                         r  u_db/pulse_out_reg[2]/C
                         clock pessimism              0.241    -0.597    
                         clock uncertainty            0.149    -0.448    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.107    -0.341    u_db/pulse_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.559    -0.622    u_db/clk_out1
    SLICE_X48Y18         FDRE                                         r  u_db/sync_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  u_db/sync_0_reg[1]/Q
                         net (fo=1, routed)           0.174    -0.308    u_db/sync_0[1]
    SLICE_X48Y18         FDRE                                         r  u_db/sync_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.827    -0.863    u_db/clk_out1
    SLICE_X48Y18         FDRE                                         r  u_db/sync_1_reg[1]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.149    -0.473    
    SLICE_X48Y18         FDRE (Hold_fdre_C_D)         0.066    -0.407    u_db/sync_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.557    -0.624    u_db/clk_out1
    SLICE_X52Y20         FDRE                                         r  u_db/key_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  u_db/key_level_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.285    u_db/key_level_reg_n_0_[0]
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.043    -0.242 r  u_db/pulse_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    u_db/pulse_out0_out
    SLICE_X52Y20         FDRE                                         r  u_db/pulse_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.826    -0.864    u_db/clk_out1
    SLICE_X52Y20         FDRE                                         r  u_db/pulse_out_reg[0]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.149    -0.475    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.131    -0.344    u_db/pulse_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.590    -0.591    u_disp/clk_out1
    SLICE_X60Y15         FDRE                                         r  u_disp/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  u_disp/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.313    u_disp/cnt_reg_n_0_[2]
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.203 r  u_disp/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    u_disp/cnt_reg[0]_i_1_n_5
    SLICE_X60Y15         FDRE                                         r  u_disp/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.858    -0.832    u_disp/clk_out1
    SLICE_X60Y15         FDRE                                         r  u_disp/cnt_reg[2]/C
                         clock pessimism              0.240    -0.591    
                         clock uncertainty            0.149    -0.442    
    SLICE_X60Y15         FDRE (Hold_fdre_C_D)         0.134    -0.308    u_disp/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.589    -0.592    u_disp/clk_out1
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_disp/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.314    u_disp/cnt_reg_n_0_[6]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  u_disp/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    u_disp/cnt_reg[4]_i_1_n_5
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.857    -0.833    u_disp/clk_out1
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[6]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.149    -0.443    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.134    -0.309    u_disp/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.588    -0.593    u_disp/clk_out1
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  u_disp/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.315    u_disp/cnt_reg_n_0_[10]
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  u_disp/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    u_disp/cnt_reg[8]_i_1_n_5
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.856    -0.834    u_disp/clk_out1
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[10]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.149    -0.444    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.134    -0.310    u_disp/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       95.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.513ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.021ns (23.130%)  route 3.393ns (76.870%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.435     3.338    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.462 r  u_db/cnt[1][13]_i_1/O
                         net (fo=1, routed)           0.000     3.462    u_db/cnt[1][13]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][13]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.149    98.898    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.077    98.975    u_db/cnt_reg[1][13]
  -------------------------------------------------------------------
                         required time                         98.975    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                 95.513    

Slack (MET) :             95.528ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.047ns (23.580%)  route 3.393ns (76.420%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.435     3.338    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.488 r  u_db/cnt[1][5]_i_1/O
                         net (fo=1, routed)           0.000     3.488    u_db/cnt[1][5]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.149    98.898    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.118    99.016    u_db/cnt_reg[1][5]
  -------------------------------------------------------------------
                         required time                         99.016    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                 95.528    

Slack (MET) :             95.594ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/key_level_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 1.021ns (23.954%)  route 3.241ns (76.046%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.283     3.186    u_db/key_level[1]_i_2_n_0
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.124     3.310 r  u_db/key_level[1]_i_1/O
                         net (fo=1, routed)           0.000     3.310    u_db/key_level[1]_i_1_n_0
    SLICE_X51Y18         FDRE                                         r  u_db/key_level_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.442    98.447    u_db/clk_out1
    SLICE_X51Y18         FDRE                                         r  u_db/key_level_reg[1]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)        0.029    98.904    u_db/key_level_reg[1]
  -------------------------------------------------------------------
                         required time                         98.904    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                 95.594    

Slack (MET) :             95.708ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.021ns (24.184%)  route 3.201ns (75.816%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.242     3.145    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.269 r  u_db/cnt[1][15]_i_2/O
                         net (fo=1, routed)           0.000     3.269    u_db/cnt[1][15]_i_2_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][15]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.149    98.898    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.079    98.977    u_db/cnt_reg[1][15]
  -------------------------------------------------------------------
                         required time                         98.977    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                 95.708    

Slack (MET) :             95.710ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.021ns (24.184%)  route 3.201ns (75.816%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.242     3.145    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.269 r  u_db/cnt[1][14]_i_1/O
                         net (fo=1, routed)           0.000     3.269    u_db/cnt[1][14]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][14]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.149    98.898    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.081    98.979    u_db/cnt_reg[1][14]
  -------------------------------------------------------------------
                         required time                         98.979    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                 95.710    

Slack (MET) :             95.718ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.050ns (24.702%)  route 3.201ns (75.298%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.242     3.145    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.153     3.298 r  u_db/cnt[1][7]_i_1/O
                         net (fo=1, routed)           0.000     3.298    u_db/cnt[1][7]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][7]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.149    98.898    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.118    99.016    u_db/cnt_reg[1][7]
  -------------------------------------------------------------------
                         required time                         99.016    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 95.718    

Slack (MET) :             95.721ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 1.047ns (24.648%)  route 3.201ns (75.352%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.559    -0.953    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  u_db/cnt_reg[1][5]/Q
                         net (fo=4, routed)           1.016     0.541    u_db/cnt_reg[1][5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.295     0.836 r  u_db/key_level[1]_i_4/O
                         net (fo=1, routed)           0.943     1.779    u_db/key_level[1]_i_4_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.903 r  u_db/key_level[1]_i_2/O
                         net (fo=17, routed)          1.242     3.145    u_db/key_level[1]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.295 r  u_db/cnt[1][8]_i_1/O
                         net (fo=1, routed)           0.000     3.295    u_db/cnt[1][8]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_db/clk_out1
    SLICE_X52Y19         FDRE                                         r  u_db/cnt_reg[1][8]/C
                         clock pessimism              0.602    99.047    
                         clock uncertainty           -0.149    98.898    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.118    99.016    u_db/cnt_reg[1][8]
  -------------------------------------------------------------------
                         required time                         99.016    
                         arrival time                          -3.295    
  -------------------------------------------------------------------
                         slack                                 95.721    

Slack (MET) :             95.804ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/key_level_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.828ns (20.504%)  route 3.210ns (79.496%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.621    -0.891    u_db/clk_out1
    SLICE_X63Y22         FDRE                                         r  u_db/cnt_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u_db/cnt_reg[2][12]/Q
                         net (fo=2, routed)           1.381     0.946    u_db/cnt_reg[2][12]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.070 r  u_db/key_level[2]_i_6/O
                         net (fo=1, routed)           0.845     1.916    u_db/key_level[2]_i_6_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.040 r  u_db/key_level[2]_i_3/O
                         net (fo=18, routed)          0.984     3.024    u_db/key_level[2]_i_3_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.124     3.148 r  u_db/key_level[2]_i_1/O
                         net (fo=1, routed)           0.000     3.148    u_db/key_level[2]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  u_db/key_level_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.504    98.509    u_db/clk_out1
    SLICE_X59Y22         FDRE                                         r  u_db/key_level_reg[2]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.149    98.923    
    SLICE_X59Y22         FDRE (Setup_fdre_C_D)        0.029    98.952    u_db/key_level_reg[2]
  -------------------------------------------------------------------
                         required time                         98.952    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                 95.804    

Slack (MET) :             95.809ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.963ns (23.859%)  route 3.073ns (76.141%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.618    -0.894    u_db/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_db/cnt_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 f  u_db/cnt_reg[2][7]/Q
                         net (fo=3, routed)           0.799     0.324    u_db/cnt_reg[2][7]
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.296     0.620 r  u_db/key_level[2]_i_4/O
                         net (fo=1, routed)           0.816     1.437    u_db/key_level[2]_i_4_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I3_O)        0.124     1.561 r  u_db/key_level[2]_i_2/O
                         net (fo=18, routed)          1.458     3.019    u_db/key_level[2]_i_2_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.124     3.143 r  u_db/cnt[2][0]_i_1/O
                         net (fo=1, routed)           0.000     3.143    u_db/cnt[2][0]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  u_db/cnt_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.504    98.509    u_db/clk_out1
    SLICE_X61Y22         FDRE                                         r  u_db/cnt_reg[2][0]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.149    98.923    
    SLICE_X61Y22         FDRE (Setup_fdre_C_D)        0.029    98.952    u_db/cnt_reg[2][0]
  -------------------------------------------------------------------
                         required time                         98.952    
                         arrival time                          -3.143    
  -------------------------------------------------------------------
                         slack                                 95.809    

Slack (MET) :             95.822ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.856ns (21.051%)  route 3.210ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.621    -0.891    u_db/clk_out1
    SLICE_X63Y22         FDRE                                         r  u_db/cnt_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  u_db/cnt_reg[2][12]/Q
                         net (fo=2, routed)           1.381     0.946    u_db/cnt_reg[2][12]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.070 f  u_db/key_level[2]_i_6/O
                         net (fo=1, routed)           0.845     1.916    u_db/key_level[2]_i_6_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.040 f  u_db/key_level[2]_i_3/O
                         net (fo=18, routed)          0.984     3.024    u_db/key_level[2]_i_3_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.152     3.176 r  u_db/pulse_out[2]_i_1/O
                         net (fo=1, routed)           0.000     3.176    u_db/p_6_out[2]
    SLICE_X59Y22         FDRE                                         r  u_db/pulse_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.504    98.509    u_db/clk_out1
    SLICE_X59Y22         FDRE                                         r  u_db/pulse_out_reg[2]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.149    98.923    
    SLICE_X59Y22         FDRE (Setup_fdre_C_D)        0.075    98.998    u_db/pulse_out_reg[2]
  -------------------------------------------------------------------
                         required time                         98.998    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                 95.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.000%)  route 0.172ns (55.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.561    -0.620    u_db/clk_out1
    SLICE_X49Y16         FDRE                                         r  u_db/sync_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_db/sync_0_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.307    u_db/sync_0[0]
    SLICE_X51Y18         FDRE                                         r  u_db/sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.828    -0.862    u_db/clk_out1
    SLICE_X51Y18         FDRE                                         r  u_db/sync_1_reg[0]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.149    -0.438    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.075    -0.363    u_db/sync_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.539%)  route 0.078ns (25.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.582    -0.599    u_fsm/clk_out1
    SLICE_X58Y23         FDRE                                         r  u_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  u_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.078    -0.394    u_fsm/state[1]
    SLICE_X58Y23         LUT6 (Prop_lut6_I2_O)        0.099    -0.295 r  u_fsm/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    u_fsm/FSM_sequential_state[0]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  u_fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.849    -0.841    u_fsm/clk_out1
    SLICE_X58Y23         FDRE                                         r  u_fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.149    -0.450    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.091    -0.359    u_fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.590    -0.591    u_db/clk_out1
    SLICE_X61Y15         FDRE                                         r  u_db/sync_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_db/sync_0_reg[3]/Q
                         net (fo=1, routed)           0.172    -0.278    u_db/sync_0[3]
    SLICE_X61Y18         FDRE                                         r  u_db/sync_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.855    -0.835    u_db/clk_out1
    SLICE_X61Y18         FDRE                                         r  u_db/sync_1_reg[3]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.149    -0.431    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.070    -0.361    u_db/sync_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_fsm/seconds_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.542%)  route 0.182ns (49.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.584    -0.597    u_fsm/clk_out1
    SLICE_X58Y22         FDSE                                         r  u_fsm/seconds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDSE (Prop_fdse_C_Q)         0.141    -0.456 r  u_fsm/seconds_reg[4]/Q
                         net (fo=18, routed)          0.182    -0.274    u_fsm/seconds[4]
    SLICE_X60Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  u_fsm/seconds[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.229    u_fsm/p_0_in[5]
    SLICE_X60Y22         FDSE                                         r  u_fsm/seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.851    -0.839    u_fsm/clk_out1
    SLICE_X60Y22         FDSE                                         r  u_fsm/seconds_reg[5]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.149    -0.435    
    SLICE_X60Y22         FDSE (Hold_fdse_C_D)         0.121    -0.314    u_fsm/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.584    -0.597    u_db/clk_out1
    SLICE_X59Y22         FDRE                                         r  u_db/key_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u_db/key_level_reg[2]/Q
                         net (fo=3, routed)           0.167    -0.289    u_db/p_0_in1_in
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.042    -0.247 r  u_db/pulse_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    u_db/p_6_out[2]
    SLICE_X59Y22         FDRE                                         r  u_db/pulse_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.851    -0.839    u_db/clk_out1
    SLICE_X59Y22         FDRE                                         r  u_db/pulse_out_reg[2]/C
                         clock pessimism              0.241    -0.597    
                         clock uncertainty            0.149    -0.448    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.107    -0.341    u_db/pulse_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.559    -0.622    u_db/clk_out1
    SLICE_X48Y18         FDRE                                         r  u_db/sync_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  u_db/sync_0_reg[1]/Q
                         net (fo=1, routed)           0.174    -0.308    u_db/sync_0[1]
    SLICE_X48Y18         FDRE                                         r  u_db/sync_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.827    -0.863    u_db/clk_out1
    SLICE_X48Y18         FDRE                                         r  u_db/sync_1_reg[1]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.149    -0.473    
    SLICE_X48Y18         FDRE (Hold_fdre_C_D)         0.066    -0.407    u_db/sync_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.557    -0.624    u_db/clk_out1
    SLICE_X52Y20         FDRE                                         r  u_db/key_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  u_db/key_level_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.285    u_db/key_level_reg_n_0_[0]
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.043    -0.242 r  u_db/pulse_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    u_db/pulse_out0_out
    SLICE_X52Y20         FDRE                                         r  u_db/pulse_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.826    -0.864    u_db/clk_out1
    SLICE_X52Y20         FDRE                                         r  u_db/pulse_out_reg[0]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.149    -0.475    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.131    -0.344    u_db/pulse_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.590    -0.591    u_disp/clk_out1
    SLICE_X60Y15         FDRE                                         r  u_disp/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  u_disp/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.313    u_disp/cnt_reg_n_0_[2]
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.203 r  u_disp/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    u_disp/cnt_reg[0]_i_1_n_5
    SLICE_X60Y15         FDRE                                         r  u_disp/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.858    -0.832    u_disp/clk_out1
    SLICE_X60Y15         FDRE                                         r  u_disp/cnt_reg[2]/C
                         clock pessimism              0.240    -0.591    
                         clock uncertainty            0.149    -0.442    
    SLICE_X60Y15         FDRE (Hold_fdre_C_D)         0.134    -0.308    u_disp/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.589    -0.592    u_disp/clk_out1
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_disp/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.314    u_disp/cnt_reg_n_0_[6]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  u_disp/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    u_disp/cnt_reg[4]_i_1_n_5
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.857    -0.833    u_disp/clk_out1
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[6]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.149    -0.443    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.134    -0.309    u_disp/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.588    -0.593    u_disp/clk_out1
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  u_disp/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.315    u_disp/cnt_reg_n_0_[10]
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  u_disp/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    u_disp/cnt_reg[8]_i_1_n_5
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.856    -0.834    u_disp/clk_out1
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[10]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.149    -0.444    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.134    -0.310    u_disp/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.105    





