Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Apr  5 17:46:03 2021
| Host         : DESKTOP-AI964DL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (256)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (384)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (560)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (256)
--------------------------
 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_counter_0/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/LUT6_RO_0/inst/Inverter/LUT6_inst/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/LUT6_RO_1/inst/Inverter/LUT6_inst/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/LUT6_RO_2/inst/Inverter/LUT6_inst/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/LUT6_RO_3/inst/Inverter/LUT6_inst/O (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (384)
--------------------------------------------------
 There are 384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (560)
-----------------------
 There are 560 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.090        0.000                      0                 6864        0.019        0.000                      0                 6864        4.020        0.000                       0                  2637  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.090        0.000                      0                 6770        0.019        0.000                      0                 6770        4.020        0.000                       0                  2637  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.118        0.000                      0                   94        0.775        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.450ns (16.664%)  route 7.251ns (83.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 12.950 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=50, routed)          7.251    11.732    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X91Y117        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.771    12.950    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y117        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                         clock pessimism              0.129    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X91Y117        FDRE (Setup_fdre_C_D)       -0.103    12.822    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -11.732    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 1.450ns (16.807%)  route 7.177ns (83.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 12.951 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=50, routed)          7.177    11.658    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X91Y116        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.772    12.951    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y116        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg10_reg[0]/C
                         clock pessimism              0.129    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X91Y116        FDRE (Setup_fdre_C_D)       -0.105    12.821    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg10_reg[0]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                         -11.658    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg12_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 1.450ns (16.693%)  route 7.236ns (83.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns = ( 12.953 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=49, routed)          7.236    11.717    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X90Y113        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg12_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.774    12.953    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X90Y113        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg12_reg[6]/C
                         clock pessimism              0.129    13.082    
                         clock uncertainty           -0.154    12.928    
    SLICE_X90Y113        FDRE (Setup_fdre_C_D)       -0.028    12.900    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg12_reg[6]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                         -11.717    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg9_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 1.450ns (16.778%)  route 7.192ns (83.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 12.951 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=50, routed)          7.192    11.673    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X90Y116        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.772    12.951    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X90Y116        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg9_reg[0]/C
                         clock pessimism              0.129    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X90Y116        FDRE (Setup_fdre_C_D)       -0.058    12.868    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg9_reg[0]
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                         -11.673    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.630ns  (logic 1.450ns (16.802%)  route 7.180ns (83.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns = ( 12.953 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=49, routed)          7.180    11.661    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X92Y115        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.774    12.953    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y115        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg5_reg[1]/C
                         clock pessimism              0.129    13.082    
                         clock uncertainty           -0.154    12.928    
    SLICE_X92Y115        FDRE (Setup_fdre_C_D)       -0.045    12.883    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg5_reg[1]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg13_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.451ns  (logic 1.450ns (17.158%)  route 7.001ns (82.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=49, routed)          7.001    11.482    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X89Y115        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg13_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.714    12.893    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y115        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg13_reg[1]/C
                         clock pessimism              0.129    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X89Y115        FDRE (Setup_fdre_C_D)       -0.105    12.763    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg13_reg[1]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.500ns  (logic 1.450ns (17.058%)  route 7.050ns (82.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=49, routed)          7.050    11.531    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_wdata[4]
    SLICE_X85Y117        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.712    12.891    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y117        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                         clock pessimism              0.129    13.020    
                         clock uncertainty           -0.154    12.866    
    SLICE_X85Y117        FDRE (Setup_fdre_C_D)       -0.047    12.819    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                         12.819    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg15_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 1.450ns (16.953%)  route 7.103ns (83.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.952ns = ( 12.952 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=50, routed)          7.103    11.584    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X90Y115        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg15_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.773    12.952    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X90Y115        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
                         clock pessimism              0.129    13.081    
                         clock uncertainty           -0.154    12.927    
    SLICE_X90Y115        FDRE (Setup_fdre_C_D)       -0.047    12.880    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg15_reg[0]
  -------------------------------------------------------------------
                         required time                         12.880    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg11_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 1.450ns (17.081%)  route 7.039ns (82.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 12.954 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=49, routed)          7.039    11.520    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X92Y114        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.775    12.954    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y114        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg11_reg[1]/C
                         clock pessimism              0.129    13.083    
                         clock uncertainty           -0.154    12.929    
    SLICE_X92Y114        FDRE (Setup_fdre_C_D)       -0.045    12.884    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg11_reg[1]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.464ns  (logic 1.450ns (17.132%)  route 7.014ns (82.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 12.951 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=49, routed)          7.014    11.494    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_wdata[4]
    SLICE_X92Y117        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.772    12.951    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y117        FDRE                                         r  design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14_reg[4]/C
                         clock pessimism              0.129    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X92Y117        FDRE (Setup_fdre_C_D)       -0.045    12.881    design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14_reg[4]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  1.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.465%)  route 0.169ns (54.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.639     0.975    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.169     1.285    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X34Y99         SRLC32E                                      r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.826     1.192    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y99         SRLC32E                                      r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.272%)  route 0.169ns (50.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.639     0.975    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y100        FDRE                                         r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.169     1.308    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y99         SRLC32E                                      r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.826     1.192    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y99         SRLC32E                                      r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.272    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.325%)  route 0.200ns (58.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.639     0.975    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X44Y100        FDRE                                         r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.200     1.316    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X38Y96         SRLC32E                                      r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.824     1.190    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y96         SRLC32E                                      r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.272    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.295%)  route 0.270ns (65.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.580     0.916    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y99         FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          0.270     1.327    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X63Y100        FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.935     1.301    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X63Y100        FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X63Y100        FDRE (Hold_fdre_C_R)        -0.018     1.248    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.295%)  route 0.270ns (65.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.580     0.916    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y99         FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          0.270     1.327    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X63Y100        FDSE                                         r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.935     1.301    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X63Y100        FDSE                                         r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X63Y100        FDSE (Hold_fdse_C_S)        -0.018     1.248    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.081%)  route 0.239ns (62.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.639     0.975    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y100        FDRE                                         r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.239     1.355    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X34Y99         SRLC32E                                      r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.826     1.192    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y99         SRLC32E                                      r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.274    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.696%)  route 0.161ns (53.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.572     0.908    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.161     1.210    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.843     1.209    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.379%)  route 0.248ns (62.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.639     0.975    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X42Y100        FDRE                                         r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.248     1.371    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X34Y98         SRLC32E                                      r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.826     1.192    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.287    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.237%)  route 0.269ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.639     0.975    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X44Y100        FDRE                                         r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.269     1.372    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.826     1.192    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.287    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.169%)  route 0.177ns (48.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.656     0.992    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.177     1.310    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[30]
    SLICE_X29Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.355 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.355    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X29Y98         FDRE                                         r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.845     1.211    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0       design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X80Y100   design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X80Y103   design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X80Y103   design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X80Y103   design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X80Y103   design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X80Y102   design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X80Y101   design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X80Y101   design_1_i/AXI4_heater_0/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y95    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y95    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y95    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.775ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.580ns (10.894%)  route 4.744ns (89.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.715     3.009    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y99         FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          2.611     6.076    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X66Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.200 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          2.133     8.333    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset
    SLICE_X80Y125        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.702    12.881    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X80Y125        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[12]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X80Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.580ns (10.894%)  route 4.744ns (89.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.715     3.009    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y99         FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          2.611     6.076    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X66Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.200 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          2.133     8.333    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset
    SLICE_X80Y125        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.702    12.881    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X80Y125        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[13]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X80Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.580ns (10.894%)  route 4.744ns (89.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.715     3.009    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y99         FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          2.611     6.076    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X66Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.200 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          2.133     8.333    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset
    SLICE_X80Y125        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.702    12.881    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X80Y125        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[2]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X80Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.580ns (10.894%)  route 4.744ns (89.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.715     3.009    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y99         FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          2.611     6.076    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X66Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.200 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          2.133     8.333    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset
    SLICE_X80Y125        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.702    12.881    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X80Y125        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[3]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X80Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.580ns (10.894%)  route 4.744ns (89.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.715     3.009    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y99         FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          2.611     6.076    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X66Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.200 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          2.133     8.333    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset
    SLICE_X80Y125        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.702    12.881    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X80Y125        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[6]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X80Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.580ns (10.894%)  route 4.744ns (89.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.715     3.009    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y99         FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          2.611     6.076    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X66Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.200 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          2.133     8.333    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset
    SLICE_X80Y125        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.702    12.881    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X80Y125        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[7]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X80Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.580ns (10.894%)  route 4.744ns (89.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.715     3.009    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y99         FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          2.611     6.076    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X66Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.200 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          2.133     8.333    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset
    SLICE_X80Y125        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.702    12.881    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X80Y125        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[8]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X80Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.580ns (10.894%)  route 4.744ns (89.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.715     3.009    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y99         FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          2.611     6.076    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X66Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.200 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          2.133     8.333    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset
    SLICE_X80Y125        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.702    12.881    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X80Y125        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[9]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X80Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_C_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.715     3.009    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y99         FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          2.611     6.076    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X66Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.200 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          2.129     8.329    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset
    SLICE_X81Y125        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_C_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.702    12.881    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X81Y125        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_C_reg_reg[0]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X81Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_C_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_C_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.580ns (10.903%)  route 4.740ns (89.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.715     3.009    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y99         FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          2.611     6.076    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X66Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.200 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          2.129     8.329    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset
    SLICE_X81Y125        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_C_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        1.702    12.881    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X81Y125        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_C_reg_reg[10]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X81Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_C_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  4.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/den_C_reg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.209ns (28.184%)  route 0.533ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.651     0.987    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X66Y121        FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.201     1.352    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/hard_macro_rst_reg
    SLICE_X66Y121        LUT3 (Prop_lut3_I2_O)        0.045     1.397 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          0.332     1.729    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset
    SLICE_X82Y126        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/den_C_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.923     1.289    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X82Y126        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/den_C_reg_reg/C
                         clock pessimism             -0.268     1.021    
    SLICE_X82Y126        FDCE (Remov_fdce_C_CLR)     -0.067     0.954    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/den_C_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_C_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.209ns (28.184%)  route 0.533ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.651     0.987    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X66Y121        FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.201     1.352    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/hard_macro_rst_reg
    SLICE_X66Y121        LUT3 (Prop_lut3_I2_O)        0.045     1.397 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          0.332     1.729    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset
    SLICE_X82Y126        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_C_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.923     1.289    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X82Y126        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_C_reg_reg[6]/C
                         clock pessimism             -0.268     1.021    
    SLICE_X82Y126        FDCE (Remov_fdce_C_CLR)     -0.067     0.954    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_C_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.209ns (28.184%)  route 0.533ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.651     0.987    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X66Y121        FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.201     1.352    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/hard_macro_rst_reg
    SLICE_X66Y121        LUT3 (Prop_lut3_I2_O)        0.045     1.397 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          0.332     1.729    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset
    SLICE_X83Y126        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.923     1.289    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X83Y126        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.268     1.021    
    SLICE_X83Y126        FDCE (Remov_fdce_C_CLR)     -0.092     0.929    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/den_reg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.209ns (24.464%)  route 0.645ns (75.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.651     0.987    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X66Y121        FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.201     1.352    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/hard_macro_rst_reg
    SLICE_X66Y121        LUT3 (Prop_lut3_I2_O)        0.045     1.397 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          0.444     1.841    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset
    SLICE_X86Y126        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/den_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.924     1.290    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X86Y126        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/den_reg_reg/C
                         clock pessimism             -0.268     1.022    
    SLICE_X86Y126        FDCE (Remov_fdce_C_CLR)     -0.067     0.955    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/den_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.209ns (24.580%)  route 0.641ns (75.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.651     0.987    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X66Y121        FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.201     1.352    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/hard_macro_rst_reg
    SLICE_X66Y121        LUT3 (Prop_lut3_I2_O)        0.045     1.397 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          0.440     1.837    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset
    SLICE_X85Y125        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.922     1.288    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X85Y125        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.268     1.020    
    SLICE_X85Y125        FDCE (Remov_fdce_C_CLR)     -0.092     0.928    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.209ns (23.918%)  route 0.665ns (76.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.651     0.987    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X66Y121        FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.201     1.352    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/hard_macro_rst_reg
    SLICE_X66Y121        LUT3 (Prop_lut3_I2_O)        0.045     1.397 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          0.464     1.861    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/reset
    SLICE_X88Y124        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.923     1.289    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X88Y124        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[12]/C
                         clock pessimism             -0.268     1.021    
    SLICE_X88Y124        FDCE (Remov_fdce_C_CLR)     -0.092     0.929    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.209ns (23.918%)  route 0.665ns (76.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.651     0.987    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X66Y121        FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.201     1.352    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/hard_macro_rst_reg
    SLICE_X66Y121        LUT3 (Prop_lut3_I2_O)        0.045     1.397 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          0.464     1.861    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/reset
    SLICE_X88Y124        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.923     1.289    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X88Y124        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[13]/C
                         clock pessimism             -0.268     1.021    
    SLICE_X88Y124        FDCE (Remov_fdce_C_CLR)     -0.092     0.929    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.209ns (23.918%)  route 0.665ns (76.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.651     0.987    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X66Y121        FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.201     1.352    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/hard_macro_rst_reg
    SLICE_X66Y121        LUT3 (Prop_lut3_I2_O)        0.045     1.397 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          0.464     1.861    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/reset
    SLICE_X88Y124        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.923     1.289    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X88Y124        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[14]/C
                         clock pessimism             -0.268     1.021    
    SLICE_X88Y124        FDCE (Remov_fdce_C_CLR)     -0.092     0.929    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.209ns (23.918%)  route 0.665ns (76.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.651     0.987    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X66Y121        FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.201     1.352    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/hard_macro_rst_reg
    SLICE_X66Y121        LUT3 (Prop_lut3_I2_O)        0.045     1.397 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          0.464     1.861    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/reset
    SLICE_X88Y124        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.923     1.289    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X88Y124        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[15]/C
                         clock pessimism             -0.268     1.021    
    SLICE_X88Y124        FDCE (Remov_fdce_C_CLR)     -0.092     0.929    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.209ns (23.604%)  route 0.676ns (76.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.651     0.987    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X66Y121        FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.201     1.352    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/hard_macro_rst_reg
    SLICE_X66Y121        LUT3 (Prop_lut3_I2_O)        0.045     1.397 f  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/XADC_INST_i_1/O
                         net (fo=95, routed)          0.475     1.872    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset
    SLICE_X81Y126        FDCE                                         f  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2637, routed)        0.923     1.289    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X81Y126        FDCE                                         r  design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[6]/C
                         clock pessimism             -0.268     1.021    
    SLICE_X81Y126        FDCE (Remov_fdce_C_CLR)     -0.092     0.929    design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.943    





