{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640516691731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640516691731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 26 19:04:51 2021 " "Processing started: Sun Dec 26 19:04:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640516691731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1640516691731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mediKitVerilog -c mediKitVerilog " "Command: quartus_sta mediKitVerilog -c mediKitVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1640516691731 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1640516691971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1640516692767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1640516692767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640516692810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640516692810 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1640516692871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1640516694558 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "272 " "The Timing Analyzer is analyzing 272 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1640516694635 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mediKitVerilog.sdc " "Synopsys Design Constraints File file not found: 'mediKitVerilog.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1640516694672 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1640516694672 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640516694681 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main:b2v_inst14\|cur_state.0000_2957 main:b2v_inst14\|cur_state.0000_2957 " "create_clock -period 1.000 -name main:b2v_inst14\|cur_state.0000_2957 main:b2v_inst14\|cur_state.0000_2957" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640516694681 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqDiv_250:b2v_inst28\|clktmp freqDiv_250:b2v_inst28\|clktmp " "create_clock -period 1.000 -name freqDiv_250:b2v_inst28\|clktmp freqDiv_250:b2v_inst28\|clktmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640516694681 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqDiv_500:b2v_inst26\|clktmp freqDiv_500:b2v_inst26\|clktmp " "create_clock -period 1.000 -name freqDiv_500:b2v_inst26\|clktmp freqDiv_500:b2v_inst26\|clktmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640516694681 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqDiv_125:b2v_inst29\|clktmp freqDiv_125:b2v_inst29\|clktmp " "create_clock -period 1.000 -name freqDiv_125:b2v_inst29\|clktmp freqDiv_125:b2v_inst29\|clktmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640516694681 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_row\[0\] key_row\[0\] " "create_clock -period 1.000 -name key_row\[0\] key_row\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640516694681 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main:b2v_inst14\|cnt_b0\[0\] main:b2v_inst14\|cnt_b0\[0\] " "create_clock -period 1.000 -name main:b2v_inst14\|cnt_b0\[0\] main:b2v_inst14\|cnt_b0\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640516694681 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqDiv_20:b2v_inst4\|clktmp freqDiv_20:b2v_inst4\|clktmp " "create_clock -period 1.000 -name freqDiv_20:b2v_inst4\|clktmp freqDiv_20:b2v_inst4\|clktmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640516694681 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640516694681 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b2\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b2\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516694685 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b2\[0\]~0\|dataa " "Node \"b2v_inst14\|cnt_b2\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516694685 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1640516694685 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b6\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b6\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516694685 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b6\[0\]~0\|dataa " "Node \"b2v_inst14\|cnt_b6\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516694685 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 115 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1640516694685 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b1\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b1\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516694685 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b1\[0\]~0\|datac " "Node \"b2v_inst14\|cnt_b1\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516694685 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1640516694685 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b5\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b5\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516694686 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b5\[0\]~0\|datab " "Node \"b2v_inst14\|cnt_b5\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516694686 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1640516694686 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b4\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b4\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516694686 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b4\[0\]~0\|datac " "Node \"b2v_inst14\|cnt_b4\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516694686 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 79 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1640516694686 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "main:b2v_inst14\|cur_state.0000_2957 main:b2v_inst14\|cur_state.0000_2957 " "Clock target main:b2v_inst14\|cur_state.0000_2957 of clock main:b2v_inst14\|cur_state.0000_2957 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1640516694689 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1640516694696 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1640516694721 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1640516694738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.407 " "Worst-case setup slack is -30.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.407           -1725.839 clock  " "  -30.407           -1725.839 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.614           -1615.646 main:b2v_inst14\|cur_state.0000_2957  " "  -23.614           -1615.646 main:b2v_inst14\|cur_state.0000_2957 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.627            -396.534 main:b2v_inst14\|cnt_b0\[0\]  " "  -20.627            -396.534 main:b2v_inst14\|cnt_b0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.937            -136.005 freqDiv_250:b2v_inst28\|clktmp  " "  -13.937            -136.005 freqDiv_250:b2v_inst28\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.524             -24.317 key_row\[0\]  " "   -4.524             -24.317 key_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.507              -1.507 freqDiv_125:b2v_inst29\|clktmp  " "   -1.507              -1.507 freqDiv_125:b2v_inst29\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.240              -1.240 freqDiv_500:b2v_inst26\|clktmp  " "   -1.240              -1.240 freqDiv_500:b2v_inst26\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640516694740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -17.843 " "Worst-case hold slack is -17.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.843            -516.086 main:b2v_inst14\|cur_state.0000_2957  " "  -17.843            -516.086 main:b2v_inst14\|cur_state.0000_2957 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.906            -325.744 clock  " "  -11.906            -325.744 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.781             -92.893 main:b2v_inst14\|cnt_b0\[0\]  " "  -10.781             -92.893 main:b2v_inst14\|cnt_b0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.301              -3.301 freqDiv_250:b2v_inst28\|clktmp  " "   -3.301              -3.301 freqDiv_250:b2v_inst28\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.358             -14.881 key_row\[0\]  " "   -2.358             -14.881 key_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.686               0.000 freqDiv_500:b2v_inst26\|clktmp  " "    1.686               0.000 freqDiv_500:b2v_inst26\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.953               0.000 freqDiv_125:b2v_inst29\|clktmp  " "    1.953               0.000 freqDiv_125:b2v_inst29\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640516694753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -19.489 " "Worst-case recovery slack is -19.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.489            -266.101 key_row\[0\]  " "  -19.489            -266.101 key_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.089            -131.771 main:b2v_inst14\|cur_state.0000_2957  " "  -17.089            -131.771 main:b2v_inst14\|cur_state.0000_2957 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 clock  " "    0.154               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640516694756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -17.685 " "Worst-case removal slack is -17.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.685             -69.318 main:b2v_inst14\|cur_state.0000_2957  " "  -17.685             -69.318 main:b2v_inst14\|cur_state.0000_2957 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.184              -7.781 clock  " "   -3.184              -7.781 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.112             -36.910 key_row\[0\]  " "   -3.112             -36.910 key_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640516694759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -10.965 " "Worst-case minimum pulse width slack is -10.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.965            -918.858 main:b2v_inst14\|cur_state.0000_2957  " "  -10.965            -918.858 main:b2v_inst14\|cur_state.0000_2957 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.162            -612.268 main:b2v_inst14\|cnt_b0\[0\]  " "   -8.162            -612.268 main:b2v_inst14\|cnt_b0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.389            -424.791 clock  " "   -7.389            -424.791 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 key_row\[0\]  " "   -2.289              -2.289 key_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 freqDiv_125:b2v_inst29\|clktmp  " "    0.234               0.000 freqDiv_125:b2v_inst29\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 freqDiv_20:b2v_inst4\|clktmp  " "    0.234               0.000 freqDiv_20:b2v_inst4\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 freqDiv_250:b2v_inst28\|clktmp  " "    0.234               0.000 freqDiv_250:b2v_inst28\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 freqDiv_500:b2v_inst26\|clktmp  " "    0.234               0.000 freqDiv_500:b2v_inst26\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516694761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640516694761 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1640516694964 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640516694991 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640516694992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 20 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640516695060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 26 19:04:55 2021 " "Processing ended: Sun Dec 26 19:04:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640516695060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640516695060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640516695060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1640516695060 ""}
