ftableid nfc_id

////fill nfc related reg entry
udelay    0

//Page config
memw32    (REG_BASE+0x1000)     0xc1004009

//Timing control
memw32    (REG_BASE+0x1004)     0x518C8108
memw32    (REG_BASE+0x1008)     0x0010248c
memw32    (REG_BASE+0x100c)     0x89

//Red DRAM base addr
//memw32    (REG_BASE+0x1010)     0x08000000

//SSU DRAM and OTFB base addr
//memw32    (REG_BASE+0x101c)     0x09008050

//Mode config: TO_CNT = 0x1, 500ms
memw32    (REG_BASE+0x102c)     0x59a900

//EDO timing control use default is ok
//memw32    (REG_BASE+0x1030)     0

//PIO timing control, pending on HW 
memw32    (REG_BASE+0x107c)     0x37800000
memw32    (REG_BASE+0x1080)     0x00f381e0
memw32    (REG_BASE+0x1084)     0x31078400

//PMU NFCLK: 0-12.5M(NFPLL/16) 1-50M(NFPLL/8) 2-100M(NFPLL/4) 3-200M(NFPLL/2)
//SetReg_Entry    ($arg_reg_base+0x1f20)    ~(0x3)    0x1
clrbit32  (REG_BASE+0x1f20)  0x3
setbit32  (REG_BASE+0x1f20)  0x1

//interface init/reset/pumapping/set feature/
nfcinit

nfcreset

udelay    50

nfcupdate

//#p/x *0x1ff8000c bit[16]= 0x1 Disable WP pin (A2) 
setbit32  (REG_BASE+0x0c) (0x1<<16)

        

