// Seed: 271533895
macromodule module_0 ();
  assign id_1 = id_1;
endmodule
module module_1;
  wire id_2;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  id_3 :
  assert property (@(posedge 1) 1'b0) begin
    begin
      $display(0, id_2, 1, 1);
    end
    id_1 <= {id_3} - 1 | id_1;
    id_3 = 1;
  end
  notif1 (id_1, id_2, id_3);
  module_0();
endmodule
module module_3 (
    input  logic id_0,
    output wire  id_1
);
  wire id_31, id_32, id_33;
  module_0();
endmodule
