[2024-12-03 01:10:45.708060] [openram.globals/init_openram]: Initializing OpenRAM...
[2024-12-03 01:10:45.708219] [openram.globals/setup_paths]: OpenRAM source code found in /home/sh4471/workplace/OpenRAM/compiler
[2024-12-03 01:10:45.708385] [openram.globals/setup_paths]: Temporary files saved in /tmp/openram_sh4471_10610_temp/
[2024-12-03 01:10:45.708603] [openram.globals/read_config]: Configuration file is /home/sh4471/workplace/OpenRAM/sram_configs/data_ram.py
[2024-12-03 01:10:45.709038] [openram.globals/read_config]: Output saved in /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_64_1024_freepdk45/
[2024-12-03 01:10:45.709276] [openram.globals/install_conda]: Creating conda setup...
[2024-12-03 01:10:45.710937] [openram.globals/import_tech]: Tech directory found in /home/sh4471/workplace/OpenRAM/technology:/home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-12-03 01:10:45.711165] [openram.globals/import_tech]: Adding technology path: /home/sh4471/workplace/OpenRAM/technology
[2024-12-03 01:10:45.711357] [openram.globals/import_tech]: Adding technology path: /home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-12-03 01:10:45.713551] [openram.globals/init_paths]: Creating temp directory: /tmp/openram_sh4471_10610_temp/
[2024-12-03 01:10:45.808641] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2024-12-03 01:10:46.533748] [openram.characterizer/<module>]: Initializing characterizer...
[2024-12-03 01:10:46.545779] [openram.characterizer/<module>]: Analytical model enabled.
[2024-12-03 01:10:46.558668] [openram.verify/<module>]: Initializing verify...
[2024-12-03 01:10:46.570575] [openram.verify/<module>]: LVS/DRC/PEX disabled.
[2024-12-03 01:10:46.571040] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2024-12-03 01:10:46.571107] |==============================================================================|
[2024-12-03 01:10:46.571150] |=========                      OpenRAM v1.2.48                       =========|
[2024-12-03 01:10:46.571184] |=========                                                            =========|
[2024-12-03 01:10:46.571215] |=========               VLSI Design and Automation Lab               =========|
[2024-12-03 01:10:46.571245] |=========        Computer Science and Engineering Department         =========|
[2024-12-03 01:10:46.571274] |=========            University of California Santa Cruz             =========|
[2024-12-03 01:10:46.571302] |=========                                                            =========|
[2024-12-03 01:10:46.571330] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2024-12-03 01:10:46.571358] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2024-12-03 01:10:46.571392] |=========                See LICENSE for license info                =========|
[2024-12-03 01:10:46.571421] |==============================================================================|
[2024-12-03 01:10:46.571457] ** Start: 12/03/2024 01:10:46
[2024-12-03 01:10:46.571491] Technology: freepdk45
[2024-12-03 01:10:46.571522] Total size: 65536 bits
[2024-12-03 01:10:46.571557] Word size: 64
Words: 1024
Banks: 1
[2024-12-03 01:10:46.571589] RW ports: 0
R-only ports: 1
W-only ports: 1
[2024-12-03 01:10:46.571619] Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
[2024-12-03 01:10:46.571651] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2024-12-03 01:10:46.571680] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2024-12-03 01:10:46.571708] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2024-12-03 01:10:46.571736] Only generating nominal corner timing.
[2024-12-03 01:10:46.571766] Words per row: None
[2024-12-03 01:10:46.571807] Output files are: 
[2024-12-03 01:10:46.571837] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_64_1024_freepdk45/sram_0rw1r1w_64_1024_freepdk45.lvs
[2024-12-03 01:10:46.571874] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_64_1024_freepdk45/sram_0rw1r1w_64_1024_freepdk45.sp
[2024-12-03 01:10:46.571903] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_64_1024_freepdk45/sram_0rw1r1w_64_1024_freepdk45.v
[2024-12-03 01:10:46.571930] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_64_1024_freepdk45/sram_0rw1r1w_64_1024_freepdk45.lib
[2024-12-03 01:10:46.571957] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_64_1024_freepdk45/sram_0rw1r1w_64_1024_freepdk45.py
[2024-12-03 01:10:46.571984] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_64_1024_freepdk45/sram_0rw1r1w_64_1024_freepdk45.html
[2024-12-03 01:10:46.572011] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_64_1024_freepdk45/sram_0rw1r1w_64_1024_freepdk45.log
[2024-12-03 01:10:46.572038] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_64_1024_freepdk45/sram_0rw1r1w_64_1024_freepdk45.lef
[2024-12-03 01:10:46.572066] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_64_1024_freepdk45/sram_0rw1r1w_64_1024_freepdk45.gds
[2024-12-03 01:10:46.581998] [openram.sram_config/recompute_sizes]: Recomputing with words per row: 4
[2024-12-03 01:10:46.582318] [openram.sram_config/recompute_sizes]: Rows: 256 Cols: 256
[2024-12-03 01:10:46.582668] [openram.sram_config/recompute_sizes]: Row addr size: 8 Col addr size: 2 Bank addr size: 10
[2024-12-03 01:10:46.582935] [openram.sram_config/compute_sizes]: Set SRAM Words Per Row=4
[2024-12-03 01:10:46.596356] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_capped_replica_bitcell_array 256 x 256
[2024-12-03 01:10:46.596867] [openram.modules.capped_replica_bitcell_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_capped_replica_bitcell_array 256 x 256 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[2024-12-03 01:10:46.597667] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_replica_bitcell_array 256 x 256
[2024-12-03 01:10:46.598255] [openram.modules.replica_bitcell_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_replica_bitcell_array 256 x 256 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[2024-12-03 01:10:46.599163] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_bitcell_array 256 x 256
[2024-12-03 01:10:46.599887] [openram.modules.bitcell_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_bitcell_array 256 x 256
[2024-12-03 01:40:44.190666] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_replica_column 258 x 1
[2024-12-03 01:40:44.379064] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_replica_column_0 258 x 1
[2024-12-03 01:40:44.551991] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_dummy_array 1 x 256
[2024-12-03 01:40:47.870384] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_dummy_array_0 1 x 258
[2024-12-03 01:40:48.079851] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_dummy_array_1 1 x 258
[2024-12-03 01:40:48.288881] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_dummy_array_2 260 x 1
[2024-12-03 01:40:48.463785] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_dummy_array_3 260 x 1
[2024-12-03 01:40:49.369765] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec
[2024-12-03 01:40:49.379270] [openram.modules.and3_dec/__init__]: Creating and3_dec and3_dec
[2024-12-03 01:40:49.401126] [openram.modules.and4_dec/__init__]: Creating and4_dec and4_dec
[2024-12-03 01:40:49.709916] [openram.modules.wordline_driver_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_wordline_driver_array
[2024-12-03 01:40:49.710784] [openram.modules.wordline_driver/__init__]: Creating wordline_driver wordline_driver
[2024-12-03 01:40:49.907156] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec_0
[2024-12-03 01:40:50.087244] [openram.modules.precharge_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_precharge_array
[2024-12-03 01:40:50.214410] [openram.modules.column_mux_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_column_mux_array
[2024-12-03 01:40:50.451560] [openram.modules.write_driver_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_write_driver_array
[2024-12-03 01:40:50.696286] [openram.modules.precharge_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_precharge_array_0
[2024-12-03 01:40:50.824953] [openram.modules.sense_amp_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_sense_amp_array
[2024-12-03 01:40:50.867377] [openram.modules.column_mux_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_column_mux_array_0
[2024-12-03 01:40:51.327542] [openram.modules.pand2/__init__]: Creating pand2 pand2
[2024-12-03 01:40:51.330854] [openram.modules.pdriver/__init__]: creating pdriver pdriver
[2024-12-03 01:40:51.713606] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_row_addr_dff rows=8 cols=1
[2024-12-03 01:40:51.718558] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_col_addr_dff rows=1 cols=2
[2024-12-03 01:40:51.720201] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_data_dff rows=1 cols=64
[2024-12-03 01:40:51.745477] [openram.modules.control_logic_base/__init__]: Creating control_logic_w
[2024-12-03 01:40:51.746327] [openram.modules.dff_buf/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_dff_buf
[2024-12-03 01:40:51.753534] [openram.modules.dff_buf_array/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_dff_buf_array
[2024-12-03 01:40:51.754276] [openram.modules.dff_buf/__init__]: Creating sram_0rw1r1w_64_1024_freepdk45_dff_buf_0
[2024-12-03 01:40:51.757108] [openram.modules.pand2/__init__]: Creating pand2 pand2_0
[2024-12-03 01:40:51.757885] [openram.modules.pdriver/__init__]: creating pdriver pdriver_0
[2024-12-03 01:40:51.763303] [openram.modules.pbuf/__init__]: creating pbuf with size of 256
[2024-12-03 01:40:51.797980] [openram.modules.pdriver/__init__]: creating pdriver pdriver_1
[2024-12-03 01:40:51.829700] [openram.modules.pdriver/__init__]: creating pdriver pdriver_2
[2024-12-03 01:40:51.846725] [openram.modules.pand3/__init__]: Creating pand3 pand3
[2024-12-03 01:40:51.850053] [openram.modules.pdriver/__init__]: creating pdriver pdriver_3
[2024-12-03 01:40:51.861183] [openram.modules.pand3/__init__]: Creating pand3 pand3_0
[2024-12-03 01:40:51.862037] [openram.modules.pdriver/__init__]: creating pdriver pdriver_4
[2024-12-03 01:40:51.866751] [openram.modules.pdriver/__init__]: creating pdriver pdriver_5
[2024-12-03 01:40:51.877482] [openram.modules.delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]
[2024-12-03 01:40:51.906481] [openram.modules.control_logic_base/__init__]: Creating control_logic_r
[2024-12-03 01:40:51.920715] ** Submodules: 1805.3 seconds
[2024-12-03 01:40:51.981483] ** Placement: 0.1 seconds
[2024-12-03 01:47:43.916737] [openram.base.hierarchy_layout/get_bbox]: Size: 411.135 x 429.81 with perimeter margin 0
[2024-12-03 01:47:44.141574] [openram.router.router_tech/__init__]: Minimum track width: 0.280
[2024-12-03 01:47:44.142116] [openram.router.router_tech/__init__]: Minimum track space: 0.140
[2024-12-03 01:47:44.142632] [openram.router.router_tech/__init__]: Minimum track wire width: 0.140
[2024-12-03 01:47:44.143062] [openram.router.signal_escape_router/route]: Running signal escape router...
[2024-12-03 01:50:43.154873] ** Routing: 591.2 seconds
[2024-12-03 01:50:43.161825] ** Verification: 0.0 seconds
[2024-12-03 01:50:43.161972] ** SRAM creation: 2396.6 seconds
[2024-12-03 01:50:43.162030] SP: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_64_1024_freepdk45/sram_0rw1r1w_64_1024_freepdk45.sp
[2024-12-03 01:50:44.150105] [openram.characterizer.functional/__init__]: Random seed for functional simulation: 1733190644149600414
[2024-12-03 01:50:44.227531] ** Spice writing: 1.1 seconds
[2024-12-03 01:50:44.227677] DELAY: Writing stimulus...
[2024-12-03 01:50:48.277187] [openram.characterizer.delay/create_sen_and_bitline_path_measures]: self.bl_name = xsram_0rw1r1w_64_1024_freepdk45.xbank0.bl_1_255
[2024-12-03 01:50:48.281638] ** DELAY: 4.1 seconds
[2024-12-03 01:50:49.278293] GDS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_64_1024_freepdk45/sram_0rw1r1w_64_1024_freepdk45.gds
[2024-12-03 01:50:50.836140] ** GDS: 1.6 seconds
[2024-12-03 01:50:50.836282] LEF: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_64_1024_freepdk45/sram_0rw1r1w_64_1024_freepdk45.lef
[2024-12-03 01:50:50.867711] ** LEF: 0.0 seconds
[2024-12-03 01:50:50.867821] LVS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_64_1024_freepdk45/sram_0rw1r1w_64_1024_freepdk45.lvs.sp
[2024-12-03 01:50:51.857742] ** LVS writing: 1.0 seconds
[2024-12-03 01:50:51.857878] LIB: Characterizing... 
[2024-12-03 01:50:51.859036] [openram.characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[2024-12-03 01:50:51.859750] [openram.characterizer.lib/prepare_tables]: Loads: [0.052275 0.2091   0.8364  ]
[2024-12-03 01:50:51.860244] [openram.characterizer.lib/prepare_tables]: self.load_slews : [(np.float64(0.052275), np.float64(0.00125)), (np.float64(0.2091), np.float64(0.00125)), (np.float64(0.8364), np.float64(0.00125)), (np.float64(0.052275), np.float64(0.005)), (np.float64(0.2091), np.float64(0.005)), (np.float64(0.8364), np.float64(0.005)), (np.float64(0.052275), np.float64(0.04)), (np.float64(0.2091), np.float64(0.04)), (np.float64(0.8364), np.float64(0.04))]
[2024-12-03 01:50:51.860642] [openram.characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.0, 25)]
[2024-12-03 01:50:51.861024] [openram.characterizer.lib/characterize_corners]: Corner: ('TT', 1.0, 25)
[2024-12-03 01:50:51.861448] [openram.characterizer.lib/characterize_corners]: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_64_1024_freepdk45/sram_0rw1r1w_64_1024_freepdk45_TT_1p0V_25C.lib
[2024-12-03 01:50:51.862309] WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.

[2024-12-03 01:50:55.438025] [openram.characterizer.elmore/analytical_power]: Dynamic Power: 16.091472188830178 mW
[2024-12-03 01:50:55.438739] [openram.characterizer.elmore/analytical_power]: Leakage Power: 0.067933 mW
[2024-12-03 01:50:55.439289] [openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[2024-12-03 01:50:55.440268] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.052275, 0.41435601188199717, 0.000716101171875
[2024-12-03 01:50:55.441120] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.2091, 0.4145765470382472, 0.0007381546875
[2024-12-03 01:50:55.441902] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.8364, 0.4154586876632472, 0.00082636875
[2024-12-03 01:50:55.442684] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.052275, 0.41435601188199717, 0.000716101171875
[2024-12-03 01:50:55.443453] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.2091, 0.4145765470382472, 0.0007381546875
[2024-12-03 01:50:55.444204] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.8364, 0.4154586876632472, 0.00082636875
[2024-12-03 01:50:55.444948] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.052275, 0.41435601188199717, 0.000716101171875
[2024-12-03 01:50:55.445690] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.2091, 0.4145765470382472, 0.0007381546875
[2024-12-03 01:50:55.446451] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.8364, 0.4154586876632472, 0.00082636875
[2024-12-03 01:50:55.451358] ** Characterization: 3.6 seconds
[2024-12-03 01:50:55.451555] Config: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_64_1024_freepdk45/sram_0rw1r1w_64_1024_freepdk45.py
[2024-12-03 01:50:55.451610] ** Config: 0.0 seconds
[2024-12-03 01:50:55.452483] Datasheet: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_64_1024_freepdk45/sram_0rw1r1w_64_1024_freepdk45.html
[2024-12-03 01:50:55.453851] ** Datasheet: 0.0 seconds
[2024-12-03 01:50:55.453928] Verilog: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_64_1024_freepdk45/sram_0rw1r1w_64_1024_freepdk45.v
[2024-12-03 01:50:55.454088] ** Verilog: 0.0 seconds
[2024-12-03 01:50:55.455429] [openram.globals/purge_temp]: Purging temp directory: /tmp/openram_sh4471_10610_temp/
[2024-12-03 01:50:55.459691] ** End: 2408.9 seconds
