TimeQuest Timing Analyzer report for vga_digital_clock
Fri May 10 17:10:49 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Recovery Transfers
 69. Removal Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths
 73. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; vga_digital_clock                                                  ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE10F17C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk_50                                               ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk_50 }                                               ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 94.06 MHz ; 94.06 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.368 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 37.343 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.049 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_50                                               ; 9.761  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.720 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+--------+------------------------------------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 29.368 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 10.554     ;
; 29.412 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 10.510     ;
; 29.710 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[14] ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 10.201     ;
; 29.785 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[13] ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 10.126     ;
; 29.890 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 10.032     ;
; 29.917 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 9.983      ;
; 29.932 ; data_1r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.439     ; 9.630      ;
; 30.211 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[16] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.093     ; 9.697      ;
; 30.329 ; data_0r[1]                                                 ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.426     ; 9.246      ;
; 30.349 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[2]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 9.574      ;
; 30.391 ; data_1r[1]                                                 ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.426     ; 9.184      ;
; 30.529 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[14] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 9.382      ;
; 30.584 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 9.338      ;
; 30.584 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 9.338      ;
; 30.584 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 9.338      ;
; 30.584 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 9.338      ;
; 30.584 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 9.338      ;
; 30.586 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[5]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 9.347      ;
; 30.595 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[19] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 9.317      ;
; 30.604 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[13] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 9.307      ;
; 30.662 ; data_4r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.439     ; 8.900      ;
; 30.733 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]  ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 9.178      ;
; 30.801 ; data_6r[2]                                                 ; data_r[2]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.425     ; 8.775      ;
; 30.803 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[16] ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.115     ; 9.083      ;
; 30.832 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[3]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 9.089      ;
; 30.838 ; data_0r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.439     ; 8.724      ;
; 30.885 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[17] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 9.027      ;
; 30.939 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[16] ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.093     ; 8.969      ;
; 31.003 ; data_6r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.439     ; 8.559      ;
; 31.021 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]  ; data_r[3]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 8.889      ;
; 31.050 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.870      ;
; 31.050 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.870      ;
; 31.050 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.870      ;
; 31.050 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.870      ;
; 31.050 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.870      ;
; 31.050 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.870      ;
; 31.050 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.870      ;
; 31.050 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.870      ;
; 31.050 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.870      ;
; 31.050 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.870      ;
; 31.050 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.870      ;
; 31.050 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.870      ;
; 31.050 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.870      ;
; 31.050 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.870      ;
; 31.050 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.870      ;
; 31.098 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[17] ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 8.814      ;
; 31.121 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]  ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 8.790      ;
; 31.135 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.786      ;
; 31.135 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.786      ;
; 31.135 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.786      ;
; 31.147 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.774      ;
; 31.152 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.769      ;
; 31.156 ; vga_ctrl:vga_ctrl_inst|sel[0]                              ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 8.788      ;
; 31.162 ; data_4r[1]                                                 ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.426     ; 8.413      ;
; 31.167 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.754      ;
; 31.186 ; data_7r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.439     ; 8.376      ;
; 31.205 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]  ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 8.706      ;
; 31.221 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[2]  ; data_r[5]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 8.734      ;
; 31.226 ; data_6r[1]                                                 ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.426     ; 8.349      ;
; 31.226 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[1]  ; data_r[5]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 8.729      ;
; 31.228 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.693      ;
; 31.253 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.668      ;
; 31.258 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.663      ;
; 31.264 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[18] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 8.648      ;
; 31.273 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.648      ;
; 31.276 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.645      ;
; 31.288 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[19] ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 8.624      ;
; 31.311 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]  ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.112     ; 8.578      ;
; 31.315 ; data_0r[0]                                                 ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.461     ; 8.225      ;
; 31.334 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.587      ;
; 31.358 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]  ; data_r[2]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 8.554      ;
; 31.372 ; data_2r[0]                                                 ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.448     ; 8.181      ;
; 31.376 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[11] ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 8.535      ;
; 31.382 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.539      ;
; 31.389 ; data_4r[0]                                                 ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.448     ; 8.164      ;
; 31.394 ; data_5r[0]                                                 ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.448     ; 8.159      ;
; 31.402 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.519      ;
; 31.403 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[11] ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.112     ; 8.486      ;
; 31.407 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.514      ;
; 31.422 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.499      ;
; 31.436 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[14] ; data_r[2]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 8.476      ;
; 31.442 ; data_2r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.439     ; 8.120      ;
; 31.455 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.465      ;
; 31.483 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.438      ;
; 31.486 ; digital_clock_ctrl:digital_clock_ctrl_inst|half_wave       ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 8.452      ;
; 31.490 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 8.429      ;
; 31.491 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 8.428      ;
; 31.492 ; vga_ctrl:vga_ctrl_inst|sel[0]                              ; data_r[5]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 8.463      ;
; 31.495 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 8.424      ;
; 31.496 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 8.423      ;
; 31.509 ; data_5r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.439     ; 8.053      ;
; 31.510 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[11] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 8.401      ;
; 31.510 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 8.409      ;
; 31.511 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[13] ; data_r[2]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 8.401      ;
; 31.511 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 8.408      ;
; 31.514 ; data_1r[0]                                                 ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.461     ; 8.026      ;
; 31.517 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[3]  ; data_r[5]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 8.438      ;
; 31.522 ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.399      ;
; 31.527 ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.394      ;
; 31.527 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[20] ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 8.385      ;
+--------+------------------------------------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.452 ; key_filter:key_filter_add|c_state.ON_SHAKE                                                                            ; key_filter:key_filter_add|c_state.ON_SHAKE                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; key_filter:key_filter_add|c_state.OFF_SHAKE                                                                           ; key_filter:key_filter_add|c_state.OFF_SHAKE                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; key_filter:key_filter_adjust|c_state.ON_SHAKE                                                                         ; key_filter:key_filter_adjust|c_state.ON_SHAKE                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; key_filter:key_filter_adjust|c_state.OFF_SHAKE                                                                        ; key_filter:key_filter_adjust|c_state.OFF_SHAKE                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; digital_clock_ctrl:digital_clock_ctrl_inst|half_wave                                                                  ; digital_clock_ctrl:digital_clock_ctrl_inst|half_wave                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; digital_clock_ctrl:digital_clock_ctrl_inst|l_adjust                                                                   ; digital_clock_ctrl:digital_clock_ctrl_inst|l_adjust                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; digital_clock_ctrl:digital_clock_ctrl_inst|h_adjust                                                                   ; digital_clock_ctrl:digital_clock_ctrl_inst|h_adjust                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt[1]                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt[1]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt[2]                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt[2]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; vga_ctrl:vga_ctrl_inst|cnt[0]                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt[0]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.467 ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.196      ;
; 0.467 ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.195      ;
; 0.493 ; adjust_wave_r                                                                                                         ; digital_clock_ctrl:digital_clock_ctrl_inst|h_adjust                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.786      ;
; 0.507 ; vga_ctrl:vga_ctrl_inst|cnt[0]                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt[2]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; key_filter:key_filter_add|c_state.KEY_ON                                                                              ; key_filter:key_filter_add|c_state.OFF_SHAKE                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; vga_ctrl:vga_ctrl_inst|addr_1[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|addr_1[10]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; vga_ctrl:vga_ctrl_inst|addr_7[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|addr_7[10]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; vga_ctrl:vga_ctrl_inst|addr_6[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|addr_6[10]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; vga_ctrl:vga_ctrl_inst|addr_4[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|addr_4[10]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; key_filter:key_filter_adjust|c_state.KEY_OFF                                                                          ; key_filter:key_filter_adjust|key_wave                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; vga_ctrl:vga_ctrl_inst|addr_2[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|addr_2[10]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; key_filter:key_filter_adjust|c_state.KEY_ON                                                                           ; key_filter:key_filter_adjust|c_state.OFF_SHAKE                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.804      ;
; 0.523 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[1]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.817      ;
; 0.525 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[1]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[11]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[1]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[10]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[1]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[12]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.531 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[4]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[4]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.824      ;
; 0.531 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[2]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[20]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.824      ;
; 0.532 ; vga_ctrl:vga_ctrl_inst|adrrp[14]                                                                                      ; vga_ctrl:vga_ctrl_inst|adrrp[14]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.825      ;
; 0.533 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[2]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[19]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.826      ;
; 0.534 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[2]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[17]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.534 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[2]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[18]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.537 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                      ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.831      ;
; 0.542 ; digital_clock_ctrl:digital_clock_ctrl_inst|h_adjust                                                                   ; digital_clock_ctrl:digital_clock_ctrl_inst|l_adjust                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.835      ;
; 0.549 ; key_filter:key_filter_adjust|c_state.ON_SHAKE                                                                         ; key_filter:key_filter_adjust|c_state.KEY_ON                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.843      ;
; 0.549 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[5]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|min[5]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.843      ;
; 0.550 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[2]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[21]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.843      ;
; 0.554 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[5]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[13]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.848      ;
; 0.557 ; key_filter:key_filter_add|c_state.ON_SHAKE                                                                            ; key_filter:key_filter_add|c_state.KEY_ON                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.851      ;
; 0.560 ; digital_clock_ctrl:digital_clock_ctrl_inst|sec[4]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[5]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.853      ;
; 0.571 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[5]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[14]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.865      ;
; 0.576 ; digital_clock_ctrl:digital_clock_ctrl_inst|sec[4]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[6]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.869      ;
; 0.664 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[1]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[19]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.957      ;
; 0.664 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[1]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[18]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.957      ;
; 0.665 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[1]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[17]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.958      ;
; 0.674 ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|address_reg_a[1]                     ; vga_ctrl:vga_ctrl_inst|vga_rgb[0]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.967      ;
; 0.682 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[1]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[20]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.975      ;
; 0.694 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[4]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[13]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.988      ;
; 0.697 ; key_filter:key_filter_adjust|key_r                                                                                    ; key_filter:key_filter_adjust|key_rr                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.991      ;
; 0.699 ; key_filter:key_filter_add|key_r                                                                                       ; key_filter:key_filter_add|key_rr                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.993      ;
; 0.702 ; digital_clock_ctrl:digital_clock_ctrl_inst|sec[5]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[5]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.995      ;
; 0.709 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[4]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[14]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.003      ;
; 0.714 ; digital_clock_ctrl:digital_clock_ctrl_inst|sec[5]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[6]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.007      ;
; 0.718 ; key_filter:key_filter_adjust|c_state.KEY_OFF                                                                          ; key_filter:key_filter_adjust|c_state.ON_SHAKE                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.012      ;
; 0.737 ; vga_ctrl:vga_ctrl_inst|addr_3[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_3[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; vga_ctrl:vga_ctrl_inst|addr_7[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_7[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; vga_ctrl:vga_ctrl_inst|addr_6[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_6[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; vga_ctrl:vga_ctrl_inst|addr_4[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_4[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; vga_ctrl:vga_ctrl_inst|addr_1[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_1[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; vga_ctrl:vga_ctrl_inst|addr_0[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_0[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; vga_ctrl:vga_ctrl_inst|addr_5[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_5[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; vga_ctrl:vga_ctrl_inst|addr_2[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_2[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; vga_ctrl:vga_ctrl_inst|addr_3[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_3[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; vga_ctrl:vga_ctrl_inst|addr_7[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_7[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; vga_ctrl:vga_ctrl_inst|addr_6[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_6[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; vga_ctrl:vga_ctrl_inst|addr_5[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_5[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; vga_ctrl:vga_ctrl_inst|addr_4[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_4[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; vga_ctrl:vga_ctrl_inst|addr_1[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_1[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; vga_ctrl:vga_ctrl_inst|addr_2[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_2[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; vga_ctrl:vga_ctrl_inst|addr_0[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_0[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.747 ; vga_ctrl:vga_ctrl_inst|addr[4]                                                                                        ; altsyncram:mem_0_rtl_0|altsyncram_bu81:auto_generated|ram_block1a0~porta_address_reg0                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 1.511      ;
; 0.749 ; vga_ctrl:vga_ctrl_inst|addr[4]                                                                                        ; altsyncram:mem_0_rtl_0|altsyncram_bu81:auto_generated|ram_block1a4~porta_address_reg0                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.499      ;
; 0.755 ; vga_ctrl:vga_ctrl_inst|addr_5[0]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_5[0]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; vga_ctrl:vga_ctrl_inst|addr_0[0]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_0[0]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.760 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[3]                                                                ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[3]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[15]                                                               ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[15]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[3]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[3]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[15]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[15]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; vga_ctrl:vga_ctrl_inst|adrrp[3]                                                                                       ; vga_ctrl:vga_ctrl_inst|adrrp[3]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[1]                                                                ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[1]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[5]                                                                ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[5]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[11]                                                               ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[11]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[13]                                                               ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[13]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[19]                                                               ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[19]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[1]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[1]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[5]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[5]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[11]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[11]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[13]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[13]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[19]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[19]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; vga_ctrl:vga_ctrl_inst|adrrp[1]                                                                                       ; vga_ctrl:vga_ctrl_inst|adrrp[1]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vga_ctrl:vga_ctrl_inst|adrrp[5]                                                                                       ; vga_ctrl:vga_ctrl_inst|adrrp[5]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vga_ctrl:vga_ctrl_inst|adrrp[11]                                                                                      ; vga_ctrl:vga_ctrl_inst|adrrp[11]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vga_ctrl:vga_ctrl_inst|adrrp[13]                                                                                      ; vga_ctrl:vga_ctrl_inst|adrrp[13]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[17]                                                               ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[17]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[21]                                                               ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[21]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[27]                                                               ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[27]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[29]                                                               ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[29]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[17]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[17]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                       ;
+--------+-----------+----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 37.343 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.593      ;
; 37.343 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.593      ;
; 37.343 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.593      ;
; 37.343 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.593      ;
; 37.343 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.593      ;
; 37.343 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.593      ;
; 37.343 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.593      ;
; 37.343 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.593      ;
; 37.343 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.593      ;
; 37.343 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.593      ;
; 37.343 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|vga_vs    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.593      ;
; 37.353 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|vga_hs    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 2.566      ;
; 37.385 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 2.550      ;
; 37.385 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 2.550      ;
; 37.385 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 2.550      ;
; 37.385 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 2.550      ;
; 37.385 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 2.550      ;
; 37.385 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 2.550      ;
; 37.385 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 2.550      ;
; 37.385 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 2.550      ;
; 37.385 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 2.550      ;
; 37.385 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 2.550      ;
+--------+-----------+----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                       ;
+-------+-----------+----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.049 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 2.368      ;
; 2.049 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 2.368      ;
; 2.049 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 2.368      ;
; 2.049 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 2.368      ;
; 2.049 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 2.368      ;
; 2.049 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 2.368      ;
; 2.049 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 2.368      ;
; 2.049 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 2.368      ;
; 2.049 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 2.368      ;
; 2.049 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 2.368      ;
; 2.083 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.404      ;
; 2.083 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.404      ;
; 2.083 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.404      ;
; 2.083 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.404      ;
; 2.083 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.404      ;
; 2.083 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.404      ;
; 2.083 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.404      ;
; 2.083 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.404      ;
; 2.083 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.404      ;
; 2.083 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.404      ;
; 2.083 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|vga_vs    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.404      ;
; 2.088 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|vga_hs    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.390      ;
+-------+-----------+----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------+
; 9.761  ; 9.949        ; 0.188          ; Low Pulse Width  ; clk_50 ; Rise       ; rst_n                                                          ;
; 9.830  ; 10.050       ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; rst_n                                                          ;
; 9.900  ; 9.900        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; rst_n|clk                                                      ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|o                                                 ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|i                                                 ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|o                                                 ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.098 ; 10.098       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; rst_n|clk                                                      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50 ; Rise       ; clk_50                                                         ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk_50 ; Rise       ; rst_n                                                          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------+
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_r[3]                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[16] ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|key_wave                         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_r[5]                                                  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[16]         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[17]         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[18]         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[19]         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[20]         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[21]         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[22]         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[23]         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[24]         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[25]         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[26]         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[27]         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[28]         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[29]         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[30]         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[31]         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|c_state.KEY_OFF                  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|c_state.KEY_ON                   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|c_state.OFF_SHAKE                ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|c_state.ON_SHAKE                 ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[0]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[10]                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[11]                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[12]                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[13]                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[14]                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[15]                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[16]                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[17]                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[18]                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[1]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[2]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[3]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[4]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[5]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[6]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[7]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[8]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[9]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|c_state.KEY_OFF               ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|c_state.KEY_ON                ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|c_state.OFF_SHAKE             ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|c_state.ON_SHAKE              ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[0]                        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[10]                       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[11]                       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[13]                       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[14]                       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[1]                        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[2]                        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[3]                        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[4]                        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[5]                        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[6]                        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[7]                        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[8]                        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[9]                        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|key_wave                      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[6]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[7]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[8]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                           ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_vs                              ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_r[1]                                                  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_r[2]                                                  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_r[4]                                                  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_r[6]                                                  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_r[7]                                                  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[0]     ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[10]    ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[11]    ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[12]    ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[13]    ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[14]    ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[15]    ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[1]     ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[2]     ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[3]     ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[4]     ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[5]     ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[6]     ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[7]     ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[8]     ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[9]     ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|key_r                            ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|key_rr                           ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[12]                       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[15]                       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[16]                       ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------+------------+-------+-------+------------+------------------------------------------------------+
; key_add    ; clk_50     ; 4.751 ; 4.922 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key_adjust ; clk_50     ; 5.355 ; 5.599 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------+------------+--------+--------+------------+------------------------------------------------------+
; key_add    ; clk_50     ; -3.953 ; -4.101 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key_adjust ; clk_50     ; -4.550 ; -4.780 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; vga_hs      ; clk_50     ; 5.890 ; 6.062 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]  ; clk_50     ; 7.078 ; 7.013 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0] ; clk_50     ; 6.073 ; 5.909 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1] ; clk_50     ; 7.078 ; 7.013 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2] ; clk_50     ; 6.248 ; 6.014 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3] ; clk_50     ; 6.122 ; 5.937 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4] ; clk_50     ; 5.910 ; 5.754 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5] ; clk_50     ; 5.330 ; 5.210 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6] ; clk_50     ; 5.929 ; 5.753 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7] ; clk_50     ; 6.321 ; 6.098 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs      ; clk_50     ; 5.560 ; 5.719 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; vga_hs      ; clk_50     ; 5.275 ; 5.443 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]  ; clk_50     ; 4.740 ; 4.622 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0] ; clk_50     ; 5.453 ; 5.293 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1] ; clk_50     ; 6.475 ; 6.415 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2] ; clk_50     ; 5.614 ; 5.388 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3] ; clk_50     ; 5.500 ; 5.320 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4] ; clk_50     ; 5.290 ; 5.139 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5] ; clk_50     ; 4.740 ; 4.622 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6] ; clk_50     ; 5.309 ; 5.139 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7] ; clk_50     ; 5.691 ; 5.474 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs      ; clk_50     ; 4.957 ; 5.112 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 99.34 MHz ; 99.34 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.934 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 37.499 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.836 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_50                                               ; 9.750  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.716 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+--------+------------------------------------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 29.934 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 9.995      ;
; 29.974 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 9.955      ;
; 30.216 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[14] ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 9.705      ;
; 30.390 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[13] ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 9.531      ;
; 30.399 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.093     ; 9.510      ;
; 30.421 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 9.508      ;
; 30.547 ; data_1r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.388     ; 9.067      ;
; 30.753 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[16] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 9.167      ;
; 30.884 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[2]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 9.046      ;
; 30.894 ; data_0r[1]                                                 ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.379     ; 8.729      ;
; 30.985 ; data_1r[1]                                                 ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.379     ; 8.638      ;
; 30.998 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[14] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.923      ;
; 31.094 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[5]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 8.845      ;
; 31.130 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[19] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.792      ;
; 31.172 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[13] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.749      ;
; 31.181 ; data_4r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.388     ; 8.433      ;
; 31.229 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]  ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.692      ;
; 31.244 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.687      ;
; 31.244 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.687      ;
; 31.244 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.687      ;
; 31.244 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.687      ;
; 31.244 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.687      ;
; 31.270 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[3]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.661      ;
; 31.272 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[16] ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.102     ; 8.628      ;
; 31.298 ; data_6r[2]                                                 ; data_r[2]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.378     ; 8.326      ;
; 31.376 ; data_0r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.388     ; 8.238      ;
; 31.377 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[16] ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 8.543      ;
; 31.472 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[17] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.450      ;
; 31.500 ; data_6r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.388     ; 8.114      ;
; 31.522 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]  ; data_r[3]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 8.401      ;
; 31.585 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]  ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.336      ;
; 31.592 ; vga_ctrl:vga_ctrl_inst|sel[0]                              ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 8.359      ;
; 31.613 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.316      ;
; 31.613 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.316      ;
; 31.613 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.316      ;
; 31.613 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.316      ;
; 31.613 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.316      ;
; 31.613 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.316      ;
; 31.613 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.316      ;
; 31.613 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.316      ;
; 31.613 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.316      ;
; 31.613 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.316      ;
; 31.613 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.316      ;
; 31.613 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.316      ;
; 31.613 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.316      ;
; 31.613 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.316      ;
; 31.613 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.316      ;
; 31.622 ; data_4r[1]                                                 ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.379     ; 8.001      ;
; 31.670 ; data_6r[1]                                                 ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.379     ; 7.953      ;
; 31.677 ; data_7r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.388     ; 7.937      ;
; 31.690 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]  ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.231      ;
; 31.704 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[17] ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.218      ;
; 31.706 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 8.224      ;
; 31.732 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 8.198      ;
; 31.732 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 8.198      ;
; 31.732 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 8.198      ;
; 31.735 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 8.195      ;
; 31.753 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 8.177      ;
; 31.753 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[18] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.169      ;
; 31.754 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 8.176      ;
; 31.759 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]  ; data_r[2]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.163      ;
; 31.786 ; data_0r[0]                                                 ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.408     ; 7.808      ;
; 31.797 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 8.133      ;
; 31.805 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]  ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 8.096      ;
; 31.813 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[19] ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.109      ;
; 31.826 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 8.104      ;
; 31.827 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[11] ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 8.074      ;
; 31.833 ; data_5r[0]                                                 ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.399     ; 7.770      ;
; 31.835 ; data_4r[0]                                                 ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.399     ; 7.768      ;
; 31.839 ; data_2r[0]                                                 ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.399     ; 7.764      ;
; 31.844 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 8.086      ;
; 31.845 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 8.085      ;
; 31.849 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[11] ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.072      ;
; 31.856 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[2]  ; data_r[5]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 8.106      ;
; 31.861 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[1]  ; data_r[5]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 8.101      ;
; 31.870 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 8.060      ;
; 31.875 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[14] ; data_r[2]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.047      ;
; 31.923 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 8.007      ;
; 31.941 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[4]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.989      ;
; 31.941 ; data_2r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.388     ; 7.673      ;
; 31.952 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.978      ;
; 31.961 ; data_5r[1]                                                 ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.379     ; 7.662      ;
; 31.961 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.969      ;
; 31.964 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.965      ;
; 31.966 ; digital_clock_ctrl:digital_clock_ctrl_inst|half_wave       ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 7.979      ;
; 31.970 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.960      ;
; 31.971 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.959      ;
; 31.975 ; data_1r[0]                                                 ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.408     ; 7.619      ;
; 31.977 ; data_5r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.388     ; 7.637      ;
; 31.983 ; data_6r[0]                                                 ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.408     ; 7.611      ;
; 31.999 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[19] ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 7.923      ;
; 32.014 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[11] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 7.907      ;
; 32.023 ; data_0r[7]                                                 ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.378     ; 7.601      ;
; 32.033 ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.897      ;
; 32.035 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[19] ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 7.867      ;
; 32.044 ; vga_ctrl:vga_ctrl_inst|sel[0]                              ; data_r[5]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 7.917      ;
; 32.049 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[13] ; data_r[2]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 7.873      ;
; 32.052 ; data_1r[3]                                                 ; data_r[3]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.377     ; 7.573      ;
; 32.055 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.874      ;
; 32.057 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.873      ;
+--------+------------------------------------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.400 ; key_filter:key_filter_adjust|c_state.ON_SHAKE                                                                         ; key_filter:key_filter_adjust|c_state.ON_SHAKE                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; key_filter:key_filter_adjust|c_state.OFF_SHAKE                                                                        ; key_filter:key_filter_adjust|c_state.OFF_SHAKE                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; key_filter:key_filter_add|c_state.ON_SHAKE                                                                            ; key_filter:key_filter_add|c_state.ON_SHAKE                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_filter:key_filter_add|c_state.OFF_SHAKE                                                                           ; key_filter:key_filter_add|c_state.OFF_SHAKE                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; digital_clock_ctrl:digital_clock_ctrl_inst|half_wave                                                                  ; digital_clock_ctrl:digital_clock_ctrl_inst|half_wave                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; digital_clock_ctrl:digital_clock_ctrl_inst|l_adjust                                                                   ; digital_clock_ctrl:digital_clock_ctrl_inst|l_adjust                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; digital_clock_ctrl:digital_clock_ctrl_inst|h_adjust                                                                   ; digital_clock_ctrl:digital_clock_ctrl_inst|h_adjust                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt[1]                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt[1]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt[2]                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt[2]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; vga_ctrl:vga_ctrl_inst|cnt[0]                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt[0]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.443 ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.092      ;
; 0.443 ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.092      ;
; 0.457 ; adjust_wave_r                                                                                                         ; digital_clock_ctrl:digital_clock_ctrl_inst|h_adjust                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.725      ;
; 0.469 ; vga_ctrl:vga_ctrl_inst|addr_1[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|addr_1[10]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.470 ; vga_ctrl:vga_ctrl_inst|addr_7[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|addr_7[10]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; vga_ctrl:vga_ctrl_inst|addr_6[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|addr_6[10]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; vga_ctrl:vga_ctrl_inst|addr_4[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|addr_4[10]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; vga_ctrl:vga_ctrl_inst|addr_2[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|addr_2[10]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; key_filter:key_filter_adjust|c_state.KEY_OFF                                                                          ; key_filter:key_filter_adjust|key_wave                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; vga_ctrl:vga_ctrl_inst|cnt[0]                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt[2]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.477 ; key_filter:key_filter_adjust|c_state.KEY_ON                                                                           ; key_filter:key_filter_adjust|c_state.OFF_SHAKE                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.746      ;
; 0.478 ; key_filter:key_filter_add|c_state.KEY_ON                                                                              ; key_filter:key_filter_add|c_state.OFF_SHAKE                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.484 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[1]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.486 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[1]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[11]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.754      ;
; 0.486 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[1]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[10]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.754      ;
; 0.486 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[1]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[12]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.754      ;
; 0.490 ; vga_ctrl:vga_ctrl_inst|adrrp[14]                                                                                      ; vga_ctrl:vga_ctrl_inst|adrrp[14]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.491 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[2]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[20]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.493 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[2]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[17]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[2]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[19]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[2]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[18]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.496 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[4]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[4]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.764      ;
; 0.497 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                      ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.765      ;
; 0.503 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[5]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|min[5]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.771      ;
; 0.506 ; digital_clock_ctrl:digital_clock_ctrl_inst|h_adjust                                                                   ; digital_clock_ctrl:digital_clock_ctrl_inst|l_adjust                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.774      ;
; 0.508 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[5]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[13]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.776      ;
; 0.513 ; key_filter:key_filter_adjust|c_state.ON_SHAKE                                                                         ; key_filter:key_filter_adjust|c_state.KEY_ON                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.782      ;
; 0.515 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[2]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[21]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.783      ;
; 0.516 ; digital_clock_ctrl:digital_clock_ctrl_inst|sec[4]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[5]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.784      ;
; 0.522 ; key_filter:key_filter_add|c_state.ON_SHAKE                                                                            ; key_filter:key_filter_add|c_state.KEY_ON                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.790      ;
; 0.530 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[5]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[14]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.798      ;
; 0.536 ; digital_clock_ctrl:digital_clock_ctrl_inst|sec[4]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[6]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.804      ;
; 0.619 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[1]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[17]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.887      ;
; 0.619 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[1]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[19]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.887      ;
; 0.619 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[1]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[18]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.887      ;
; 0.632 ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|address_reg_a[1]                     ; vga_ctrl:vga_ctrl_inst|vga_rgb[0]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.900      ;
; 0.639 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[1]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[20]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.907      ;
; 0.643 ; key_filter:key_filter_adjust|key_r                                                                                    ; key_filter:key_filter_adjust|key_rr                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.912      ;
; 0.647 ; key_filter:key_filter_add|key_r                                                                                       ; key_filter:key_filter_add|key_rr                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[4]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[13]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.655 ; digital_clock_ctrl:digital_clock_ctrl_inst|sec[5]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[5]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.923      ;
; 0.664 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[4]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[14]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.932      ;
; 0.670 ; key_filter:key_filter_adjust|c_state.KEY_OFF                                                                          ; key_filter:key_filter_adjust|c_state.ON_SHAKE                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.939      ;
; 0.670 ; digital_clock_ctrl:digital_clock_ctrl_inst|sec[5]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[6]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.938      ;
; 0.685 ; vga_ctrl:vga_ctrl_inst|addr_1[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_1[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; vga_ctrl:vga_ctrl_inst|addr_0[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_0[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; vga_ctrl:vga_ctrl_inst|addr_5[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_5[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; vga_ctrl:vga_ctrl_inst|addr[4]                                                                                        ; altsyncram:mem_0_rtl_0|altsyncram_bu81:auto_generated|ram_block1a0~porta_address_reg0                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.368      ;
; 0.687 ; vga_ctrl:vga_ctrl_inst|addr_3[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_3[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; vga_ctrl:vga_ctrl_inst|addr_3[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_3[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; vga_ctrl:vga_ctrl_inst|addr_7[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_7[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; vga_ctrl:vga_ctrl_inst|addr_6[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_6[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; vga_ctrl:vga_ctrl_inst|addr_5[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_5[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; vga_ctrl:vga_ctrl_inst|addr_4[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_4[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; vga_ctrl:vga_ctrl_inst|addr_2[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_2[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; vga_ctrl:vga_ctrl_inst|addr_1[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_1[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; vga_ctrl:vga_ctrl_inst|addr[4]                                                                                        ; altsyncram:mem_0_rtl_0|altsyncram_bu81:auto_generated|ram_block1a4~porta_address_reg0                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.359      ;
; 0.690 ; vga_ctrl:vga_ctrl_inst|addr_7[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_7[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; vga_ctrl:vga_ctrl_inst|addr_6[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_6[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; vga_ctrl:vga_ctrl_inst|addr_4[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_4[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; vga_ctrl:vga_ctrl_inst|addr_2[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_2[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; vga_ctrl:vga_ctrl_inst|addr_0[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_0[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.705 ; vga_ctrl:vga_ctrl_inst|adrrp[3]                                                                                       ; vga_ctrl:vga_ctrl_inst|adrrp[3]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; vga_ctrl:vga_ctrl_inst|adrrp[5]                                                                                       ; vga_ctrl:vga_ctrl_inst|adrrp[5]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[3]                                                                ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[3]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[5]                                                                ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[5]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[13]                                                               ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[13]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[15]                                                               ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[15]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[3]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[3]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[5]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[5]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[13]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[13]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[15]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[15]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; vga_ctrl:vga_ctrl_inst|adrrp[11]                                                                                      ; vga_ctrl:vga_ctrl_inst|adrrp[11]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; vga_ctrl:vga_ctrl_inst|adrrp[13]                                                                                      ; vga_ctrl:vga_ctrl_inst|adrrp[13]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[11]                                                               ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[11]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[19]                                                               ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[19]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[21]                                                               ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[21]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[29]                                                               ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[29]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[11]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[11]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[19]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[19]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[21]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[21]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[29]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[29]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; vga_ctrl:vga_ctrl_inst|addr_7[3]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_7[3]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; vga_ctrl:vga_ctrl_inst|addr_6[3]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_6[3]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; vga_ctrl:vga_ctrl_inst|addr_5[3]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_5[3]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; vga_ctrl:vga_ctrl_inst|addr_4[3]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_4[3]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; vga_ctrl:vga_ctrl_inst|addr_2[3]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_2[3]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                      ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; vga_ctrl:vga_ctrl_inst|adrrp[1]                                                                                       ; vga_ctrl:vga_ctrl_inst|adrrp[1]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[1]                                                                ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[1]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+--------+-----------+----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 37.499 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.444      ;
; 37.499 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.444      ;
; 37.499 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.444      ;
; 37.499 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.444      ;
; 37.499 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.444      ;
; 37.499 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.444      ;
; 37.499 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.444      ;
; 37.499 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.444      ;
; 37.499 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.444      ;
; 37.499 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.444      ;
; 37.499 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|vga_vs    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.444      ;
; 37.511 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|vga_hs    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.418      ;
; 37.538 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.405      ;
; 37.538 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.405      ;
; 37.538 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.405      ;
; 37.538 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.405      ;
; 37.538 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.405      ;
; 37.538 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.405      ;
; 37.538 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.405      ;
; 37.538 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.405      ;
; 37.538 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.405      ;
; 37.538 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.405      ;
+--------+-----------+----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+-------+-----------+----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.836 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.127      ;
; 1.836 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.127      ;
; 1.836 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.127      ;
; 1.836 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.127      ;
; 1.836 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.127      ;
; 1.836 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.127      ;
; 1.836 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.127      ;
; 1.836 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.127      ;
; 1.836 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.127      ;
; 1.836 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.127      ;
; 1.864 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.155      ;
; 1.864 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.155      ;
; 1.864 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.155      ;
; 1.864 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.155      ;
; 1.864 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.155      ;
; 1.864 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.155      ;
; 1.864 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.155      ;
; 1.864 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.155      ;
; 1.864 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.155      ;
; 1.864 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.155      ;
; 1.864 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|vga_hs    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.140      ;
; 1.864 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|vga_vs    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.155      ;
+-------+-----------+----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------+
; 9.750  ; 9.934        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; rst_n                                                          ;
; 9.849  ; 10.065       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; rst_n                                                          ;
; 9.880  ; 9.880        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; rst_n|clk                                                      ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|o                                                 ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|i                                                 ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|o                                                 ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.116 ; 10.116       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; rst_n|clk                                                      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50 ; Rise       ; clk_50                                                         ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk_50 ; Rise       ; rst_n                                                          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]                                         ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_r[1]                                                                                         ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_r[2]                                                                                         ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_r[4]                                                                                         ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_r[6]                                                                                         ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_r[7]                                                                                         ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|c_state.KEY_OFF                                                      ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|c_state.KEY_ON                                                       ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|c_state.OFF_SHAKE                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|c_state.ON_SHAKE                                                     ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[10]                                                              ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[11]                                                              ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[13]                                                              ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[14]                                                              ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[5]                                                               ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[6]                                                               ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[7]                                                               ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[9]                                                               ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|key_r                                                                ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|key_rr                                                               ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|key_wave                                                             ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt[0]                                                                     ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt[1]                                                                     ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt[2]                                                                     ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[2]                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[3]                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[4]                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[6]                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[7]                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[8]                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[2]                                                                 ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[3]                                                                 ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[4]                                                                 ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[5]                                                                 ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|vga_rgb[7]                                                                 ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_r[3]                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_r[5]                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[10]                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[11]                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[12]                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[13]                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[14]                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|min[0]                                                 ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|min[1]                                                 ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|min[2]                                                 ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|min[3]                                                 ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|min[4]                                                 ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digital_clock_ctrl:digital_clock_ctrl_inst|min[5]                                                 ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[0]                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[10]                                                                 ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[11]                                                                 ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[12]                                                                 ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[16]                                                                 ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[1]                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[2]                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[3]                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[7]                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|cnt[9]                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|key_r                                                                   ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|key_rr                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_add|key_wave                                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[0]                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[12]                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[15]                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[16]                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[17]                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[18]                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[1]                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[2]                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[3]                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[4]                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_adjust|cnt[8]                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|address_reg_a[0] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|address_reg_a[1] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|adrrp[0]                                                                   ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|adrrp[10]                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|adrrp[11]                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|adrrp[12]                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|adrrp[13]                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|adrrp[14]                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|adrrp[1]                                                                   ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|adrrp[2]                                                                   ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|adrrp[3]                                                                   ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|adrrp[4]                                                                   ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|adrrp[5]                                                                   ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|adrrp[6]                                                                   ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|adrrp[7]                                                                   ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|adrrp[8]                                                                   ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|adrrp[9]                                                                   ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[0]                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[2]                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[3]                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_vs[5]                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------+------------+-------+-------+------------+------------------------------------------------------+
; key_add    ; clk_50     ; 4.168 ; 4.172 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key_adjust ; clk_50     ; 4.727 ; 4.805 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------+------------+--------+--------+------------+------------------------------------------------------+
; key_add    ; clk_50     ; -3.457 ; -3.449 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key_adjust ; clk_50     ; -4.008 ; -4.081 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; vga_hs      ; clk_50     ; 5.395 ; 5.696 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]  ; clk_50     ; 6.558 ; 6.324 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0] ; clk_50     ; 5.702 ; 5.397 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1] ; clk_50     ; 6.558 ; 6.324 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2] ; clk_50     ; 5.892 ; 5.490 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3] ; clk_50     ; 5.749 ; 5.440 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4] ; clk_50     ; 5.559 ; 5.266 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5] ; clk_50     ; 4.994 ; 4.779 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6] ; clk_50     ; 5.574 ; 5.267 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7] ; clk_50     ; 5.954 ; 5.575 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs      ; clk_50     ; 5.097 ; 5.353 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; vga_hs      ; clk_50     ; 4.829 ; 5.120 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]  ; clk_50     ; 4.445 ; 4.237 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0] ; clk_50     ; 5.126 ; 4.831 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1] ; clk_50     ; 5.996 ; 5.773 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2] ; clk_50     ; 5.303 ; 4.917 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3] ; clk_50     ; 5.170 ; 4.872 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4] ; clk_50     ; 4.983 ; 4.701 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5] ; clk_50     ; 4.445 ; 4.237 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6] ; clk_50     ; 4.999 ; 4.704 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7] ; clk_50     ; 5.366 ; 5.001 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs      ; clk_50     ; 4.542 ; 4.790 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 35.109 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.170 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 38.752 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.880 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_50                                               ; 9.453  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.733 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+--------+------------------------------------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 35.109 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 4.836      ;
; 35.234 ; data_1r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.210     ; 4.543      ;
; 35.268 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 4.677      ;
; 35.343 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[14] ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 4.598      ;
; 35.405 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[19] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.537      ;
; 35.407 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[16] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 4.534      ;
; 35.437 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[13] ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 4.504      ;
; 35.489 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 4.456      ;
; 35.538 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 4.397      ;
; 35.630 ; data_0r[1]                                                 ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.207     ; 4.150      ;
; 35.663 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[14] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 4.278      ;
; 35.679 ; data_4r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.210     ; 4.098      ;
; 35.691 ; data_1r[1]                                                 ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.207     ; 4.089      ;
; 35.697 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[2]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 4.249      ;
; 35.739 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]  ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 4.202      ;
; 35.752 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[17] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.190      ;
; 35.757 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[13] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 4.184      ;
; 35.760 ; data_0r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.210     ; 4.017      ;
; 35.771 ; data_6r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.210     ; 4.006      ;
; 35.772 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 4.181      ;
; 35.772 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 4.181      ;
; 35.772 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 4.181      ;
; 35.772 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 4.181      ;
; 35.772 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 4.181      ;
; 35.800 ; data_6r[2]                                                 ; data_r[2]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.206     ; 3.981      ;
; 35.850 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[5]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 4.105      ;
; 35.878 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[18] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.064      ;
; 35.900 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[16] ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.031      ;
; 35.912 ; data_7r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.210     ; 3.865      ;
; 35.932 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[19] ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.010      ;
; 35.933 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[3]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 4.019      ;
; 35.977 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[16] ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 3.964      ;
; 35.990 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[17] ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 3.952      ;
; 35.992 ; data_5r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.210     ; 3.785      ;
; 35.993 ; data_4r[1]                                                 ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.207     ; 3.787      ;
; 36.009 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.942      ;
; 36.009 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.942      ;
; 36.009 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.942      ;
; 36.009 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.942      ;
; 36.009 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.942      ;
; 36.009 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.942      ;
; 36.009 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.942      ;
; 36.009 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.942      ;
; 36.009 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.942      ;
; 36.009 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.942      ;
; 36.009 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.942      ;
; 36.009 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.942      ;
; 36.009 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.942      ;
; 36.009 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.942      ;
; 36.009 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|adrrp[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.942      ;
; 36.009 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.943      ;
; 36.009 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.943      ;
; 36.009 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                            ; vga_ctrl:vga_ctrl_inst|vga_rgb[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.943      ;
; 36.010 ; data_2r[6]                                                 ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.210     ; 3.767      ;
; 36.032 ; vga_ctrl:vga_ctrl_inst|sel[0]                              ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 3.931      ;
; 36.034 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]  ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 3.907      ;
; 36.045 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]  ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 3.896      ;
; 36.069 ; data_6r[1]                                                 ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.207     ; 3.711      ;
; 36.078 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[19] ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 3.864      ;
; 36.089 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]  ; data_r[3]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.859      ;
; 36.093 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[11] ; data_r[6]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 3.848      ;
; 36.094 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]  ; data_r[2]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 3.848      ;
; 36.115 ; data_4r[0]                                                 ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.217     ; 3.655      ;
; 36.124 ; data_5r[0]                                                 ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.217     ; 3.646      ;
; 36.128 ; data_0r[0]                                                 ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.220     ; 3.639      ;
; 36.130 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[19] ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.802      ;
; 36.134 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.817      ;
; 36.139 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.812      ;
; 36.150 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[11] ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 3.791      ;
; 36.150 ; data_2r[0]                                                 ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.217     ; 3.620      ;
; 36.153 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]  ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 3.778      ;
; 36.160 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.791      ;
; 36.161 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.790      ;
; 36.166 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[2]  ; data_r[5]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.014     ; 3.807      ;
; 36.171 ; data_5r[1]                                                 ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.207     ; 3.609      ;
; 36.173 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[1]  ; data_r[5]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.014     ; 3.800      ;
; 36.184 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.767      ;
; 36.187 ; vga_ctrl:vga_ctrl_inst|sel[0]                              ; data_r[5]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.014     ; 3.786      ;
; 36.189 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[14] ; data_r[2]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 3.753      ;
; 36.189 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.762      ;
; 36.195 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[8]  ; data_r[4]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 3.751      ;
; 36.199 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[11] ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 3.732      ;
; 36.206 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[0]  ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 3.747      ;
; 36.210 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.741      ;
; 36.211 ; vga_ctrl:vga_ctrl_inst|cnt_hs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.740      ;
; 36.214 ; digital_clock_ctrl:digital_clock_ctrl_inst|half_wave       ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 3.743      ;
; 36.216 ; data_1r[0]                                                 ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.220     ; 3.551      ;
; 36.222 ; vga_ctrl:vga_ctrl_inst|cnt_hs[5]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.729      ;
; 36.235 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[2]  ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 3.728      ;
; 36.236 ; data_2r[7]                                                 ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.210     ; 3.541      ;
; 36.236 ; data_6r[0]                                                 ; data_r[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.220     ; 3.531      ;
; 36.240 ; data_0r[7]                                                 ; data_r[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.206     ; 3.541      ;
; 36.241 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.710      ;
; 36.246 ; vga_ctrl:vga_ctrl_inst|cnt_hs[0]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.705      ;
; 36.248 ; data_2r[1]                                                 ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.207     ; 3.532      ;
; 36.249 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[3]  ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 3.714      ;
; 36.250 ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[16] ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 3.691      ;
; 36.252 ; data_3r[1]                                                 ; data_r[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.207     ; 3.528      ;
; 36.260 ; vga_ctrl:vga_ctrl_inst|cnt_vs[4]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.691      ;
; 36.262 ; vga_ctrl:vga_ctrl_inst|cnt_vs[1]                           ; vga_ctrl:vga_ctrl_inst|vga_rgb[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.689      ;
+--------+------------------------------------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.170 ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.494      ;
; 0.171 ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.493      ;
; 0.186 ; key_filter:key_filter_add|c_state.ON_SHAKE                                                                            ; key_filter:key_filter_add|c_state.ON_SHAKE                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; key_filter:key_filter_add|c_state.OFF_SHAKE                                                                           ; key_filter:key_filter_add|c_state.OFF_SHAKE                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; key_filter:key_filter_adjust|c_state.ON_SHAKE                                                                         ; key_filter:key_filter_adjust|c_state.ON_SHAKE                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; key_filter:key_filter_adjust|c_state.OFF_SHAKE                                                                        ; key_filter:key_filter_adjust|c_state.OFF_SHAKE                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; digital_clock_ctrl:digital_clock_ctrl_inst|half_wave                                                                  ; digital_clock_ctrl:digital_clock_ctrl_inst|half_wave                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; digital_clock_ctrl:digital_clock_ctrl_inst|l_adjust                                                                   ; digital_clock_ctrl:digital_clock_ctrl_inst|l_adjust                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; digital_clock_ctrl:digital_clock_ctrl_inst|h_adjust                                                                   ; digital_clock_ctrl:digital_clock_ctrl_inst|h_adjust                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt[1]                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt[1]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt[2]                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt[2]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; vga_ctrl:vga_ctrl_inst|cnt[0]                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt[0]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; key_filter:key_filter_add|c_state.KEY_ON                                                                              ; key_filter:key_filter_add|c_state.OFF_SHAKE                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; key_filter:key_filter_adjust|c_state.KEY_ON                                                                           ; key_filter:key_filter_adjust|c_state.OFF_SHAKE                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.200 ; adjust_wave_r                                                                                                         ; digital_clock_ctrl:digital_clock_ctrl_inst|h_adjust                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.204 ; vga_ctrl:vga_ctrl_inst|addr_1[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|addr_1[10]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; vga_ctrl:vga_ctrl_inst|addr_7[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|addr_7[10]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; vga_ctrl:vga_ctrl_inst|addr_6[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|addr_6[10]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; vga_ctrl:vga_ctrl_inst|addr_4[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|addr_4[10]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; vga_ctrl:vga_ctrl_inst|addr_2[10]                                                                                     ; vga_ctrl:vga_ctrl_inst|addr_2[10]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; vga_ctrl:vga_ctrl_inst|cnt[0]                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt[2]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.210 ; key_filter:key_filter_adjust|c_state.KEY_OFF                                                                          ; key_filter:key_filter_adjust|key_wave                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.213 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[1]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[9]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.213 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[1]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[11]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.213 ; digital_clock_ctrl:digital_clock_ctrl_inst|h_adjust                                                                   ; digital_clock_ctrl:digital_clock_ctrl_inst|l_adjust                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[1]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[10]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.335      ;
; 0.214 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[1]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[12]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.335      ;
; 0.216 ; vga_ctrl:vga_ctrl_inst|adrrp[14]                                                                                      ; vga_ctrl:vga_ctrl_inst|adrrp[14]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.216 ; key_filter:key_filter_adjust|c_state.ON_SHAKE                                                                         ; key_filter:key_filter_adjust|c_state.KEY_ON                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[2]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[20]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.337      ;
; 0.218 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[4]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[4]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.339      ;
; 0.218 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[2]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[19]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.339      ;
; 0.218 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[2]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[21]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.339      ;
; 0.219 ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                      ; vga_ctrl:vga_ctrl_inst|cnt_vs[9]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.339      ;
; 0.219 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[2]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[17]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.219 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[2]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[18]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.221 ; key_filter:key_filter_add|c_state.ON_SHAKE                                                                            ; key_filter:key_filter_add|c_state.KEY_ON                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.342      ;
; 0.223 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[5]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|min[5]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.344      ;
; 0.227 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[5]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[13]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.348      ;
; 0.228 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[5]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[14]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.349      ;
; 0.231 ; digital_clock_ctrl:digital_clock_ctrl_inst|sec[4]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[6]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.351      ;
; 0.233 ; digital_clock_ctrl:digital_clock_ctrl_inst|sec[4]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[5]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.353      ;
; 0.267 ; key_filter:key_filter_adjust|key_r                                                                                    ; key_filter:key_filter_adjust|key_rr                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; key_filter:key_filter_add|key_r                                                                                       ; key_filter:key_filter_add|key_rr                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.270 ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|address_reg_a[1]                     ; vga_ctrl:vga_ctrl_inst|vga_rgb[0]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.273 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[1]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[19]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[1]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[20]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[1]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[17]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; digital_clock_ctrl:digital_clock_ctrl_inst|hour[1]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[18]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.279 ; key_filter:key_filter_adjust|c_state.KEY_OFF                                                                          ; key_filter:key_filter_adjust|c_state.ON_SHAKE                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.289 ; vga_ctrl:vga_ctrl_inst|adrrp[6]                                                                                       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a13~porta_address_reg0                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.620      ;
; 0.289 ; vga_ctrl:vga_ctrl_inst|addr[4]                                                                                        ; altsyncram:mem_0_rtl_0|altsyncram_bu81:auto_generated|ram_block1a0~porta_address_reg0                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.635      ;
; 0.289 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[4]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[13]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; digital_clock_ctrl:digital_clock_ctrl_inst|min[4]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[14]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.410      ;
; 0.290 ; vga_ctrl:vga_ctrl_inst|adrrp[11]                                                                                      ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a14~porta_address_reg0                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.619      ;
; 0.291 ; vga_ctrl:vga_ctrl_inst|adrrp[10]                                                                                      ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a14~porta_address_reg0                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.620      ;
; 0.291 ; vga_ctrl:vga_ctrl_inst|addr[4]                                                                                        ; altsyncram:mem_0_rtl_0|altsyncram_bu81:auto_generated|ram_block1a4~porta_address_reg0                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.633      ;
; 0.294 ; vga_ctrl:vga_ctrl_inst|addr_7[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_7[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; vga_ctrl:vga_ctrl_inst|addr_6[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_6[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; vga_ctrl:vga_ctrl_inst|addr_4[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_4[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; vga_ctrl:vga_ctrl_inst|addr_2[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_2[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; vga_ctrl:vga_ctrl_inst|addr_1[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_1[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; digital_clock_ctrl:digital_clock_ctrl_inst|sec[5]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[6]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; vga_ctrl:vga_ctrl_inst|addr_3[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_3[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; vga_ctrl:vga_ctrl_inst|addr_3[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_3[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; vga_ctrl:vga_ctrl_inst|addr_5[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_5[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; vga_ctrl:vga_ctrl_inst|addr_5[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_5[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; vga_ctrl:vga_ctrl_inst|addr_1[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_1[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; vga_ctrl:vga_ctrl_inst|addr_0[1]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_0[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; vga_ctrl:vga_ctrl_inst|addr[0]                                                                                        ; altsyncram:mem_0_rtl_0|altsyncram_bu81:auto_generated|ram_block1a1~porta_address_reg0                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.638      ;
; 0.296 ; vga_ctrl:vga_ctrl_inst|addr_7[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_7[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; vga_ctrl:vga_ctrl_inst|addr_6[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_6[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; vga_ctrl:vga_ctrl_inst|addr_4[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_4[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; vga_ctrl:vga_ctrl_inst|addr_2[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_2[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; digital_clock_ctrl:digital_clock_ctrl_inst|sec[5]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[5]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; vga_ctrl:vga_ctrl_inst|addr_0[2]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_0[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.299 ; vga_ctrl:vga_ctrl_inst|adrrp[10]                                                                                      ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a10~porta_address_reg0                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.630      ;
; 0.300 ; vga_ctrl:vga_ctrl_inst|addr[4]                                                                                        ; altsyncram:mem_0_rtl_0|altsyncram_bu81:auto_generated|ram_block1a1~porta_address_reg0                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.643      ;
; 0.301 ; vga_ctrl:vga_ctrl_inst|adrrp[11]                                                                                      ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a11~porta_address_reg0                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.635      ;
; 0.301 ; vga_ctrl:vga_ctrl_inst|addr[2]                                                                                        ; altsyncram:mem_0_rtl_0|altsyncram_bu81:auto_generated|ram_block1a0~porta_address_reg0                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.647      ;
; 0.302 ; vga_ctrl:vga_ctrl_inst|adrrp[10]                                                                                      ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a11~porta_address_reg0                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.636      ;
; 0.302 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[15]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[15]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; vga_ctrl:vga_ctrl_inst|adrrp[11]                                                                                      ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a13~porta_address_reg0                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.634      ;
; 0.303 ; vga_ctrl:vga_ctrl_inst|adrrp[8]                                                                                       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a14~porta_address_reg0                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.632      ;
; 0.303 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[15]                                                               ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[15]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[3]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[3]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[5]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[5]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[13]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[13]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                      ; vga_ctrl:vga_ctrl_inst|cnt_hs[9]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[3]                                                                ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[3]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[5]                                                                ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[5]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[13]                                                               ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[13]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[31]                                                               ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[31]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[1]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[1]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[6]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[6]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[7]                                                                     ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[7]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[11]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[11]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[31]                                                                    ; digital_clock_ctrl:digital_clock_ctrl_inst|cnt[31]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; vga_ctrl:vga_ctrl_inst|addr_5[0]                                                                                      ; vga_ctrl:vga_ctrl_inst|addr_5[0]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; vga_ctrl:vga_ctrl_inst|adrrp[1]                                                                                       ; vga_ctrl:vga_ctrl_inst|adrrp[1]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+--------+-----------+----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 38.752 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.204      ;
; 38.752 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.204      ;
; 38.752 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.204      ;
; 38.752 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.204      ;
; 38.752 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.204      ;
; 38.752 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.204      ;
; 38.752 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.204      ;
; 38.752 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.204      ;
; 38.752 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.204      ;
; 38.752 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.204      ;
; 38.752 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|vga_vs    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.204      ;
; 38.755 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|vga_hs    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.191      ;
; 38.757 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.198      ;
; 38.757 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.198      ;
; 38.757 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.198      ;
; 38.757 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.198      ;
; 38.757 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.198      ;
; 38.757 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.198      ;
; 38.757 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.198      ;
; 38.757 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.198      ;
; 38.757 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.198      ;
; 38.757 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.198      ;
+--------+-----------+----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+-------+-----------+----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.880 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.013      ;
; 0.880 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.013      ;
; 0.880 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.013      ;
; 0.880 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.013      ;
; 0.880 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.013      ;
; 0.880 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.013      ;
; 0.880 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.013      ;
; 0.880 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.013      ;
; 0.880 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.013      ;
; 0.880 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_vs[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.013      ;
; 0.880 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|vga_vs    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.013      ;
; 0.882 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.015      ;
; 0.882 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.015      ;
; 0.882 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.015      ;
; 0.882 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.015      ;
; 0.882 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.015      ;
; 0.882 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.015      ;
; 0.882 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.015      ;
; 0.882 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.015      ;
; 0.882 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.015      ;
; 0.882 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|cnt_hs[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.015      ;
; 0.882 ; rst_n_25m ; vga_ctrl:vga_ctrl_inst|vga_hs    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.005      ;
+-------+-----------+----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------+
; 9.453  ; 9.637        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; rst_n                                                          ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|o                                                 ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; rst_n|clk                                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|i                                                 ;
; 10.145 ; 10.361       ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; rst_n                                                          ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; rst_n|clk                                                      ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|o                                                 ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50 ; Rise       ; clk_50                                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50 ; Rise       ; rst_n                                                          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+--------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altsyncram:mem_0_rtl_0|altsyncram_bu81:auto_generated|ram_block1a0~porta_address_reg0                                                           ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a0~porta_address_reg0                                ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a21~porta_address_reg0                               ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a22~porta_address_reg0                               ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a4~porta_address_reg0                                ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a7~porta_address_reg0                                ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_0r[0]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_0r[5]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_0r[6]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_1r[0]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_1r[5]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_1r[6]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_2r[5]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_2r[6]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_2r[7]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_3r[0]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_3r[5]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_3r[6]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_4r[5]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_4r[6]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_4r[7]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_5r[5]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_5r[6]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_5r[7]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_6r[0]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_6r[5]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_6r[6]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_6r[7]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_7r[0]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_7r[5]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_7r[6]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_7r[7]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_8r[0]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_8r[5]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_8r[6]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_8r[7]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_9r[0]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_9r[5]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_9r[6]                                                                                                                                      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_fuhaor[0]                                                                                                                                  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_fuhaor[5]                                                                                                                                  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_fuhaor[6]                                                                                                                                  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a10~porta_address_reg0                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a11~porta_address_reg0                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a12~porta_address_reg0                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a14~porta_address_reg0                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a15~porta_address_reg0                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a16~porta_address_reg0                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a17~porta_address_reg0                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a18~porta_address_reg0                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a19~porta_address_reg0                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a1~porta_address_reg0                                ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a20~porta_address_reg0                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a23~porta_address_reg0                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a2~porta_address_reg0                                ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a3~porta_address_reg0                                ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a5~porta_address_reg0                                ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a6~porta_address_reg0                                ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a8~porta_address_reg0                                ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a9~porta_address_reg0                                ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a13~porta_address_reg0                               ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0                    ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a1                    ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a2                    ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a3                    ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a4                    ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a5                    ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a6                    ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a7                    ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altsyncram:mem_0_rtl_0|altsyncram_bu81:auto_generated|ram_block1a1~porta_address_reg0                                                           ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altsyncram:mem_0_rtl_0|altsyncram_bu81:auto_generated|ram_block1a4~porta_address_reg0                                                           ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_0r[1]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_0r[2]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_0r[3]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_0r[4]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_0r[7]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_1r[1]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_1r[2]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_1r[3]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_1r[4]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_1r[7]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_2r[0]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_2r[1]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_2r[2]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_2r[3]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_2r[4]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_3r[1]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_3r[2]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_3r[3]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_3r[4]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_3r[7]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_4r[0]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_4r[1]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_4r[2]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_4r[3]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_4r[4]                                                                                                                                      ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_5r[0]                                                                                                                                      ;
+--------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------+------------+-------+-------+------------+------------------------------------------------------+
; key_add    ; clk_50     ; 2.255 ; 2.844 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key_adjust ; clk_50     ; 2.562 ; 3.174 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------+------------+--------+--------+------------+------------------------------------------------------+
; key_add    ; clk_50     ; -1.888 ; -2.464 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key_adjust ; clk_50     ; -2.190 ; -2.794 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; vga_hs      ; clk_50     ; 2.839 ; 2.700 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]  ; clk_50     ; 3.426 ; 3.595 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0] ; clk_50     ; 2.703 ; 2.835 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1] ; clk_50     ; 3.426 ; 3.595 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2] ; clk_50     ; 2.742 ; 2.884 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3] ; clk_50     ; 2.732 ; 2.877 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4] ; clk_50     ; 2.609 ; 2.749 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5] ; clk_50     ; 2.393 ; 2.488 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6] ; clk_50     ; 2.637 ; 2.772 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7] ; clk_50     ; 2.798 ; 2.949 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs      ; clk_50     ; 2.683 ; 2.565 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; vga_hs      ; clk_50     ; 2.546 ; 2.412 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]  ; clk_50     ; 2.116 ; 2.209 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0] ; clk_50     ; 2.416 ; 2.543 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1] ; clk_50     ; 3.146 ; 3.311 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2] ; clk_50     ; 2.453 ; 2.589 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3] ; clk_50     ; 2.442 ; 2.581 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4] ; clk_50     ; 2.325 ; 2.459 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5] ; clk_50     ; 2.116 ; 2.209 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6] ; clk_50     ; 2.354 ; 2.483 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7] ; clk_50     ; 2.505 ; 2.651 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs      ; clk_50     ; 2.396 ; 2.283 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 29.368 ; 0.170 ; 37.343   ; 0.880   ; 9.453               ;
;  clk_50                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 9.453               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.368 ; 0.170 ; 37.343   ; 0.880   ; 19.716              ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_50                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------+------------+-------+-------+------------+------------------------------------------------------+
; key_add    ; clk_50     ; 4.751 ; 4.922 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key_adjust ; clk_50     ; 5.355 ; 5.599 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------+------------+--------+--------+------------+------------------------------------------------------+
; key_add    ; clk_50     ; -1.888 ; -2.464 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key_adjust ; clk_50     ; -2.190 ; -2.794 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; vga_hs      ; clk_50     ; 5.890 ; 6.062 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]  ; clk_50     ; 7.078 ; 7.013 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0] ; clk_50     ; 6.073 ; 5.909 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1] ; clk_50     ; 7.078 ; 7.013 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2] ; clk_50     ; 6.248 ; 6.014 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3] ; clk_50     ; 6.122 ; 5.937 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4] ; clk_50     ; 5.910 ; 5.754 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5] ; clk_50     ; 5.330 ; 5.210 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6] ; clk_50     ; 5.929 ; 5.753 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7] ; clk_50     ; 6.321 ; 6.098 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs      ; clk_50     ; 5.560 ; 5.719 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; vga_hs      ; clk_50     ; 2.546 ; 2.412 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]  ; clk_50     ; 2.116 ; 2.209 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0] ; clk_50     ; 2.416 ; 2.543 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1] ; clk_50     ; 3.146 ; 3.311 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2] ; clk_50     ; 2.453 ; 2.589 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3] ; clk_50     ; 2.442 ; 2.581 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4] ; clk_50     ; 2.325 ; 2.459 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5] ; clk_50     ; 2.116 ; 2.209 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6] ; clk_50     ; 2.354 ; 2.483 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7] ; clk_50     ; 2.505 ; 2.651 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs      ; clk_50     ; 2.396 ; 2.283 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vga_hs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_adjust              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_add                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; vga_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; vga_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 14481    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 14481    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 22       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 22       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri May 10 17:10:46 2019
Info: Command: quartus_sta vga_digital_clock -c vga_digital_clock
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_digital_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50 clk_50
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 29.368
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    29.368         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.452         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 37.343
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    37.343         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.049
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.049         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.761
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.761         0.000 clk_50 
    Info (332119):    19.720         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 29.934
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    29.934         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.400         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 37.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    37.499         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.836
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.836         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.750
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.750         0.000 clk_50 
    Info (332119):    19.716         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 35.109
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    35.109         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.170
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.170         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 38.752
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    38.752         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.880         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.453
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.453         0.000 clk_50 
    Info (332119):    19.733         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4663 megabytes
    Info: Processing ended: Fri May 10 17:10:49 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


