INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/ALU_Select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/Hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/ID_IEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/IEx_IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEx_IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/IMem_IW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem_IW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/Immediate_propagation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_propagation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/Next_pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/PC_Stall_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/PC_plus4adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_plus4adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/forwardA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/forwardB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/result_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module result_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Vivado/project_2/project_2.srcs/sources_1/new/Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module
