// Seed: 2158037201
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = id_7;
endmodule
module module_1 #(
    parameter id_15 = 32'd44,
    parameter id_27 = 32'd30
) (
    input supply1 id_0,
    output supply0 id_1,
    output tri id_2,
    input wire id_3,
    input tri0 id_4,
    output wor id_5,
    output wand id_6
);
  wire [1 : (  -1  )] id_8;
  wire  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  _id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ;
  wire id_23;
  wire [1 : -1] id_24;
  wire id_25;
  logic [1 : -1] id_26 = {id_3, id_24}, _id_27;
  module_0 modCall_1 (
      id_21,
      id_9,
      id_26,
      id_8,
      id_23,
      id_19,
      id_20,
      id_18,
      id_17,
      id_24
  );
  wire id_28;
  logic [1  ==  {  ~  id_15  {  -1  }  } : id_27] id_29;
endmodule
