<!DOCTYPE html><html lang="zh-Hans" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width,initial-scale=1"><title>硬件描述语言 | Xinhecuican's Blog</title><meta name="author" content="星河璀璨"><meta name="copyright" content="星河璀璨"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="硬件描述语言(HDL)大致功用 硬件描述语言和逻辑电路之间的关系类似于c语言和机器代码。c语言通过编译器编译成机器码，而硬件描述语言通过硬件描述语言综合器变成硬件电路网表文件。 硬件描述语言和高级语言的一大区别是硬件描述语言的基本运行逻辑是并行，而高级语言是顺序执行  在HDL中，只有一部分是可以综合的，称为可综合的HDL。另外一部分主要用于仿真验证（例如等几秒后再进行下一步）  综合器大致工作">
<meta property="og:type" content="article">
<meta property="og:title" content="硬件描述语言">
<meta property="og:url" content="http://xinhecuican.github.io/post/b75632a1.html">
<meta property="og:site_name" content="Xinhecuican&#39;s Blog">
<meta property="og:description" content="硬件描述语言(HDL)大致功用 硬件描述语言和逻辑电路之间的关系类似于c语言和机器代码。c语言通过编译器编译成机器码，而硬件描述语言通过硬件描述语言综合器变成硬件电路网表文件。 硬件描述语言和高级语言的一大区别是硬件描述语言的基本运行逻辑是并行，而高级语言是顺序执行  在HDL中，只有一部分是可以综合的，称为可综合的HDL。另外一部分主要用于仿真验证（例如等几秒后再进行下一步）  综合器大致工作">
<meta property="og:locale">
<meta property="og:image" content="http://api.btstu.cn/sjbz/?lx=dongman">
<meta property="article:published_time" content="2021-03-24T13:00:00.000Z">
<meta property="article:modified_time" content="2021-03-31T13:31:26.884Z">
<meta property="article:author" content="星河璀璨">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://api.btstu.cn/sjbz/?lx=dongman"><link rel="shortcut icon" href="/img/favicon.png"><!--link(rel="canonical" href=urlNoIndex())--><link rel="preconnect" href="//cdn.jsdelivr.net"><link rel="preconnect" href="//busuanzi.ibruce.info"><meta name="google-site-verification" content="zmX9zYZL0QVB6fFG_e98QsQogwE11Vdf5hOd4xMbgN4"><meta name="baidu-site-verification" content="EVZv9BO5R3"><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"search.xml","languages":{"hits_empty":"We didn't find any results for the search: ${query}"}},
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true},
  copy: {
    success: 'Copy successfully',
    error: 'Copy error',
    noSupport: 'The browser does not support'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: 'Just',
    min: 'minutes ago',
    hour: 'hours ago',
    day: 'days ago',
    month: 'months ago'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: {"chs_to_cht":"Traditional Chinese Activated Manually","cht_to_chs":"Simplified Chinese Activated Manually","day_to_night":"Dark Mode Activated Manually","night_to_day":"Light Mode Activated Manually","bgLight":"#49b1f5","bgDark":"#121212","position":"bottom-left"},
  source: {
    jQuery: 'https://cdn.jsdelivr.net/npm/jquery@latest/dist/jquery.min.js',
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/js/jquery.justifiedGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/css/justifiedGallery.min.css'
    },
    fancybox: {
      js: 'https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.js',
      css: 'https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isanchor: true
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = { 
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2021-03-31 21:31:26'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const fontSizeVal = saveToLocal.get('global-font-size')
    if (fontSizeVal !== undefined) {
      document.documentElement.style.setProperty('--global-font-size', fontSizeVal + 'px')
    }
    })(window)</script><link rel="stylesheet" href="/css/background.css"><link href="https://fonts.googleapis.com/css2?family=Noto+Serif+SC:wght@500&display=swap" rel="stylesheet"><link rel="stylesheet" href="footer.min.css"><!-- hexo injector head_end start -->
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.css">

<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/hexo-math@4.0.0/dist/style.css">
<!-- hexo injector head_end end --><meta name="generator" content="Hexo 5.2.0"><link rel="alternate" href="/atom.xml" title="Xinhecuican's Blog" type="application/atom+xml">
</head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="author-avatar"><img class="avatar-img" src="/null" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"></div><div class="site-data"><div class="data-item is-center"><div class="data-item-link"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">179</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/tags/"><div class="headline">Tags</div><div class="length-num">6</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/categories/"><div class="headline">Categories</div><div class="length-num">26</div></a></div></div></div><hr><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> List</span><i class="fas fa-chevron-down expand"></i></a><ul class="menus_item_child"><li><a class="site-page" href="/music/"><i class="fa-fw fas fa-music"></i><span> Music</span></a></li><li><a class="site-page" href="/movies/"><i class="fa-fw fas fa-video"></i><span> Movie</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 链接</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('http://api.btstu.cn/sjbz/?lx=dongman')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">Xinhecuican's Blog</a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> Search</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> List</span><i class="fas fa-chevron-down expand"></i></a><ul class="menus_item_child"><li><a class="site-page" href="/music/"><i class="fa-fw fas fa-music"></i><span> Music</span></a></li><li><a class="site-page" href="/movies/"><i class="fa-fw fas fa-video"></i><span> Movie</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 链接</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">硬件描述语言</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">Created</span><time class="post-meta-date-created" datetime="2021-03-24T13:00:00.000Z" title="Created 2021-03-24 21:00:00">2021-03-24</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">Updated</span><time class="post-meta-date-updated" datetime="2021-03-31T13:31:26.884Z" title="Updated 2021-03-31 21:31:26">2021-03-31</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF/">逻辑电路</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">Word count:</span><span class="word-count">3k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">Reading time:</span><span>11min</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">Post View:</span><span id="busuanzi_value_page_pv"></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/hint.css/2.4.1/hint.min.css"><h1 id="硬件描述语言hdl大致功用"><a class="markdownIt-Anchor" href="#硬件描述语言hdl大致功用"></a> 硬件描述语言(HDL)大致功用</h1>
<p>硬件描述语言和逻辑电路之间的关系类似于c语言和机器代码。c语言通过编译器编译成机器码，而硬件描述语言通过<strong>硬件描述语言综合器</strong>变成<strong>硬件电路网表文件</strong>。</p>
<p>硬件描述语言和高级语言的一大区别是硬件描述语言的基本运行逻辑是<strong>并行</strong>，而高级语言是顺序执行</p>
<blockquote>
<p>在HDL中，只有一部分是可以综合的，称为可综合的HDL。另外一部分主要用于仿真验证（例如等几秒后再进行下一步）</p>
</blockquote>
<p>综合器大致工作过程为：</p>
<ul>
<li>将RTL描述通过EDA工具翻译成未经过优化的设计约束</li>
<li>然后进行逻辑优化。去除冗余逻辑</li>
<li>之后根据工艺库实现逻辑电路及其布线。工艺库由中芯国际和台积电等公司提供</li>
</ul>
<h1 id="systemverilog语法"><a class="markdownIt-Anchor" href="#systemverilog语法"></a> SystemVerilog语法</h1>
<p>框架：</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> mux2(<span class="keyword">input</span> <span class="keyword">logic</span> D0, D1, sel, <span class="keyword">output</span> <span class="keyword">logic</span> y);</span><br><span class="line">    <span class="keyword">logic</span> a, b;</span><br><span class="line">    <span class="keyword">assign</span> a = D0 &amp; (~sel);</span><br><span class="line">    <span class="keyword">assign</span> b = D0 &amp; sel;</span><br><span class="line">    <span class="keyword">assign</span> y = a | b;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<ul>
<li>module endmodule: 定义了一个模块，注意module后面有一个<code>;</code>,而endmodule后面没有</li>
<li><code>input/output/inout [类型] [位宽] 端口名1, 端口名2</code>: 这是模块的输入和输出。端口定义还可以有其他一些形式，如：</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> mux2(<span class="keyword">input</span> D0, <span class="keyword">output</span> <span class="keyword">logic</span> y);</span><br><span class="line">    <span class="keyword">logic</span> D0, y;</span><br><span class="line">    </span><br><span class="line">或</span><br><span class="line"><span class="keyword">module</span> mux2(D0, y);</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> D0;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">logic</span> y;</span><br><span class="line">    </span><br><span class="line">推荐使用框架中的那种</span><br></pre></td></tr></table></figure>
<ul>
<li>内部变量定义： 类型 [位宽] 变量名1, 变量名2: 这和端口定义基本类似，除了没有input和output</li>
</ul>
<h2 id="变量-常量-运算符"><a class="markdownIt-Anchor" href="#变量-常量-运算符"></a> 变量、常量、运算符</h2>
<blockquote>
<p>注释和c语言相同，也是<code>//</code>和<code>/*</code></p>
</blockquote>
<h3 id="常量"><a class="markdownIt-Anchor" href="#常量"></a> 常量</h3>
<p>常量的格式为： <code>&lt;+/-&gt;&lt;位宽&gt;’&lt;进制&gt;&lt;数值&gt;</code></p>
<ul>
<li>+/-: 表示正负， EDA工具默认使用无符号数，也就是说加了<code>+</code>号和不加<code>+</code>号是不同的含义</li>
<li>位宽： 指的数据最多有多少个bit</li>
<li><code>'</code>： 位宽后面的标识</li>
<li>进制： b或B是二进制， o或O是八进制， d或D是十进制， h或H是十六进制.<strong>如果没有给出进制，默认为有符号数</strong></li>
<li>数值：数值间可以加下划线方便阅读。例如：<code>1100_0101</code></li>
</ul>
<p>例如：</p>
<figure class="highlight 1c"><table><tr><td class="code"><pre><span class="line">-<span class="number">4</span>&#x27;b<span class="number">0011</span>: 首先转换成补码，为<span class="number">1101</span>，然后是4位，所以结果就是<span class="number">1101</span></span><br><span class="line">-4&#x27;d10: 转换成补码为<span class="number">10110</span>（因为是负数，最高位一定是<span class="number">1</span>），之后取<span class="number">4</span>位，结果为<span class="number">0110</span>。和我们想要得到的结果不同</span><br></pre></td></tr></table></figure>
<h3 id="数据类型"><a class="markdownIt-Anchor" href="#数据类型"></a> 数据类型</h3>
<p>大体上可以分为变量和线网两种类型。变量只能有一个驱动源，线网必须是多驱动源(也就是可能有多个输入碰到一起），线网通常被解释为连线，而变量既可以被解释为连线，也可以被解释为寄存器。<br>
<img src="/images/%E7%A1%AC%E4%BB%B6%E6%8F%8F%E8%BF%B0%E8%AF%AD%E8%A8%801.PNG" alt></p>
<p>线网类型主要有wire和tri。其中wire因为也是单驱动源，已经被废弃（端口信号可能是线网类型）。tri可以用于定义多驱动源信号。</p>
<p><strong>变量</strong></p>
<ul>
<li>logic: 格式为：<code>logic &lt;位宽&gt; &lt;signed&gt; 信号名1, 信号名2, …, 信号名n</code>.logic可以表示4中状态，0,1，x，z。</li>
</ul>
<blockquote>
<p>默认logic位宽是1</p>
</blockquote>
<p>例如：</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">logic</span> [<span class="number">16</span> : <span class="number">0</span>] addrbus, databus;   	<span class="comment">//定义了两个（无符号）的16位向量信号</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">16</span> : <span class="number">0</span>] <span class="keyword">signed</span> addrbus;            <span class="comment">// 定义了两个（有符号）的16位向量信号</span></span><br><span class="line"><span class="keyword">logic</span> a, b;			<span class="comment">//定义了两个1位标量信号，相当于logic [0 : 0] a, b;</span></span><br></pre></td></tr></table></figure>
<p>logic可以进行域选（即任意把一些位赋给另一些位）</p>
<figure class="highlight ada"><table><tr><td class="code"><pre><span class="line">logic temp = z;</span><br><span class="line">logic[<span class="number">7</span> : 0] <span class="keyword"><span class="keyword">out</span></span>, <span class="keyword"><span class="keyword">in</span></span>;</span><br><span class="line">assign <span class="keyword">out</span>[<span class="number">7</span> : 4] = <span class="keyword"><span class="keyword">in</span></span>[3 : 0];</span><br><span class="line">assign <span class="keyword">out</span>[<span class="number">3</span>] = <span class="keyword">in</span>[<span class="number">2</span> : 2];</span><br></pre></td></tr></table></figure>
<ul>
<li>bit: 和logic类似，但是他<strong>只有0,1两种取值，下面几种变量也都只有两种取值</strong></li>
<li>byte: 定义8位信号，但是它一次就赋8位，不能进行域选</li>
<li>shortint: 定义16位信号，和byte类型</li>
<li>int： 定义32位信号</li>
</ul>
<h3 id="运算符"><a class="markdownIt-Anchor" href="#运算符"></a> 运算符</h3>
<p><img src="/images/%E7%A1%AC%E4%BB%B6%E6%8F%8F%E8%BF%B0%E8%AF%AD%E8%A8%802.PNG" alt></p>
<p>大致和c语言相同，但是有一些还是略有区别。</p>
<p><strong>缩减运算</strong></p>
<p>例如：</p>
<figure class="highlight nginx"><table><tr><td class="code"><pre><span class="line"><span class="attribute">logic</span> [<span class="number">7</span> : <span class="number">0</span>] a;</span><br><span class="line"><span class="attribute">assign</span> &amp;a;</span><br></pre></td></tr></table></figure>
<p>等同于 a[0] &amp; a[1] &amp; a[2] &amp; a[3] &amp; a[4] &amp; a[5] &amp; a[6] &amp; a[7];(不全是1结果就是0）</p>
<p>assign ^a;</p>
<p>^是半加法器，也就是1的个数为偶数时结果为0，为奇数时结果为1.</p>
<p><strong>拼接和复制</strong></p>
<p>SystemVerilog允许将多个数据进行组合，合成为一个数据</p>
<p>格式：{ 信号1[n1 : m1],信号1[n2 : m2], …,信号n[nn : mn] }</p>
<p>并且这些信号必须是确定位数，因此不可以出现未确定位数的常数，如1。</p>
<p>例如：</p>
<figure class="highlight awk"><table><tr><td class="code"><pre><span class="line">logic [<span class="number">1</span> : <span class="number">0</span>] B, C;	 	<span class="regexp">//</span> 假设B = <span class="number">2</span>’b00，C = <span class="number">2</span>’b11，</span><br><span class="line">logic [<span class="number">3</span>: <span class="number">0</span>] Y;</span><br><span class="line">Y = &#123;B, C&#125;;		<span class="regexp">//</span> 正确，结果Y = <span class="number">4</span>’b0011</span><br><span class="line">Y = &#123;B[<span class="number">0</span>], C[<span class="number">1</span>], <span class="number">2</span>’b10&#125;;	<span class="regexp">//</span> 正确，结果Y = <span class="number">4</span>’b0110，注意，常数的位宽不能缺省</span><br><span class="line">Y = &#123;B, <span class="number">5</span>&#125;;		<span class="regexp">//</span> 错误，因为常数<span class="number">5</span>的位宽不确定</span><br><span class="line">Y = &#123;<span class="number">2</span>&#123;C&#125;&#125;;		<span class="regexp">//</span> 正确，结果Y = <span class="number">4</span>’b1111</span><br><span class="line">Y = &#123;B[<span class="number">0</span>], C[<span class="number">1</span>], &#123;<span class="number">2</span>&#123;B[<span class="number">1</span>]&#125;&#125;&#125;;	<span class="regexp">//</span> 正确，结果Y = <span class="number">4</span>’b0100</span><br></pre></td></tr></table></figure>
<p>最后两个中出现了 数字加{C}的方式，这是将这个信号进行复制，格式为：<code>&#123;n&#123;A&#125;&#125;</code></p>
<h2 id="行为建模"><a class="markdownIt-Anchor" href="#行为建模"></a> 行为建模</h2>
<h3 id="持续性赋值语句的建模"><a class="markdownIt-Anchor" href="#持续性赋值语句的建模"></a> 持续性赋值语句的建模</h3>
<p>持续性赋值语句即使用<strong>assign</strong>的赋值语句，它是并行的，因此哪条语句在前哪条语句在后没有关系。它的使用方法如下：</p>
<blockquote>
<p>assign &lt;#延迟量&gt; 信号名 = 表达式,延迟量以纳秒为单位</p>
</blockquote>
<p>例如：<code>assign #5 out2 = ~(A&amp;B)</code></p>
<p>持续性赋值语句的含义是只要右侧变量发生变化，则立刻把该值赋给左侧变量，对应到电路就是输入输出的关系。此外<strong>延迟量仅用于仿真，不能被综合</strong>。</p>
<h3 id="基于过程块的建模"><a class="markdownIt-Anchor" href="#基于过程块的建模"></a> 基于过程块的建模</h3>
<p>过程块内部的基本逻辑是顺序执行，每条语句之间有逻辑上的前后顺序（但是实际综合的时候可能会影响顺序）</p>
<p>它由关键字initial或always定义，通过begin…end(相当于c语言中的{…})包围代码块。initial主要用于仿真验证。因此这里之间always</p>
<p>always表示总是，也就是这个代码块处于无限循环当中，只要条件改变就会导致变化（always包围的代码块和掐他assign也是并行的）。</p>
<h4 id="always_comb描述组合逻辑"><a class="markdownIt-Anchor" href="#always_comb描述组合逻辑"></a> always_comb（描述组合逻辑）</h4>
<p>模板：</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line">      <span class="keyword">always_comb</span>   <span class="keyword">begin</span></span><br><span class="line">            过程赋值语句;</span><br><span class="line">            高级语言结构，如<span class="keyword">if</span>…<span class="keyword">else</span>, <span class="keyword">for</span>等</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      </span><br><span class="line">      例如</span><br><span class="line">      <span class="keyword">module</span> mux2 (<span class="keyword">input</span>  <span class="keyword">logic</span> D0, D1, sel, </span><br><span class="line">                        <span class="keyword">output</span> <span class="keyword">logic</span> out);</span><br><span class="line">   <span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">      <span class="comment">// 高级语言结构if…else</span></span><br><span class="line">      <span class="keyword">if</span> (sel == <span class="number">0</span>)</span><br><span class="line">         <span class="comment">// 过程赋值语句</span></span><br><span class="line">         out = D0;</span><br><span class="line">      <span class="keyword">else</span></span><br><span class="line">         out = D1;</span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>在过程赋值语句中，<code>=</code>表示阻塞性赋值，也就是这条语句没有完成不进行下一步。并且左边<strong>必须是变量类型，不能是线网类型</strong>，这一点可能会导致一些错误</p>
<figure class="highlight arduino"><table><tr><td class="code"><pre><span class="line"><span class="function"><span class="keyword">module</span> <span class="title">adder</span> <span class="params">(input a, b, <span class="built_in">cin</span>, output [<span class="number">1</span> : <span class="number">0</span>] out)</span></span>; </span><br><span class="line">      logic half_sum, half_carry;</span><br><span class="line">      always_comb <span class="built_in">begin</span></span><br><span class="line">            half_sum = a ^ b ^ <span class="built_in">cin</span>;				<span class="comment">// 正确</span></span><br><span class="line">            half_carry = a &amp; b | a &amp; ~b &amp; <span class="built_in">cin</span> | ~a &amp; b &amp; <span class="built_in">cin</span>;		<span class="comment">// 正确</span></span><br><span class="line">            out = &#123;half_carry, half_sum&#125;;<span class="comment">//错误			</span></span><br><span class="line">      <span class="built_in">end</span></span><br><span class="line">endmodule</span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>最后一个错误是因为out并没有赋予它类型，因此它是默认的wire类型，是一种线网类型。</p>
<p>=号只在逻辑上是阻塞，实际上不一定是串行。</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> mux2 (<span class="keyword">input</span> <span class="keyword">logic</span> D0, D1, sel, <span class="keyword">output</span> <span class="keyword">logic</span> y)</span><br><span class="line">      <span class="keyword">logic</span> a, b;</span><br><span class="line">      <span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">            a = D0 &amp; ~sel;	<span class="comment">// 阻塞赋值</span></span><br><span class="line">            b = D1 &amp; sel;	<span class="comment">// 阻塞赋值</span></span><br><span class="line">            y = a | b;		<span class="comment">// 阻塞赋值</span></span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line">这是一个多路选择器，它的两个端口是 同时进行选择的，也就是说a和b是同时进行赋值的，但是这里使用阻塞性语句也可以综合成电路</span><br></pre></td></tr></table></figure>
<p><strong>分支结构</strong></p>
<p>SystemVerilog也支持if-else语句和case语句。如果其中有多行代码要使用begin-end<br>
包围，尤其是case在c语言中不需要而在这里需要。</p>
<p>例如：</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> mux2 (<span class="keyword">input</span>  <span class="keyword">logic</span> D0, D1, sel, </span><br><span class="line">                        <span class="keyword">output</span> <span class="keyword">logic</span> y);</span><br><span class="line">   <span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">      <span class="comment">// 高级语言结构if…else</span></span><br><span class="line">      <span class="keyword">if</span> (sel == <span class="number">0</span>)</span><br><span class="line">         y = D0;</span><br><span class="line">      <span class="keyword">else</span></span><br><span class="line">         y = D1;</span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> mux2 (<span class="keyword">input</span>  <span class="keyword">logic</span> D0, D1, s, </span><br><span class="line">                         <span class="keyword">output</span> <span class="keyword">logic</span> y);</span><br><span class="line">   <span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">case</span> (s)</span><br><span class="line">         <span class="number">1</span>’b0: y = D0;</span><br><span class="line">         <span class="number">1</span>’b1: y = D1;</span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><strong>注意</strong>： if语句和case语句都尽量考虑到所有情况，否则将综合处带有锁存器的时序电路，效率大为降低。<img src="/images/%E7%A1%AC%E4%BB%B6%E6%8F%8F%E8%BF%B0%E8%AF%AD%E8%A8%803.PNG" alt></p>
<p>因此对于不完整分支，将剩下项补全，多余的项的内容可以随意设置。</p>
<p>在case语句中，可以使用?表示无关项，也就是该项即可以取零又可以取1.例如：</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> dec2to4(<span class="keyword">input</span> <span class="keyword">logic</span> EN, <span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">1</span> : <span class="number">0</span>] A, <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span> : <span class="number">0</span>] Y);</span><br><span class="line">      <span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">casez</span>(&#123;EN, A&#125;)</span><br><span class="line">                  <span class="number">3</span>’b100:      Y = <span class="number">4</span>’b0001;</span><br><span class="line">                  <span class="number">3</span>’b101:      Y = <span class="number">4</span>’b0010;</span><br><span class="line">                  <span class="number">3</span>’b110:      Y = <span class="number">4</span>’b0100;</span><br><span class="line">                  <span class="number">3</span>’b111:      Y = <span class="number">4</span>’b1000;</span><br><span class="line">                  <span class="number">3</span>’b0??:       Y = <span class="number">4</span>’b0000;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><strong>循环结构</strong></p>
<ul>
<li>for语句：其用法是<code>for (循环变量初始化; 条件表达式; 修改循环变量表达式)语句块</code></li>
<li>repeat语句：一种预先指定循环次数的循环语句，其用法是<code>repeat (循环次数表达式) 语句块</code></li>
<li>while语句：其用法是<code>while (条件表达式) 语句块</code></li>
<li>forever语句：一种无限循环语句，其用法是<code>forever 语句块</code></li>
</ul>
<blockquote>
<p>在这四种语句中，只有for语句是可综合的</p>
</blockquote>
<p>例如：</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> loop_demo(<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">2</span> : <span class="number">0</span>] din, </span><br><span class="line">                                <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">1</span> : <span class="number">0</span>] out);</span><br><span class="line">      <span class="keyword">int</span> num_bits</span><br><span class="line">      <span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">int</span> i;</span><br><span class="line">            num_bits = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; <span class="number">3</span>; i++) <span class="keyword">begin</span></span><br><span class="line">                  <span class="keyword">if</span> (din[i] == <span class="number">1</span>) </span><br><span class="line">                        num_bits = numbits + <span class="number">1</span>;</span><br><span class="line">                  <span class="keyword">else</span> num_bits = numbits;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">assign</span> out = num_bits;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h4 id="模块实例化"><a class="markdownIt-Anchor" href="#模块实例化"></a> 模块实例化</h4>
<p>创建模块之后可以在其他模块之中被调用，调用格式为：</p>
<p><code>模块名 实例化名 （信息列表）</code></p>
<ul>
<li>信息列表也就是参数列表，他有两种书写形式
<ul>
<li>位置关联： 每个参数都依照模块定义时的接口进行填入</li>
<li>名称关联： 这种方法就可以不按顺序了。它的格式为<code>.端口号(信号)</code>, <code>.端口号</code><br>
是模块端口的名字，而信号这传入的参数的名字</li>
<li>位置关联和名称关联一次只可以使用一种，不可以部分位置关联部分名称关联</li>
</ul>
</li>
</ul>
<p>例如：</p>
<figure class="highlight plain"><figcaption><span>mux2 (input  logic D0, D1, sel,</span></figcaption><table><tr><td class="code"><pre><span class="line">                        output logic y);</span><br><span class="line">   always_comb begin</span><br><span class="line">      if (sel &#x3D;&#x3D; 0)   out &#x3D; D0;</span><br><span class="line">      else   out &#x3D; D1;</span><br><span class="line">   end</span><br><span class="line">endmodule</span><br><span class="line">mux2 finalmux (low, high, sel[1], y);&#x2F;&#x2F;位置关联</span><br><span class="line">mux2 beginmux(.y(y), .D0(low), .D1(high), .sel(sel[1]));</span><br></pre></td></tr></table></figure>
<p>其中<code>mux2</code>是这个模块的名字，也就相当于类名，finalmux是实例化后的名字，注意实例化后就立刻开始执行，不需要写额外的代码。</p>
<p>此外系统一般还会提供一些非常基础的模块，如and, or等，这些模块可以不写实例化名字</p>
<h4 id="参数化建模"><a class="markdownIt-Anchor" href="#参数化建模"></a> 参数化建模</h4>
<p><strong>参数化模块</strong></p>
<p>在SystemVerilog HDL中，可以使用<strong>parameter</strong>来标识一个常量，除此之外他还可以用作传入模块的一个预定义变量</p>
<p>例如：</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> mux2</span><br><span class="line">   #(<span class="keyword">parameter</span> WIDTH = <span class="number">8</span>)</span><br><span class="line">   (<span class="keyword">input</span> <span class="keyword">logic</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>] D0, D1,   </span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> s, </span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">logic</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>] y);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> y = s? D0 : D1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> mux4_32</span><br><span class="line">        (<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] D0, D1, D2, D3,    </span><br><span class="line">         <span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">1</span>:<span class="number">0</span>] s, </span><br><span class="line">         <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] y);</span><br><span class="line">    <span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] low, hi;</span><br><span class="line">    mux2 <span class="variable">#(32) lowmux(D0, D1, s[0], low)</span>;</span><br><span class="line">    mux2 <span class="variable">#(32) himux(D2, D3, s[0], hi)</span>;</span><br><span class="line">    mux2 <span class="variable">#(32) outmux(low, hi, s[1], y)</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>注意后面的<code>mux2 #(32)</code>.这就是把<code>#(parameter WIDTH=8)</code>中的WIDTH进行修改，并用更改后的WIDTH当做模块的参数，和c++中的模板类类似。</p>
<p>此外还可以把parameter写入内部，当做一个常量使用</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> mux2 (<span class="keyword">input</span> D0, D1, s,  </span><br><span class="line">                        <span class="keyword">output</span> y);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span> WIDTH = <span class="number">8</span>;</span><br><span class="line">    <span class="keyword">logic</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>] D0, D1, y;</span><br><span class="line">    <span class="keyword">logic</span> s;</span><br><span class="line">    <span class="keyword">assign</span> y = s? D0 : D1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>但是引入常量还可以使用`define语句，它可以用`include导入</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">define</span> WIDTH 8   //结尾不需要“;”</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> ENABLE 1</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> INIT 16’h000</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="meta-keyword">include</span> “<span class="meta-keyword">define</span>.sv”</span></span><br><span class="line"><span class="keyword">module</span> mux2</span><br><span class="line">   (<span class="keyword">input</span> <span class="keyword">logic</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>] D0, D1,   </span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> s, </span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">logic</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>] y);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> y = s? D0 : D1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><strong>generate语句</strong></p>
<p>generate通常和for，if，case配合使用，它可以自动生成代码</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> andN #(<span class="keyword">parameter</span> WIDTH = <span class="number">4</span>) (<span class="keyword">input</span> <span class="keyword">logic</span> [WIDTH – <span class="number">1</span> : <span class="number">0</span>] a, <span class="keyword">output</span> <span class="keyword">logic</span> y);</span><br><span class="line">      <span class="keyword">genvar</span> i;</span><br><span class="line">      <span class="keyword">logic</span> [WIDTH – <span class="number">1</span> : <span class="number">0</span>] x;</span><br><span class="line"></span><br><span class="line">      <span class="keyword">generate</span></span><br><span class="line">            <span class="keyword">assign</span> x[<span class="number">0</span>] = a[<span class="number">0</span>];</span><br><span class="line">            <span class="keyword">for</span> (i = <span class="number">1</span>; i &lt; WIDTH; i = i+<span class="number">1</span>) <span class="keyword">begin</span> : forloop</span><br><span class="line">                  <span class="keyword">assign</span> x[i] = a[i] &amp; x[i - <span class="number">1</span>];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">endgenerate</span></span><br><span class="line">             <span class="keyword">assign</span> y = x[WIDTH - <span class="number">1</span>];</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>注意想要使用generate，在for语句中必须写上begin和end，并且begin后面还要加上forloop.并且循环变量的类型是genvar.</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">Author: </span><span class="post-copyright-info"><a href="mailto:undefined" rel="external nofollow noopener noreferrer" target="_blank">星河璀璨</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">Link: </span><span class="post-copyright-info"><a href="http://xinhecuican.github.io/post/b75632a1.html">http://xinhecuican.github.io/post/b75632a1.html</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">Copyright Notice: </span><span class="post-copyright-info">All articles in this blog are licensed under <a target="_blank" rel="external nofollow noopener noreferrer" href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a> unless stating additionally.</span></div></div><div class="tag_share"><div class="post-meta__tag-list"></div><div class="post_share"><div class="social-share" data-image="http://api.btstu.cn/sjbz/?lx=dongman" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/social-share.js/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/social-share.js/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/post/bb25e9a9.html"><img class="prev-cover" src="http://api.btstu.cn/sjbz/?lx=dongman" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">Previous Post</div><div class="prev_info">MPI编程</div></div></a></div><div class="next-post pull-right"><a href="/post/8e75958d.html"><img class="next-cover" src="http://api.btstu.cn/sjbz/?lx=dongman" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">Next Post</div><div class="next_info">GPU编程</div></div></a></div></nav><hr><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> Comment</span></div></div><div class="comment-wrap"><div><div class="vcomment" id="vcomment"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>Catalog</span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%A1%AC%E4%BB%B6%E6%8F%8F%E8%BF%B0%E8%AF%AD%E8%A8%80hdl%E5%A4%A7%E8%87%B4%E5%8A%9F%E7%94%A8"><span class="toc-number">1.</span> <span class="toc-text"> 硬件描述语言(HDL)大致功用</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#systemverilog%E8%AF%AD%E6%B3%95"><span class="toc-number">2.</span> <span class="toc-text"> SystemVerilog语法</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8F%98%E9%87%8F-%E5%B8%B8%E9%87%8F-%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">2.1.</span> <span class="toc-text"> 变量、常量、运算符</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%B8%B8%E9%87%8F"><span class="toc-number">2.1.1.</span> <span class="toc-text"> 常量</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B"><span class="toc-number">2.1.2.</span> <span class="toc-text"> 数据类型</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">2.1.3.</span> <span class="toc-text"> 运算符</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%A1%8C%E4%B8%BA%E5%BB%BA%E6%A8%A1"><span class="toc-number">2.2.</span> <span class="toc-text"> 行为建模</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%8C%81%E7%BB%AD%E6%80%A7%E8%B5%8B%E5%80%BC%E8%AF%AD%E5%8F%A5%E7%9A%84%E5%BB%BA%E6%A8%A1"><span class="toc-number">2.2.1.</span> <span class="toc-text"> 持续性赋值语句的建模</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%9F%BA%E4%BA%8E%E8%BF%87%E7%A8%8B%E5%9D%97%E7%9A%84%E5%BB%BA%E6%A8%A1"><span class="toc-number">2.2.2.</span> <span class="toc-text"> 基于过程块的建模</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#always_comb%E6%8F%8F%E8%BF%B0%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91"><span class="toc-number">2.2.2.1.</span> <span class="toc-text"> always_comb（描述组合逻辑）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%A8%A1%E5%9D%97%E5%AE%9E%E4%BE%8B%E5%8C%96"><span class="toc-number">2.2.2.2.</span> <span class="toc-text"> 模块实例化</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%8F%82%E6%95%B0%E5%8C%96%E5%BB%BA%E6%A8%A1"><span class="toc-number">2.2.2.3.</span> <span class="toc-text"> 参数化建模</span></a></li></ol></li></ol></li></ol></li></ol></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2021 By 星河璀璨</div><div class="framework-info"><span>Framework </span><a target="_blank" rel="external nofollow noopener noreferrer" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>Theme </span><a target="_blank" rel="external nofollow noopener noreferrer" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="Read Mode"><i class="fas fa-book-open"></i></button><button id="font-plus" type="button" title="Increase font size"><i class="fas fa-plus"></i></button><button id="font-minus" type="button" title="Decrease font size"><i class="fas fa-minus"></i></button><button id="translateLink" type="button" title="Toggle Between Traditional Chinese And Simplified Chinese">繁</button><button id="darkmode" type="button" title="Toggle Between Light And Dark Mode"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="Toggle between single-column and double-column"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="Setting"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="Table Of Contents"><i class="fas fa-list-ul"></i></button><button id="chat_btn" type="button" title="rightside.chat_btn"><i class="fas fa-sms"></i></button><a id="to_comment" href="#post-comment" title="Scroll To Comments"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="Back To Top"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><div class="search-dialog__title" id="local-search-title">Local search</div><div id="local-input-panel"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="Search for Posts" type="text"></div></div></div><hr><div id="local-search-results"></div><span class="search-close-button"><i class="fas fa-times"></i></span></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/instant.page/instantpage.min.js" type="module"></script><script src="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.js"></script><script>function panguFn () {
  if (typeof pangu === 'object') pangu.autoSpacingPage()
  else {
    getScript('https://cdn.jsdelivr.net/npm/pangu/dist/browser/pangu.min.js')
      .then(() => {
        pangu.autoSpacingPage()
      })
  }
}

function panguInit () {
  if (false){
    GLOBAL_CONFIG_SITE.isPost && panguFn()
  } else {
    panguFn()
  }
}

document.addEventListener('DOMContentLoaded', panguInit)</script><script src="/js/search/local-search.js"></script><div class="js-pjax"><script>function loadValine () {
  function initValine () {
    let initData = {
      el: '#vcomment',
      appId: 'UJ3adzdUjnlMT2KmVU6dfoyO-MdYXbMMI',
      appKey: 'SGFIXvul1h4NATEJbvSGuU0i',
      placeholder: '昵称可以直接填QQ号哟，就不用填邮箱了',
      avatar: 'monsterid',
      meta: 'nick,mail,link'.split(','),
      pageSize: '10',
      lang: 'zh-CN',
      recordIP: false,
      serverURLs: '',
      emojiCDN: '',
      emojiMaps: "",
      enableQQ: true,
      path: window.location.pathname,
      master: '1ee9943f931df37af9dc1c57f5859da4',
    }

    if (true) { 
      initData.requiredFields= ('nick,mail'.split(','))
    }
    
    if (false) {
      const otherData = false
      initData = Object.assign({}, initData, otherData)
    }
    
    const valine = new Valine(initData)
  }

  if (typeof Valine === 'function') initValine() 
  else getScript('https://cdn.jsdelivr.net/gh/HCLonely/Valine@latest/dist/Valine.min.js').then(initValine)
}

if ('Valine' === 'Valine' || !false) {
  if (false) btf.loadComment(document.querySelector('#vcomment'),loadValine)
  else setTimeout(() => loadValine(), 0)
} else {
  function loadOtherComment () {
    loadValine()
  }
}</script></div><script src="/js/mychange.js"></script><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zindex="-1" mobile="false" data-click="false"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>