@W: BN288 :"c:\lscc\diamond\2.0\examples\..\..\..\..\users\andrewpc1\documents\work\fpga\sync_controller\one_shot_counter.vhd":29:2:29:5|Register next_state[0] with set has an initial value of 0. Ignoring initial value.  
@W: BN288 :"c:\lscc\diamond\2.0\examples\..\..\..\..\users\andrewpc1\documents\work\fpga\sync_controller\one_shot_counter.vhd":29:2:29:5|Register next_state[1] with set has an initial value of 0. Ignoring initial value.  
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: MT529 :"c:\users\andrewpc1\documents\work\fpga\sync_controller\sync_controller_wb_wrapper.vhd":70:3:70:4|Found inferred clock sync_controller_wb_wrapper|CLK_I which controls 8 sequential elements including Q[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\lscc\diamond\2.0\examples\..\..\..\..\users\andrewpc1\documents\work\fpga\sync_controller\one_shot_counter.vhd":51:2:51:3|Found inferred clock sync_controller_wb_wrapper|clk_counter which controls 34 sequential elements including counter1.state[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\lscc\diamond\2.0\examples\..\..\..\..\users\andrewpc1\documents\work\fpga\sync_controller\async_ff.vhd":17:2:17:3|Found inferred clock sync_controller_wb_wrapper|sync_in which controls 3 sequential elements including ff1.q. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
