
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101294                       # Number of seconds simulated
sim_ticks                                101293566327                       # Number of ticks simulated
final_tick                               628287463605                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 188237                       # Simulator instruction rate (inst/s)
host_op_rate                                   243480                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5962141                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913704                       # Number of bytes of host memory used
host_seconds                                 16989.46                       # Real time elapsed on the host
sim_insts                                  3198040864                       # Number of instructions simulated
sim_ops                                    4136598177                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2426752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1463936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       475264                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4371328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1002112                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1002112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18959                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11437                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3713                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34151                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7829                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7829                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16427                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     23957612                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17691                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14452409                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        18955                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4691947                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                43155041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16427                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17691                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        18955                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              53073                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9893146                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9893146                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9893146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16427                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     23957612                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17691                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14452409                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        18955                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4691947                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               53048187                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               242910232                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21956195                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17788183                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017367                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8969976                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8287171                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2465969                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91148                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185702368                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             122006538                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21956195                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10753140                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26729895                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6182149                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4546144                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11626027                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2017001                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221098073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.678151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.050130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194368178     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2486370      1.12%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1959700      0.89%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4593713      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          997915      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555604      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1184278      0.54%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          742984      0.34%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13209331      5.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221098073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090388                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.502270                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183629609                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6678991                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26623999                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        87415                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4078053                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3784892                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42185                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149643201                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76896                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4078053                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184134822                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1722796                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3521172                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26175680                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1465544                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149501678                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        25686                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        278120                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539630                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       207986                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210310351                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697590111                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697590111                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39614833                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37348                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20808                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4733043                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14546487                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7215478                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       132393                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1602250                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148426319                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37333                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139395055                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       144770                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24814835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51682952                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4265                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221098073                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.630467                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.301802                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161006372     72.82%     72.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25755453     11.65%     84.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12488728      5.65%     90.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8335420      3.77%     93.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7730356      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2593830      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2679567      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       378866      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129481      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221098073                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         401011     59.11%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138878     20.47%     79.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       138495     20.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117084056     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2112864      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13023514      9.34%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7158087      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139395055                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.573854                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             678384                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004867                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500711335                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173278962                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135815259                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140073439                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       348945                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3312550                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1030                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          475                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       189752                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4078053                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1099635                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97713                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148463652                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10305                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14546487                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7215478                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20799                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         82544                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          475                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1099689                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142001                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2241690                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136848908                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12574329                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2546145                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19731155                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19403012                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7156826                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.563372                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135815848                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135815259                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80437240                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222042577                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.559117                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362260                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25655844                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2020548                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217020020                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.565890                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.370388                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165441065     76.23%     76.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24277845     11.19%     87.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10603478      4.89%     92.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6016487      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4359914      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710080      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324804      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954535      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2331812      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217020020                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2331812                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           363153435                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          301008608                       # The number of ROB writes
system.switch_cpus0.timesIdled                3015085                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21812159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.429102                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.429102                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.411675                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.411675                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616403698                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189155764                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138179659                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               242910232                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18194676                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16146917                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1572231                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9556601                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9297548                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1163242                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        45413                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    195867150                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             102954994                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18194676                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10460790                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             20841163                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4799517                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2071787                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11982539                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1566900                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    221999141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.773512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       201157978     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          950588      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1767756      0.80%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1536354      0.69%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3069091      1.38%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3709173      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          895594      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          489910      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8422697      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    221999141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074903                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.423840                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       194416511                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3537489                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         20808337                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21990                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3214809                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1790826                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4233                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     116033900                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1324                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3214809                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       194652639                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1723593                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1103988                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         20584820                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       719287                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     115935497                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76080                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       442463                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    153205311                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    524354291                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    524354291                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    126733749                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26471562                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16061                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8036                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2238886                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20086493                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3592194                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        65193                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       807335                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         115497819                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16062                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        109709571                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        69615                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17376289                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36476190                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    221999141                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.494189                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.177224                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    175035845     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     19703253      8.88%     87.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10099175      4.55%     92.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5803964      2.61%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6468790      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3226348      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1301313      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       302326      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        58127      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    221999141                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         204243     48.17%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        154596     36.46%     84.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        65196     15.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     86196945     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       874992      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8025      0.01%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19055586     17.37%     96.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3574023      3.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     109709571                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.451647                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             424035                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003865                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    441911933                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    132890438                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    107177366                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     110133606                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       195858                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3336436                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          282                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          268                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        90663                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3214809                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1215197                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56254                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    115513881                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5019                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20086493                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3592194                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8036                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         31949                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          476                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          268                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       711133                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       944164                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1655297                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    108736069                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     18816940                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       973502                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22390920                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16793254                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3573980                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.447639                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             107205953                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            107177366                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         61320438                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        141857852                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.441222                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432267                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     86208524                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     97218384                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18297925                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16052                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1576038                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    218784332                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294017                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    182306889     83.33%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     13859667      6.33%     89.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10778496      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2139138      0.98%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2708023      1.24%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       916999      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3884492      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       864752      0.40%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1325876      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    218784332                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     86208524                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      97218384                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20251588                       # Number of memory references committed
system.switch_cpus1.commit.loads             16750057                       # Number of loads committed
system.switch_cpus1.commit.membars               8026                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15323666                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         84596922                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1235907                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1325876                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           332974765                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          234247480                       # The number of ROB writes
system.switch_cpus1.timesIdled                5162765                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20911091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           86208524                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             97218384                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     86208524                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.817705                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.817705                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.354899                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.354899                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       503370630                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      139927238                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      122563480                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16052                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               242910232                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21742889                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17844701                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2026320                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8888566                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8541107                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2163773                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95085                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    194623816                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             119364567                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21742889                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10704880                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25729324                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5641621                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5791926                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11771195                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2017326                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    229742799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.636995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.999206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       204013475     88.80%     88.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1933848      0.84%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3475994      1.51%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2047656      0.89%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1681607      0.73%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1473398      0.64%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          828255      0.36%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2055370      0.89%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12233196      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    229742799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089510                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491394                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       192999000                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7429018                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25654155                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        63101                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3597519                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3571322                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     146282489                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1230                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3597519                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       193303020                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         671548                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      5862686                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25396602                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       911419                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     146229518                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         97464                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       525326                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    206047323                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    678676604                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    678676604                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174824293                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        31223030                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34785                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17416                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2618828                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13540439                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7321942                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71285                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1668904                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         145095955                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34786                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138259455                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        61056                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17332472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     35923935                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    229742799                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.601801                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.288984                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    172170891     74.94%     74.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22904915      9.97%     84.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11988771      5.22%     90.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8468222      3.69%     93.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8443613      3.68%     97.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3010673      1.31%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2315528      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       270141      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       170045      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    229742799                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          50646     13.74%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        163810     44.45%     58.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       154096     41.81%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116650592     84.37%     84.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1898696      1.37%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17369      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12389362      8.96%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7303436      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138259455                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.569179                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             368552                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002666                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    506691317                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    162463455                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    135909318                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138628007                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       282066                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2180220                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        97593                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3597519                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         469392                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        55255                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    145130741                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        83717                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13540439                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7321942                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17416                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         45825                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          242                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1164762                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1060777                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2225539                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    136694962                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12298815                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1564493                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19602247                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19362904                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7303432                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.562739                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             135909378                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            135909318                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         79528315                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        216590440                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.559504                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.367183                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101648200                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125296247                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19834749                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34740                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2043522                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    226145280                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.554052                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.405642                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    174994655     77.38%     77.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24946929     11.03%     88.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9572438      4.23%     92.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5041721      2.23%     94.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4277229      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2035511      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       958936      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1503696      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2814165      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    226145280                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101648200                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125296247                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18584568                       # Number of memory references committed
system.switch_cpus2.commit.loads             11360219                       # Number of loads committed
system.switch_cpus2.commit.membars              17370                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18179051                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112799102                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2591567                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2814165                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           368462111                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          293859511                       # The number of ROB writes
system.switch_cpus2.timesIdled                2866607                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               13167433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101648200                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125296247                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101648200                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.389715                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.389715                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.418460                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.418460                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       614668197                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      189857343                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      135520039                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34740                       # number of misc regfile writes
system.l20.replacements                         18973                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          729292                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29213                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.964639                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          255.156751                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.087627                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3632.419251                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6344.336372                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024918                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000790                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.354728                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.619564                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        54371                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  54371                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           20024                       # number of Writeback hits
system.l20.Writeback_hits::total                20024                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        54371                       # number of demand (read+write) hits
system.l20.demand_hits::total                   54371                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        54371                       # number of overall hits
system.l20.overall_hits::total                  54371                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18959                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18972                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18959                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18972                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18959                       # number of overall misses
system.l20.overall_misses::total                18972                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2767897                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4477168308                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4479936205                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2767897                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4477168308                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4479936205                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2767897                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4477168308                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4479936205                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73330                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73343                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        20024                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            20024                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73330                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73343                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73330                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73343                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.258544                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.258675                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.258544                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.258675                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.258544                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.258675                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 212915.153846                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 236150.024157                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 236134.103152                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 212915.153846                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 236150.024157                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 236134.103152                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 212915.153846                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 236150.024157                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 236134.103152                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3515                       # number of writebacks
system.l20.writebacks::total                     3515                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18959                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18972                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18959                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18972                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18959                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18972                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1963591                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3303436550                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3305400141                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1963591                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3303436550                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3305400141                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1963591                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3303436550                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3305400141                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258544                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.258675                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.258544                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.258675                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.258544                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.258675                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 151045.461538                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 174241.075479                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 174225.181373                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 151045.461538                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 174241.075479                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 174225.181373                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 151045.461538                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 174241.075479                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 174225.181373                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11451                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          182170                       # Total number of references to valid blocks.
system.l21.sampled_refs                         21691                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.398414                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          295.424899                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.663622                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4836.078010                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5100.833468                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.028850                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000748                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.472273                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.498128                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32585                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32585                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8109                       # number of Writeback hits
system.l21.Writeback_hits::total                 8109                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32585                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32585                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32585                       # number of overall hits
system.l21.overall_hits::total                  32585                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11437                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11451                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11437                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11451                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11437                       # number of overall misses
system.l21.overall_misses::total                11451                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3027724                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2601644864                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2604672588                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3027724                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2601644864                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2604672588                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3027724                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2601644864                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2604672588                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        44022                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              44036                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8109                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8109                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        44022                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               44036                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        44022                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              44036                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.259802                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.260037                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.259802                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.260037                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.259802                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.260037                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       216266                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 227476.161931                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 227462.456379                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       216266                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 227476.161931                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 227462.456379                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       216266                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 227476.161931                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 227462.456379                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1837                       # number of writebacks
system.l21.writebacks::total                     1837                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11437                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11451                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11437                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11451                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11437                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11451                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2160880                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1893628041                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1895788921                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2160880                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1893628041                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1895788921                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2160880                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1893628041                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1895788921                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.259802                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.260037                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.259802                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.260037                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.259802                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.260037                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 154348.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 165570.345458                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 165556.625710                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 154348.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 165570.345458                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 165556.625710                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 154348.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 165570.345458                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 165556.625710                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3728                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          330923                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16016                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.662025                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          713.821207                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.906594                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1777.700723                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             6.562703                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9775.008774                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.058091                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001213                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.144670                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000534                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.795492                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29726                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29726                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9693                       # number of Writeback hits
system.l22.Writeback_hits::total                 9693                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29726                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29726                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29726                       # number of overall hits
system.l22.overall_hits::total                  29726                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3713                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3728                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3713                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3728                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3713                       # number of overall misses
system.l22.overall_misses::total                 3728                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3435957                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    866530205                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      869966162                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3435957                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    866530205                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       869966162                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3435957                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    866530205                       # number of overall miss cycles
system.l22.overall_miss_latency::total      869966162                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33439                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33454                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9693                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9693                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33439                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33454                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33439                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33454                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.111038                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.111437                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.111038                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.111437                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.111038                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.111437                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 229063.800000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 233377.378131                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 233360.021996                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 229063.800000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 233377.378131                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 233360.021996                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 229063.800000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 233377.378131                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 233360.021996                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2477                       # number of writebacks
system.l22.writebacks::total                     2477                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3713                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3728                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3713                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3728                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3713                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3728                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2508086                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    636689441                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    639197527                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2508086                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    636689441                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    639197527                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2508086                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    636689441                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    639197527                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.111038                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.111437                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.111038                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.111437                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.111038                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.111437                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 167205.733333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 171475.744950                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 171458.564109                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 167205.733333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 171475.744950                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 171458.564109                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 167205.733333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 171475.744950                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 171458.564109                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996663                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011633636                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060353.637475                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996663                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11626012                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11626012                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11626012                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11626012                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11626012                       # number of overall hits
system.cpu0.icache.overall_hits::total       11626012                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3453261                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3453261                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3453261                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3453261                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3453261                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3453261                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11626027                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11626027                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11626027                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11626027                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11626027                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11626027                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 230217.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 230217.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 230217.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 230217.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 230217.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 230217.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2875797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2875797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2875797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2875797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2875797                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2875797                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 221215.153846                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 221215.153846                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73330                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179482945                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73586                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2439.090928                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.004253                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.995747                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902360                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097640                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9417816                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9417816                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20536                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20536                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16410474                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16410474                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16410474                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16410474                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       181066                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       181066                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       181066                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        181066                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       181066                       # number of overall misses
system.cpu0.dcache.overall_misses::total       181066                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22670908854                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22670908854                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22670908854                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22670908854                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22670908854                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22670908854                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9598882                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9598882                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16591540                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16591540                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16591540                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16591540                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018863                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018863                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010913                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010913                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010913                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010913                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 125207.984127                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 125207.984127                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 125207.984127                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 125207.984127                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 125207.984127                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 125207.984127                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20024                       # number of writebacks
system.cpu0.dcache.writebacks::total            20024                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107736                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107736                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107736                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107736                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107736                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107736                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73330                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73330                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73330                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73330                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73330                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73330                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8202523933                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8202523933                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8202523933                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8202523933                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8202523933                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8202523933                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007639                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007639                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004420                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004420                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004420                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004420                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 111857.683527                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 111857.683527                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 111857.683527                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 111857.683527                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 111857.683527                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 111857.683527                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.988381                       # Cycle average of tags in use
system.cpu1.icache.total_refs               920911951                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1702240.205176                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.988381                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022417                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866969                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11982523                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11982523                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11982523                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11982523                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11982523                       # number of overall hits
system.cpu1.icache.overall_hits::total       11982523                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3662848                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3662848                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3662848                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3662848                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3662848                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3662848                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11982539                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11982539                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11982539                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11982539                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11982539                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11982539                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       228928                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       228928                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       228928                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       228928                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       228928                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       228928                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3145502                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3145502                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3145502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3145502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3145502                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3145502                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 224678.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 224678.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 224678.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 224678.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 224678.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 224678.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 44022                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               225917693                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 44278                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5102.256041                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   208.691769                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    47.308231                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.815202                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.184798                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17159560                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17159560                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3485435                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3485435                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8036                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8036                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8026                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8026                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     20644995                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        20644995                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     20644995                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20644995                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       161069                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       161069                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       161069                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        161069                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       161069                       # number of overall misses
system.cpu1.dcache.overall_misses::total       161069                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20809684355                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20809684355                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20809684355                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20809684355                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20809684355                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20809684355                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17320629                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17320629                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3485435                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3485435                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8026                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8026                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20806064                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20806064                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20806064                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20806064                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009299                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009299                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007741                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007741                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007741                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007741                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 129197.327574                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 129197.327574                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 129197.327574                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129197.327574                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 129197.327574                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129197.327574                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8109                       # number of writebacks
system.cpu1.dcache.writebacks::total             8109                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       117047                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       117047                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       117047                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       117047                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       117047                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       117047                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        44022                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        44022                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        44022                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        44022                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        44022                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        44022                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4818860702                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4818860702                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4818860702                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4818860702                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4818860702                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4818860702                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002116                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002116                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109464.828995                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109464.828995                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 109464.828995                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109464.828995                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 109464.828995                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109464.828995                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.996905                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013065653                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2197539.377440                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.996905                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738777                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11771178                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11771178                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11771178                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11771178                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11771178                       # number of overall hits
system.cpu2.icache.overall_hits::total       11771178                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4066987                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4066987                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4066987                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4066987                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4066987                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4066987                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11771195                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11771195                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11771195                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11771195                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11771195                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11771195                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 239234.529412                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 239234.529412                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 239234.529412                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 239234.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 239234.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 239234.529412                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3561612                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3561612                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3561612                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3561612                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3561612                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3561612                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 237440.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 237440.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 237440.800000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 237440.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 237440.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 237440.800000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33439                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162833524                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33695                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4832.572310                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.234240                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.765760                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903259                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096741                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9165253                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9165253                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7189610                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7189610                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17402                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17402                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17370                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17370                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16354863                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16354863                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16354863                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16354863                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        86044                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        86044                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        86044                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         86044                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        86044                       # number of overall misses
system.cpu2.dcache.overall_misses::total        86044                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8048314160                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8048314160                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8048314160                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8048314160                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8048314160                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8048314160                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9251297                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9251297                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7189610                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7189610                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17370                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17370                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16440907                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16440907                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16440907                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16440907                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009301                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009301                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005234                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005234                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005234                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005234                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 93537.192134                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 93537.192134                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 93537.192134                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 93537.192134                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 93537.192134                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 93537.192134                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9693                       # number of writebacks
system.cpu2.dcache.writebacks::total             9693                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52605                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52605                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52605                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52605                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52605                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52605                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33439                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33439                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33439                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33439                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33439                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33439                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2836498448                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2836498448                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2836498448                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2836498448                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2836498448                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2836498448                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003615                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003615                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002034                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002034                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 84826.054846                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84826.054846                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 84826.054846                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84826.054846                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 84826.054846                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84826.054846                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
