read -sv run_verilog_mid/adder_32b_11_76_bb98988543444be73dd9882032d93d47.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_76_bb98988543444be73dd9882032d93d47_yosys.v
