<?xml version="1.0" encoding="UTF-8"?>

<rootTag>
  <Award>
    <AwardTitle>CSR: Medium: Computing via Monolithic Three Dimensional Assembly of Novel Floating Gate Transistors and Thin Film Semiconductors</AwardTitle>
    <AwardEffectiveDate>08/01/2011</AwardEffectiveDate>
    <AwardExpirationDate>07/31/2016</AwardExpirationDate>
    <AwardAmount>839739</AwardAmount>
    <AwardInstrument>
      <Value>Continuing grant</Value>
    </AwardInstrument>
    <Organization>
      <Code>05050000</Code>
      <Directorate>
        <LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
      </Directorate>
      <Division>
        <LongName>Division Of Computer and Network Systems</LongName>
      </Division>
    </Organization>
    <ProgramOfficer>
      <SignBlockName>M. Mimi McClure</SignBlockName>
    </ProgramOfficer>
    <AbstractNarration>Energy-proportional and low power computing, together with the increasing demands for high resiliency to random faults could benefit enormously from a "Unified Memory" - a memory cell that operate either as a dynamic cell or as a non-volatile cell, and switch seamlessly between the two states. This effort focuses on the development of such a cell based on a dual floating gate concept. The gate stack is optimized to low voltage operation. Because the dynamic storage mode relies on direct tunneling, the electric fields required are modest, and ALD methods are used to construct robust oxides, this device has potential for high endurance when operating in the dynamic storage mode. The device has a relatively low leakage compared to a DRAM cell and thus needs less frequent refreshing. The read is fast - almost SRAM speeds - and non-destructive, reducing power needs. Conversion between dynamic and non-volatiles modes is very fast - an entire row at a time, and consumes a lot less power than interfacing to a solid-state drive. The device can simultaneously store a non-volatile bit with a different volatile bit enabling fast in-situ check-pointing and rollback or state-saving to improve error resiliency.</AbstractNarration>
    <MinAmdLetterDate>07/19/2011</MinAmdLetterDate>
    <MaxAmdLetterDate>08/20/2012</MaxAmdLetterDate>
    <ARRAAmount/>
    <AwardID>1065458</AwardID>
    <Investigator>
      <FirstName>Paul</FirstName>
      <LastName>Franzon</LastName>
      <EmailAddress>paulf@ncsu.edu</EmailAddress>
      <StartDate>07/19/2011</StartDate>
      <EndDate/>
      <RoleCode>Principal Investigator</RoleCode>
    </Investigator>
    <Investigator>
      <FirstName>Veena</FirstName>
      <LastName>Misra</LastName>
      <EmailAddress>vmisra@ncsu.edu</EmailAddress>
      <StartDate>07/19/2011</StartDate>
      <EndDate/>
      <RoleCode>Co-Principal Investigator</RoleCode>
    </Investigator>
    <Investigator>
      <FirstName>John</FirstName>
      <LastName>Muth</LastName>
      <EmailAddress>muth@unity.ncsu.edu</EmailAddress>
      <StartDate>07/19/2011</StartDate>
      <EndDate>01/05/2012</EndDate>
      <RoleCode>Former Co-Principal Investigator</RoleCode>
    </Investigator>
    <Investigator>
      <FirstName>Eric</FirstName>
      <LastName>Rotenberg</LastName>
      <EmailAddress>ericro@ncsu.edu</EmailAddress>
      <StartDate>07/19/2011</StartDate>
      <EndDate>01/05/2012</EndDate>
      <RoleCode>Former Co-Principal Investigator</RoleCode>
    </Investigator>
    <Institution>
      <Name>North Carolina State University</Name>
      <CityName>RALEIGH</CityName>
      <ZipCode>276957514</ZipCode>
      <PhoneNumber>9195152444</PhoneNumber>
      <StreetAddress>CAMPUS BOX 7514</StreetAddress>
      <CountryName>United States</CountryName>
      <StateName>North Carolina</StateName>
      <StateCode>NC</StateCode>
    </Institution>
    <ProgramElement>
      <Code>1714</Code>
      <Text>SPECIAL PROJECTS - CISE</Text>
    </ProgramElement>
    <ProgramElement>
      <Code>7354</Code>
      <Text>COMPUTER SYSTEMS</Text>
    </ProgramElement>
    <ProgramReference>
      <Code>7924</Code>
      <Text>MEDIUM PROJECT</Text>
    </ProgramReference>
  </Award>
</rootTag>
