

================================================================
== Vitis HLS Report for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP'
================================================================
* Date:           Thu Oct  2 22:21:42 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_V_CACHE_VITIS_LOOP_130_3  |        ?|        ?|        14|          1|          1|     ?|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%t_2 = alloca i32 1" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 18 'alloca' 't_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%value_cache_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %value_cache"   --->   Operation 20 'read' 'value_cache_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln124_1_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %zext_ln124_1"   --->   Operation 21 'read' 'zext_ln124_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_30_read = read i39 @_ssdm_op_Read.ap_auto.i39, i39 %tmp_30"   --->   Operation 22 'read' 'tmp_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln124_1_cast = zext i24 %zext_ln124_1_read"   --->   Operation 23 'zext' 'zext_ln124_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %value_cache, i1 1, void @p_str"   --->   Operation 24 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem4, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_57, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bound = sext i39 %tmp_30_read"   --->   Operation 26 'sext' 'bound' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln0 = store i70 0, i70 %indvar_flatten7"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln129 = store i64 0, i64 %t_2" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 28 'store' 'store_ln129' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.36ns)   --->   "%store_ln130 = store i7 0, i7 %i" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 29 'store' 'store_ln130' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc168.i.i.i.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i70 %indvar_flatten7" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 31 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.05ns)   --->   "%add_ln129_2 = add i70 %indvar_flatten7_load, i70 1" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 32 'add' 'add_ln129_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.75ns)   --->   "%icmp_ln129 = icmp_eq  i70 %indvar_flatten7_load, i70 %bound" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 33 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.75> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %for.inc171.i.i.i.i, void %for.inc206.i.i.i.i.preheader.exitStub" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 34 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln129 = store i70 %add_ln129_2, i70 %indvar_flatten7" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 35 'store' 'store_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 2.64>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 36 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%t_2_load = load i64 %t_2" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 37 'load' 't_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.57ns)   --->   "%icmp_ln130 = icmp_eq  i7 %i_load, i7 64" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 38 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.57> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.34ns)   --->   "%select_ln129 = select i1 %icmp_ln130, i7 0, i7 %i_load" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 39 'select' 'select_ln129' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.01ns)   --->   "%add_ln129_3 = add i64 %t_2_load, i64 1" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 40 'add' 'add_ln129_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.42ns)   --->   "%select_ln129_1 = select i1 %icmp_ln130, i64 %add_ln129_3, i64 %t_2_load" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 41 'select' 'select_ln129_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.57ns)   --->   "%first_iter_1 = icmp_eq  i7 %select_ln129, i7 0" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 42 'icmp' 'first_iter_1' <Predicate = true> <Delay = 0.57> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i64 %select_ln129_1" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 43 'trunc' 'trunc_ln129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i52.i10, i52 %trunc_ln129, i10 0" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 44 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln129_1 = trunc i64 %select_ln129_1" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 45 'trunc' 'trunc_ln129_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i54.i8, i54 %trunc_ln129_1, i8 0" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 46 'bitconcatenate' 'p_shl9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln129 = sub i62 %p_shl, i62 %p_shl9" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 47 'sub' 'sub_ln129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln129 = add i62 %sub_ln129, i62 %zext_ln124_1_cast" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 48 'add' 'add_ln129' <Predicate = true> <Delay = 1.20> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %first_iter_1, void %for.inc168.split.i.i.i.i, void %for.first.iter.for.inc168.i.i.i.i" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 49 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i7 %select_ln129" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 50 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln129, i32 3, i32 5" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 51 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i64 %select_ln129_1" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 52 'trunc' 'trunc_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.36ns)   --->   "%switch_ln132 = switch i3 %trunc_ln130, void %arrayidx167.case.7.i.i.i.i, i3 0, void %arrayidx167.case.0.i.i.i.i, i3 1, void %arrayidx167.case.1.i.i.i.i, i3 2, void %arrayidx167.case.2.i.i.i.i, i3 3, void %arrayidx167.case.3.i.i.i.i, i3 4, void %arrayidx167.case.4.i.i.i.i, i3 5, void %arrayidx167.case.5.i.i.i.i, i3 6, void %arrayidx167.case.6.i.i.i.i" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 53 'switch' 'switch_ln132' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 54 [1/1] (0.66ns)   --->   "%add_ln130 = add i7 %select_ln129, i7 1" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 54 'add' 'add_ln130' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln129 = store i64 %select_ln129_1, i64 %t_2" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 55 'store' 'store_ln129' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 56 [1/1] (0.36ns)   --->   "%store_ln130 = store i7 %add_ln130, i7 %i" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 56 'store' 'store_ln130' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln130 = br void %for.inc168.i.i.i.i" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 57 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.09>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_V_CACHE_VITIS_LOOP_130_3_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln129, i2 0" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 59 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.01ns)   --->   "%add_ln129_1 = add i64 %shl_ln4, i64 %value_cache_read" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 60 'add' 'add_ln129_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln129_1, i32 2, i32 63" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 61 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i62 %trunc_ln" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 62 'sext' 'sext_ln130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%gmem4_addr = getelementptr i32 %gmem4, i64 %sext_ln130" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 63 'getelementptr' 'gmem4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty = muxlogic i32 %gmem4_addr"   --->   Operation 64 'muxlogic' 'muxLogicAXIMAddr_to_empty' <Predicate = (first_iter_1)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty = muxlogic i64 64"   --->   Operation 65 'muxlogic' 'muxLogicAXIMBurst_to_empty' <Predicate = (first_iter_1)> <Delay = 0.00>
ST_4 : Operation 66 [11/11] (1.08ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem4_addr, i64 64" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 66 'readreq' 'empty' <Predicate = (first_iter_1)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 67 [10/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem4_addr, i64 64" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 67 'readreq' 'empty' <Predicate = (first_iter_1)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 68 [9/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem4_addr, i64 64" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 68 'readreq' 'empty' <Predicate = (first_iter_1)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 69 [8/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem4_addr, i64 64" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 69 'readreq' 'empty' <Predicate = (first_iter_1)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 70 [7/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem4_addr, i64 64" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 70 'readreq' 'empty' <Predicate = (first_iter_1)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 71 [6/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem4_addr, i64 64" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 71 'readreq' 'empty' <Predicate = (first_iter_1)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 72 [5/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem4_addr, i64 64" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 72 'readreq' 'empty' <Predicate = (first_iter_1)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 73 [4/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem4_addr, i64 64" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 73 'readreq' 'empty' <Predicate = (first_iter_1)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 74 [3/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem4_addr, i64 64" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 74 'readreq' 'empty' <Predicate = (first_iter_1)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 75 [2/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem4_addr, i64 64" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 75 'readreq' 'empty' <Predicate = (first_iter_1)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 1.08>
ST_14 : Operation 76 [1/11] (1.08ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem4_addr, i64 64" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 76 'readreq' 'empty' <Predicate = (first_iter_1)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln130 = br void %for.inc168.split.i.i.i.i" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 77 'br' 'br_ln130' <Predicate = (first_iter_1)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 124 'ret' 'ret_ln0' <Predicate = (icmp_ln129)> <Delay = 0.28>

State 15 <SV = 14> <Delay = 1.83>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln131 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 78 'specpipeline' 'specpipeline_ln131' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_gmem4_addr_read = muxlogic"   --->   Operation 79 'muxlogic' 'muxLogicAXIMCE_to_gmem4_addr_read' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 80 [1/1] (1.08ns)   --->   "%gmem4_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem4_addr" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 80 'read' 'gmem4_addr_read' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln132 = bitcast i32 %gmem4_addr_read" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 81 'bitcast' 'bitcast_ln132' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln132, i3 %lshr_ln" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 82 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i12 %or_ln1" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 83 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%v_cache_local_0_i_i_i_addr = getelementptr i32 %v_cache_local_0_i_i_i, i64 0, i64 %zext_ln132" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 84 'getelementptr' 'v_cache_local_0_i_i_i_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%v_cache_local_1_i_i_i_addr = getelementptr i32 %v_cache_local_1_i_i_i, i64 0, i64 %zext_ln132" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 85 'getelementptr' 'v_cache_local_1_i_i_i_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%v_cache_local_2_i_i_i_addr = getelementptr i32 %v_cache_local_2_i_i_i, i64 0, i64 %zext_ln132" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 86 'getelementptr' 'v_cache_local_2_i_i_i_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%v_cache_local_3_i_i_i_addr = getelementptr i32 %v_cache_local_3_i_i_i, i64 0, i64 %zext_ln132" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 87 'getelementptr' 'v_cache_local_3_i_i_i_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%v_cache_local_4_i_i_i_addr = getelementptr i32 %v_cache_local_4_i_i_i, i64 0, i64 %zext_ln132" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 88 'getelementptr' 'v_cache_local_4_i_i_i_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%v_cache_local_5_i_i_i_addr = getelementptr i32 %v_cache_local_5_i_i_i, i64 0, i64 %zext_ln132" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 89 'getelementptr' 'v_cache_local_5_i_i_i_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%v_cache_local_6_i_i_i_addr = getelementptr i32 %v_cache_local_6_i_i_i, i64 0, i64 %zext_ln132" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 90 'getelementptr' 'v_cache_local_6_i_i_i_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%v_cache_local_7_i_i_i_addr = getelementptr i32 %v_cache_local_7_i_i_i, i64 0, i64 %zext_ln132" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 91 'getelementptr' 'v_cache_local_7_i_i_i_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln132 = muxlogic i32 %bitcast_ln132"   --->   Operation 92 'muxlogic' 'muxLogicRAMData_to_store_ln132' <Predicate = (trunc_ln130 == 6)> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln132 = muxlogic i12 %v_cache_local_6_i_i_i_addr"   --->   Operation 93 'muxlogic' 'muxLogicRAMAddr_to_store_ln132' <Predicate = (trunc_ln130 == 6)> <Delay = 0.00>
ST_15 : Operation 94 [1/1] ( I:0.75ns O:0.75ns ) (share mux size 2)   --->   "%store_ln132 = store i32 %bitcast_ln132, i12 %v_cache_local_6_i_i_i_addr" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 94 'store' 'store_ln132' <Predicate = (trunc_ln130 == 6)> <Delay = 0.75> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx167.exit.i.i.i.i" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 95 'br' 'br_ln132' <Predicate = (trunc_ln130 == 6)> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln132 = muxlogic i32 %bitcast_ln132"   --->   Operation 96 'muxlogic' 'muxLogicRAMData_to_store_ln132' <Predicate = (trunc_ln130 == 5)> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln132 = muxlogic i12 %v_cache_local_5_i_i_i_addr"   --->   Operation 97 'muxlogic' 'muxLogicRAMAddr_to_store_ln132' <Predicate = (trunc_ln130 == 5)> <Delay = 0.00>
ST_15 : Operation 98 [1/1] ( I:0.75ns O:0.75ns ) (share mux size 2)   --->   "%store_ln132 = store i32 %bitcast_ln132, i12 %v_cache_local_5_i_i_i_addr" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 98 'store' 'store_ln132' <Predicate = (trunc_ln130 == 5)> <Delay = 0.75> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx167.exit.i.i.i.i" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 99 'br' 'br_ln132' <Predicate = (trunc_ln130 == 5)> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln132 = muxlogic i32 %bitcast_ln132"   --->   Operation 100 'muxlogic' 'muxLogicRAMData_to_store_ln132' <Predicate = (trunc_ln130 == 4)> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln132 = muxlogic i12 %v_cache_local_4_i_i_i_addr"   --->   Operation 101 'muxlogic' 'muxLogicRAMAddr_to_store_ln132' <Predicate = (trunc_ln130 == 4)> <Delay = 0.00>
ST_15 : Operation 102 [1/1] ( I:0.75ns O:0.75ns ) (share mux size 2)   --->   "%store_ln132 = store i32 %bitcast_ln132, i12 %v_cache_local_4_i_i_i_addr" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 102 'store' 'store_ln132' <Predicate = (trunc_ln130 == 4)> <Delay = 0.75> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx167.exit.i.i.i.i" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 103 'br' 'br_ln132' <Predicate = (trunc_ln130 == 4)> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln132 = muxlogic i32 %bitcast_ln132"   --->   Operation 104 'muxlogic' 'muxLogicRAMData_to_store_ln132' <Predicate = (trunc_ln130 == 3)> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln132 = muxlogic i12 %v_cache_local_3_i_i_i_addr"   --->   Operation 105 'muxlogic' 'muxLogicRAMAddr_to_store_ln132' <Predicate = (trunc_ln130 == 3)> <Delay = 0.00>
ST_15 : Operation 106 [1/1] ( I:0.75ns O:0.75ns ) (share mux size 2)   --->   "%store_ln132 = store i32 %bitcast_ln132, i12 %v_cache_local_3_i_i_i_addr" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 106 'store' 'store_ln132' <Predicate = (trunc_ln130 == 3)> <Delay = 0.75> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx167.exit.i.i.i.i" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 107 'br' 'br_ln132' <Predicate = (trunc_ln130 == 3)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln132 = muxlogic i32 %bitcast_ln132"   --->   Operation 108 'muxlogic' 'muxLogicRAMData_to_store_ln132' <Predicate = (trunc_ln130 == 2)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln132 = muxlogic i12 %v_cache_local_2_i_i_i_addr"   --->   Operation 109 'muxlogic' 'muxLogicRAMAddr_to_store_ln132' <Predicate = (trunc_ln130 == 2)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] ( I:0.75ns O:0.75ns ) (share mux size 2)   --->   "%store_ln132 = store i32 %bitcast_ln132, i12 %v_cache_local_2_i_i_i_addr" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 110 'store' 'store_ln132' <Predicate = (trunc_ln130 == 2)> <Delay = 0.75> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx167.exit.i.i.i.i" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 111 'br' 'br_ln132' <Predicate = (trunc_ln130 == 2)> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln132 = muxlogic i32 %bitcast_ln132"   --->   Operation 112 'muxlogic' 'muxLogicRAMData_to_store_ln132' <Predicate = (trunc_ln130 == 1)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln132 = muxlogic i12 %v_cache_local_1_i_i_i_addr"   --->   Operation 113 'muxlogic' 'muxLogicRAMAddr_to_store_ln132' <Predicate = (trunc_ln130 == 1)> <Delay = 0.00>
ST_15 : Operation 114 [1/1] ( I:0.75ns O:0.75ns ) (share mux size 2)   --->   "%store_ln132 = store i32 %bitcast_ln132, i12 %v_cache_local_1_i_i_i_addr" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 114 'store' 'store_ln132' <Predicate = (trunc_ln130 == 1)> <Delay = 0.75> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx167.exit.i.i.i.i" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 115 'br' 'br_ln132' <Predicate = (trunc_ln130 == 1)> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln132 = muxlogic i32 %bitcast_ln132"   --->   Operation 116 'muxlogic' 'muxLogicRAMData_to_store_ln132' <Predicate = (trunc_ln130 == 0)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln132 = muxlogic i12 %v_cache_local_0_i_i_i_addr"   --->   Operation 117 'muxlogic' 'muxLogicRAMAddr_to_store_ln132' <Predicate = (trunc_ln130 == 0)> <Delay = 0.00>
ST_15 : Operation 118 [1/1] ( I:0.75ns O:0.75ns ) (share mux size 2)   --->   "%store_ln132 = store i32 %bitcast_ln132, i12 %v_cache_local_0_i_i_i_addr" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 118 'store' 'store_ln132' <Predicate = (trunc_ln130 == 0)> <Delay = 0.75> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx167.exit.i.i.i.i" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 119 'br' 'br_ln132' <Predicate = (trunc_ln130 == 0)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln132 = muxlogic i32 %bitcast_ln132"   --->   Operation 120 'muxlogic' 'muxLogicRAMData_to_store_ln132' <Predicate = (trunc_ln130 == 7)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln132 = muxlogic i12 %v_cache_local_7_i_i_i_addr"   --->   Operation 121 'muxlogic' 'muxLogicRAMAddr_to_store_ln132' <Predicate = (trunc_ln130 == 7)> <Delay = 0.00>
ST_15 : Operation 122 [1/1] ( I:0.75ns O:0.75ns ) (share mux size 2)   --->   "%store_ln132 = store i32 %bitcast_ln132, i12 %v_cache_local_7_i_i_i_addr" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 122 'store' 'store_ln132' <Predicate = (trunc_ln130 == 7)> <Delay = 0.75> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx167.exit.i.i.i.i" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 123 'br' 'br_ln132' <Predicate = (trunc_ln130 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_cache_local_7_i_i_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v_cache_local_6_i_i_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v_cache_local_5_i_i_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v_cache_local_4_i_i_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v_cache_local_3_i_i_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v_cache_local_2_i_i_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v_cache_local_1_i_i_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v_cache_local_0_i_i_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln124_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ value_cache]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ gmem4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                 (alloca           ) [ 0111000000000000]
t_2                               (alloca           ) [ 0111000000000000]
indvar_flatten7                   (alloca           ) [ 0110000000000000]
value_cache_read                  (read             ) [ 0111100000000000]
zext_ln124_1_read                 (read             ) [ 0000000000000000]
tmp_30_read                       (read             ) [ 0000000000000000]
zext_ln124_1_cast                 (zext             ) [ 0111000000000000]
specstablecontent_ln0             (specstablecontent) [ 0000000000000000]
specinterface_ln0                 (specinterface    ) [ 0000000000000000]
bound                             (sext             ) [ 0110000000000000]
store_ln0                         (store            ) [ 0000000000000000]
store_ln129                       (store            ) [ 0000000000000000]
store_ln130                       (store            ) [ 0000000000000000]
br_ln0                            (br               ) [ 0000000000000000]
indvar_flatten7_load              (load             ) [ 0000000000000000]
add_ln129_2                       (add              ) [ 0000000000000000]
icmp_ln129                        (icmp             ) [ 0111111111111110]
br_ln129                          (br               ) [ 0000000000000000]
store_ln129                       (store            ) [ 0000000000000000]
i_load                            (load             ) [ 0000000000000000]
t_2_load                          (load             ) [ 0000000000000000]
icmp_ln130                        (icmp             ) [ 0000000000000000]
select_ln129                      (select           ) [ 0000000000000000]
add_ln129_3                       (add              ) [ 0000000000000000]
select_ln129_1                    (select           ) [ 0000000000000000]
first_iter_1                      (icmp             ) [ 0100111111111110]
trunc_ln129                       (trunc            ) [ 0000000000000000]
p_shl                             (bitconcatenate   ) [ 0000000000000000]
trunc_ln129_1                     (trunc            ) [ 0000000000000000]
p_shl9                            (bitconcatenate   ) [ 0000000000000000]
sub_ln129                         (sub              ) [ 0000000000000000]
add_ln129                         (add              ) [ 0100100000000000]
br_ln130                          (br               ) [ 0000000000000000]
trunc_ln130                       (trunc            ) [ 0100111111111111]
lshr_ln                           (partselect       ) [ 0100111111111111]
trunc_ln132                       (trunc            ) [ 0100111111111111]
switch_ln132                      (switch           ) [ 0000000000000000]
add_ln130                         (add              ) [ 0000000000000000]
store_ln129                       (store            ) [ 0000000000000000]
store_ln130                       (store            ) [ 0000000000000000]
br_ln130                          (br               ) [ 0000000000000000]
specloopname_ln0                  (specloopname     ) [ 0000000000000000]
shl_ln4                           (bitconcatenate   ) [ 0000000000000000]
add_ln129_1                       (add              ) [ 0000000000000000]
trunc_ln                          (partselect       ) [ 0000000000000000]
sext_ln130                        (sext             ) [ 0000000000000000]
gmem4_addr                        (getelementptr    ) [ 0100011111111111]
muxLogicAXIMAddr_to_empty         (muxlogic         ) [ 0000000000000000]
muxLogicAXIMBurst_to_empty        (muxlogic         ) [ 0000000000000000]
empty                             (readreq          ) [ 0000000000000000]
br_ln130                          (br               ) [ 0000000000000000]
specpipeline_ln131                (specpipeline     ) [ 0000000000000000]
muxLogicAXIMCE_to_gmem4_addr_read (muxlogic         ) [ 0000000000000000]
gmem4_addr_read                   (read             ) [ 0000000000000000]
bitcast_ln132                     (bitcast          ) [ 0000000000000000]
or_ln1                            (bitconcatenate   ) [ 0000000000000000]
zext_ln132                        (zext             ) [ 0000000000000000]
v_cache_local_0_i_i_i_addr        (getelementptr    ) [ 0000000000000000]
v_cache_local_1_i_i_i_addr        (getelementptr    ) [ 0000000000000000]
v_cache_local_2_i_i_i_addr        (getelementptr    ) [ 0000000000000000]
v_cache_local_3_i_i_i_addr        (getelementptr    ) [ 0000000000000000]
v_cache_local_4_i_i_i_addr        (getelementptr    ) [ 0000000000000000]
v_cache_local_5_i_i_i_addr        (getelementptr    ) [ 0000000000000000]
v_cache_local_6_i_i_i_addr        (getelementptr    ) [ 0000000000000000]
v_cache_local_7_i_i_i_addr        (getelementptr    ) [ 0000000000000000]
muxLogicRAMData_to_store_ln132    (muxlogic         ) [ 0000000000000000]
muxLogicRAMAddr_to_store_ln132    (muxlogic         ) [ 0000000000000000]
store_ln132                       (store            ) [ 0000000000000000]
br_ln132                          (br               ) [ 0000000000000000]
muxLogicRAMData_to_store_ln132    (muxlogic         ) [ 0000000000000000]
muxLogicRAMAddr_to_store_ln132    (muxlogic         ) [ 0000000000000000]
store_ln132                       (store            ) [ 0000000000000000]
br_ln132                          (br               ) [ 0000000000000000]
muxLogicRAMData_to_store_ln132    (muxlogic         ) [ 0000000000000000]
muxLogicRAMAddr_to_store_ln132    (muxlogic         ) [ 0000000000000000]
store_ln132                       (store            ) [ 0000000000000000]
br_ln132                          (br               ) [ 0000000000000000]
muxLogicRAMData_to_store_ln132    (muxlogic         ) [ 0000000000000000]
muxLogicRAMAddr_to_store_ln132    (muxlogic         ) [ 0000000000000000]
store_ln132                       (store            ) [ 0000000000000000]
br_ln132                          (br               ) [ 0000000000000000]
muxLogicRAMData_to_store_ln132    (muxlogic         ) [ 0000000000000000]
muxLogicRAMAddr_to_store_ln132    (muxlogic         ) [ 0000000000000000]
store_ln132                       (store            ) [ 0000000000000000]
br_ln132                          (br               ) [ 0000000000000000]
muxLogicRAMData_to_store_ln132    (muxlogic         ) [ 0000000000000000]
muxLogicRAMAddr_to_store_ln132    (muxlogic         ) [ 0000000000000000]
store_ln132                       (store            ) [ 0000000000000000]
br_ln132                          (br               ) [ 0000000000000000]
muxLogicRAMData_to_store_ln132    (muxlogic         ) [ 0000000000000000]
muxLogicRAMAddr_to_store_ln132    (muxlogic         ) [ 0000000000000000]
store_ln132                       (store            ) [ 0000000000000000]
br_ln132                          (br               ) [ 0000000000000000]
muxLogicRAMData_to_store_ln132    (muxlogic         ) [ 0000000000000000]
muxLogicRAMAddr_to_store_ln132    (muxlogic         ) [ 0000000000000000]
store_ln132                       (store            ) [ 0000000000000000]
br_ln132                          (br               ) [ 0000000000000000]
ret_ln0                           (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_30">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_30"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v_cache_local_7_i_i_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_local_7_i_i_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v_cache_local_6_i_i_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_local_6_i_i_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v_cache_local_5_i_i_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_local_5_i_i_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v_cache_local_4_i_i_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_local_4_i_i_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v_cache_local_3_i_i_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_local_3_i_i_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_cache_local_2_i_i_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_local_2_i_i_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v_cache_local_1_i_i_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_local_1_i_i_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v_cache_local_0_i_i_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_local_0_i_i_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="zext_ln124_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln124_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="value_cache">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_cache"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="gmem4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem4"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i39"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i52.i10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i54.i8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOAD_V_CACHE_VITIS_LOOP_130_3_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="i_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="t_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten7_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="value_cache_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value_cache_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln124_1_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="24" slack="0"/>
<pin id="142" dir="0" index="1" bw="24" slack="0"/>
<pin id="143" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln124_1_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_30_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="39" slack="0"/>
<pin id="148" dir="0" index="1" bw="39" slack="0"/>
<pin id="149" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_30_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="v_cache_local_0_i_i_i_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="12" slack="0"/>
<pin id="156" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_cache_local_0_i_i_i_addr/15 "/>
</bind>
</comp>

<comp id="159" class="1004" name="v_cache_local_1_i_i_i_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="12" slack="0"/>
<pin id="163" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_cache_local_1_i_i_i_addr/15 "/>
</bind>
</comp>

<comp id="166" class="1004" name="v_cache_local_2_i_i_i_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="12" slack="0"/>
<pin id="170" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_cache_local_2_i_i_i_addr/15 "/>
</bind>
</comp>

<comp id="173" class="1004" name="v_cache_local_3_i_i_i_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="12" slack="0"/>
<pin id="177" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_cache_local_3_i_i_i_addr/15 "/>
</bind>
</comp>

<comp id="180" class="1004" name="v_cache_local_4_i_i_i_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="12" slack="0"/>
<pin id="184" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_cache_local_4_i_i_i_addr/15 "/>
</bind>
</comp>

<comp id="187" class="1004" name="v_cache_local_5_i_i_i_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="12" slack="0"/>
<pin id="191" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_cache_local_5_i_i_i_addr/15 "/>
</bind>
</comp>

<comp id="194" class="1004" name="v_cache_local_6_i_i_i_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="12" slack="0"/>
<pin id="198" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_cache_local_6_i_i_i_addr/15 "/>
</bind>
</comp>

<comp id="201" class="1004" name="v_cache_local_7_i_i_i_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="12" slack="0"/>
<pin id="205" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_cache_local_7_i_i_i_addr/15 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln132_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/15 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln132_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/15 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln132_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/15 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln132_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/15 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln132_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="12" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/15 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln132_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/15 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln132_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="12" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/15 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln132_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="12" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/15 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_readreq_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="gmem4_addr_read_read_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="11"/>
<pin id="266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem4_addr_read/15 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln132/15 muxLogicRAMData_to_store_ln132/15 muxLogicRAMData_to_store_ln132/15 muxLogicRAMData_to_store_ln132/15 muxLogicRAMData_to_store_ln132/15 muxLogicRAMData_to_store_ln132/15 muxLogicRAMData_to_store_ln132/15 muxLogicRAMData_to_store_ln132/15 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln124_1_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="24" slack="0"/>
<pin id="273" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_1_cast/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="bound_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="39" slack="0"/>
<pin id="277" dir="1" index="1" bw="70" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln0_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="70" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln129_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln130_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="7" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="indvar_flatten7_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="70" slack="1"/>
<pin id="296" dir="1" index="1" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln129_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="70" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129_2/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln129_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="70" slack="0"/>
<pin id="305" dir="0" index="1" bw="39" slack="1"/>
<pin id="306" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln129_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="70" slack="0"/>
<pin id="310" dir="0" index="1" bw="70" slack="1"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="i_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="2"/>
<pin id="315" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="t_2_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="2"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_2_load/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln130_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="0" index="1" bw="7" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln129_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="7" slack="0"/>
<pin id="329" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln129/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln129_3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129_3/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="select_ln129_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="0"/>
<pin id="342" dir="0" index="2" bw="64" slack="0"/>
<pin id="343" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln129_1/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="first_iter_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_1/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="trunc_ln129_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="0"/>
<pin id="355" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln129/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_shl_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="62" slack="0"/>
<pin id="359" dir="0" index="1" bw="52" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="trunc_ln129_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln129_1/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_shl9_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="62" slack="0"/>
<pin id="371" dir="0" index="1" bw="54" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sub_ln129_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="62" slack="0"/>
<pin id="379" dir="0" index="1" bw="62" slack="0"/>
<pin id="380" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln129/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln129_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="62" slack="0"/>
<pin id="385" dir="0" index="1" bw="24" slack="2"/>
<pin id="386" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln130_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="0"/>
<pin id="390" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="lshr_ln_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="0" index="1" bw="7" slack="0"/>
<pin id="395" dir="0" index="2" bw="3" slack="0"/>
<pin id="396" dir="0" index="3" bw="4" slack="0"/>
<pin id="397" dir="1" index="4" bw="3" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="trunc_ln132_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="0"/>
<pin id="404" dir="1" index="1" bw="9" slack="12"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln132/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="switch_ln132_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="0" index="3" bw="3" slack="0"/>
<pin id="411" dir="0" index="4" bw="3" slack="0"/>
<pin id="412" dir="0" index="5" bw="3" slack="0"/>
<pin id="413" dir="0" index="6" bw="3" slack="0"/>
<pin id="414" dir="0" index="7" bw="2" slack="0"/>
<pin id="415" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln132/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln130_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln129_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="0"/>
<pin id="432" dir="0" index="1" bw="64" slack="2"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln130_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="7" slack="0"/>
<pin id="437" dir="0" index="1" bw="7" slack="2"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="shl_ln4_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="0" index="1" bw="62" slack="1"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln129_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="0"/>
<pin id="449" dir="0" index="1" bw="64" slack="3"/>
<pin id="450" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129_1/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="trunc_ln_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="62" slack="0"/>
<pin id="454" dir="0" index="1" bw="64" slack="0"/>
<pin id="455" dir="0" index="2" bw="3" slack="0"/>
<pin id="456" dir="0" index="3" bw="7" slack="0"/>
<pin id="457" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln130_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="62" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln130/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="gmem4_addr_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="62" slack="0"/>
<pin id="469" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem4_addr/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="muxLogicAXIMAddr_to_empty_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_empty/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="muxLogicAXIMBurst_to_empty_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMBurst_to_empty/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="muxLogicAXIMCE_to_gmem4_addr_read_fu_481">
<pin_list>
<pin id="482" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMCE_to_gmem4_addr_read/15 "/>
</bind>
</comp>

<comp id="483" class="1004" name="bitcast_ln132_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln132/15 "/>
</bind>
</comp>

<comp id="496" class="1004" name="or_ln1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="0"/>
<pin id="498" dir="0" index="1" bw="9" slack="12"/>
<pin id="499" dir="0" index="2" bw="3" slack="12"/>
<pin id="500" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/15 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln132_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="12" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/15 "/>
</bind>
</comp>

<comp id="514" class="1004" name="muxLogicRAMAddr_to_store_ln132_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="12" slack="0"/>
<pin id="516" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln132/15 "/>
</bind>
</comp>

<comp id="518" class="1004" name="muxLogicRAMAddr_to_store_ln132_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="12" slack="0"/>
<pin id="520" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln132/15 "/>
</bind>
</comp>

<comp id="522" class="1004" name="muxLogicRAMAddr_to_store_ln132_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="12" slack="0"/>
<pin id="524" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln132/15 "/>
</bind>
</comp>

<comp id="526" class="1004" name="muxLogicRAMAddr_to_store_ln132_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="12" slack="0"/>
<pin id="528" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln132/15 "/>
</bind>
</comp>

<comp id="530" class="1004" name="muxLogicRAMAddr_to_store_ln132_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="12" slack="0"/>
<pin id="532" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln132/15 "/>
</bind>
</comp>

<comp id="534" class="1004" name="muxLogicRAMAddr_to_store_ln132_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="12" slack="0"/>
<pin id="536" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln132/15 "/>
</bind>
</comp>

<comp id="538" class="1004" name="muxLogicRAMAddr_to_store_ln132_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="12" slack="0"/>
<pin id="540" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln132/15 "/>
</bind>
</comp>

<comp id="542" class="1004" name="muxLogicRAMAddr_to_store_ln132_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="12" slack="0"/>
<pin id="544" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln132/15 "/>
</bind>
</comp>

<comp id="546" class="1005" name="i_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="7" slack="0"/>
<pin id="548" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="553" class="1005" name="t_2_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t_2 "/>
</bind>
</comp>

<comp id="560" class="1005" name="indvar_flatten7_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="70" slack="0"/>
<pin id="562" dir="1" index="1" bw="70" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

<comp id="567" class="1005" name="value_cache_read_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="3"/>
<pin id="569" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="value_cache_read "/>
</bind>
</comp>

<comp id="572" class="1005" name="zext_ln124_1_cast_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="62" slack="2"/>
<pin id="574" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln124_1_cast "/>
</bind>
</comp>

<comp id="577" class="1005" name="bound_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="70" slack="1"/>
<pin id="579" dir="1" index="1" bw="70" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="582" class="1005" name="icmp_ln129_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="12"/>
<pin id="584" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln129 "/>
</bind>
</comp>

<comp id="586" class="1005" name="first_iter_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="1"/>
<pin id="588" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_1 "/>
</bind>
</comp>

<comp id="590" class="1005" name="add_ln129_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="62" slack="1"/>
<pin id="592" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="add_ln129 "/>
</bind>
</comp>

<comp id="595" class="1005" name="trunc_ln130_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="3" slack="12"/>
<pin id="597" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln130 "/>
</bind>
</comp>

<comp id="599" class="1005" name="lshr_ln_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="3" slack="12"/>
<pin id="601" dir="1" index="1" bw="3" slack="12"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="604" class="1005" name="trunc_ln132_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="9" slack="12"/>
<pin id="606" dir="1" index="1" bw="9" slack="12"/>
</pin_list>
<bind>
<opset="trunc_ln132 "/>
</bind>
</comp>

<comp id="609" class="1005" name="gmem4_addr_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem4_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="58" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="58" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="58" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="58" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="58" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="58" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="58" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="58" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="194" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="187" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="180" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="173" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="166" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="159" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="152" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="201" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="114" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="112" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="118" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="140" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="146" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="56" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="58" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="60" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="62" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="294" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="297" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="64" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="60" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="313" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="316" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="66" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="319" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="333" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="316" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="325" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="60" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="339" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="68" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="70" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="368"><net_src comp="339" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="72" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="74" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="357" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="369" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="325" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="76" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="325" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="78" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="80" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="405"><net_src comp="339" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="416"><net_src comp="388" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="82" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="84" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="419"><net_src comp="86" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="420"><net_src comp="88" pin="0"/><net_sink comp="406" pin=4"/></net>

<net id="421"><net_src comp="90" pin="0"/><net_sink comp="406" pin=5"/></net>

<net id="422"><net_src comp="92" pin="0"/><net_sink comp="406" pin=6"/></net>

<net id="423"><net_src comp="94" pin="0"/><net_sink comp="406" pin=7"/></net>

<net id="428"><net_src comp="325" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="96" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="339" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="424" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="102" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="104" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="451"><net_src comp="440" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="458"><net_src comp="106" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="447" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="108" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="110" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="465"><net_src comp="452" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="22" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="462" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="472"><net_src comp="466" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="112" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="263" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="489"><net_src comp="483" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="490"><net_src comp="483" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="492"><net_src comp="483" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="493"><net_src comp="483" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="494"><net_src comp="483" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="495"><net_src comp="483" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="501"><net_src comp="120" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="496" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="509"><net_src comp="502" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="511"><net_src comp="502" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="512"><net_src comp="502" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="513"><net_src comp="502" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="517"><net_src comp="194" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="187" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="180" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="173" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="166" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="159" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="152" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="201" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="122" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="552"><net_src comp="546" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="556"><net_src comp="126" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="563"><net_src comp="130" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="566"><net_src comp="560" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="570"><net_src comp="134" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="575"><net_src comp="271" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="580"><net_src comp="275" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="585"><net_src comp="303" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="347" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="383" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="598"><net_src comp="388" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="392" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="607"><net_src comp="402" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="612"><net_src comp="466" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="263" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_cache_local_7_i_i_i | {15 }
	Port: v_cache_local_6_i_i_i | {15 }
	Port: v_cache_local_5_i_i_i | {15 }
	Port: v_cache_local_4_i_i_i | {15 }
	Port: v_cache_local_3_i_i_i | {15 }
	Port: v_cache_local_2_i_i_i | {15 }
	Port: v_cache_local_1_i_i_i | {15 }
	Port: v_cache_local_0_i_i_i | {15 }
 - Input state : 
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP : tmp_30 | {1 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP : zext_ln124_1 | {1 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP : value_cache | {1 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP : gmem4 | {4 5 6 7 8 9 10 11 12 13 14 15 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln129 : 1
		store_ln130 : 1
	State 2
		add_ln129_2 : 1
		icmp_ln129 : 1
		br_ln129 : 2
		store_ln129 : 2
	State 3
		icmp_ln130 : 1
		select_ln129 : 2
		add_ln129_3 : 1
		select_ln129_1 : 2
		first_iter_1 : 3
		trunc_ln129 : 3
		p_shl : 4
		trunc_ln129_1 : 3
		p_shl9 : 4
		sub_ln129 : 5
		add_ln129 : 6
		br_ln130 : 4
		trunc_ln130 : 3
		lshr_ln : 3
		trunc_ln132 : 3
		switch_ln132 : 4
		add_ln130 : 3
		store_ln129 : 3
		store_ln130 : 4
	State 4
		add_ln129_1 : 1
		trunc_ln : 2
		sext_ln130 : 3
		gmem4_addr : 4
		muxLogicAXIMAddr_to_empty : 5
		empty : 5
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		zext_ln132 : 1
		v_cache_local_0_i_i_i_addr : 2
		v_cache_local_1_i_i_i_addr : 2
		v_cache_local_2_i_i_i_addr : 2
		v_cache_local_3_i_i_i_addr : 2
		v_cache_local_4_i_i_i_addr : 2
		v_cache_local_5_i_i_i_addr : 2
		v_cache_local_6_i_i_i_addr : 2
		v_cache_local_7_i_i_i_addr : 2
		muxLogicRAMData_to_store_ln132 : 1
		muxLogicRAMAddr_to_store_ln132 : 3
		store_ln132 : 3
		muxLogicRAMData_to_store_ln132 : 1
		muxLogicRAMAddr_to_store_ln132 : 3
		store_ln132 : 3
		muxLogicRAMData_to_store_ln132 : 1
		muxLogicRAMAddr_to_store_ln132 : 3
		store_ln132 : 3
		muxLogicRAMData_to_store_ln132 : 1
		muxLogicRAMAddr_to_store_ln132 : 3
		store_ln132 : 3
		muxLogicRAMData_to_store_ln132 : 1
		muxLogicRAMAddr_to_store_ln132 : 3
		store_ln132 : 3
		muxLogicRAMData_to_store_ln132 : 1
		muxLogicRAMAddr_to_store_ln132 : 3
		store_ln132 : 3
		muxLogicRAMData_to_store_ln132 : 1
		muxLogicRAMAddr_to_store_ln132 : 3
		store_ln132 : 3
		muxLogicRAMData_to_store_ln132 : 1
		muxLogicRAMAddr_to_store_ln132 : 3
		store_ln132 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|          |            add_ln129_2_fu_297            |    0    |    70   |
|          |            add_ln129_3_fu_333            |    0    |    64   |
|    add   |             add_ln129_fu_383             |    0    |   125   |
|          |             add_ln130_fu_424             |    0    |    8    |
|          |            add_ln129_1_fu_447            |    0    |    64   |
|----------|------------------------------------------|---------|---------|
|    sub   |             sub_ln129_fu_377             |    0    |   125   |
|----------|------------------------------------------|---------|---------|
|  select  |            select_ln129_fu_325           |    0    |    7    |
|          |           select_ln129_1_fu_339          |    0    |    63   |
|----------|------------------------------------------|---------|---------|
|          |             icmp_ln129_fu_303            |    0    |    35   |
|   icmp   |             icmp_ln130_fu_319            |    0    |    3    |
|          |            first_iter_1_fu_347           |    0    |    3    |
|----------|------------------------------------------|---------|---------|
|          |       value_cache_read_read_fu_134       |    0    |    0    |
|   read   |       zext_ln124_1_read_read_fu_140      |    0    |    0    |
|          |          tmp_30_read_read_fu_146         |    0    |    0    |
|          |        gmem4_addr_read_read_fu_263       |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|  readreq |            grp_readreq_fu_256            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |                grp_fu_268                |    0    |    0    |
|          |     muxLogicAXIMAddr_to_empty_fu_473     |    0    |    0    |
|          |     muxLogicAXIMBurst_to_empty_fu_477    |    0    |    0    |
|          | muxLogicAXIMCE_to_gmem4_addr_read_fu_481 |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln132_fu_514  |    0    |    0    |
| muxlogic |   muxLogicRAMAddr_to_store_ln132_fu_518  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln132_fu_522  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln132_fu_526  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln132_fu_530  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln132_fu_534  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln132_fu_538  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln132_fu_542  |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   zext   |         zext_ln124_1_cast_fu_271         |    0    |    0    |
|          |             zext_ln132_fu_502            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   sext   |               bound_fu_275               |    0    |    0    |
|          |             sext_ln130_fu_462            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |            trunc_ln129_fu_353            |    0    |    0    |
|   trunc  |           trunc_ln129_1_fu_365           |    0    |    0    |
|          |            trunc_ln130_fu_388            |    0    |    0    |
|          |            trunc_ln132_fu_402            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |               p_shl_fu_357               |    0    |    0    |
|bitconcatenate|               p_shl9_fu_369              |    0    |    0    |
|          |              shl_ln4_fu_440              |    0    |    0    |
|          |               or_ln1_fu_496              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|partselect|              lshr_ln_fu_392              |    0    |    0    |
|          |              trunc_ln_fu_452             |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|  switch  |            switch_ln132_fu_406           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |   567   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln129_reg_590    |   62   |
|      bound_reg_577      |   70   |
|   first_iter_1_reg_586  |    1   |
|    gmem4_addr_reg_609   |   32   |
|        i_reg_546        |    7   |
|    icmp_ln129_reg_582   |    1   |
| indvar_flatten7_reg_560 |   70   |
|     lshr_ln_reg_599     |    3   |
|       t_2_reg_553       |   64   |
|   trunc_ln130_reg_595   |    3   |
|   trunc_ln132_reg_604   |    9   |
| value_cache_read_reg_567|   64   |
|zext_ln124_1_cast_reg_572|   62   |
+-------------------------+--------+
|          Total          |   448  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------|------|------|------|--------||---------||---------||---------|
| grp_readreq_fu_256 |  p1  |   2  |  32  |   64   ||    0    ||    32   |
|--------------------|------|------|------|--------||---------||---------||---------|
|        Total       |      |      |      |   64   ||  0.421  ||    0    ||    32   |
|--------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   567  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   32   |
|  Register |    -   |   448  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   448  |   599  |
+-----------+--------+--------+--------+
