// Seed: 2005241636
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_5;
  wire  module_0 = {id_2, id_2};
  logic id_6;
  ;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  output wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  output wor id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  module_0 modCall_1 (
      id_23,
      id_6,
      id_26,
      id_17
  );
  inout wire id_17;
  output wire id_16;
  inout reg id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout supply1 id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_21 = 1;
  assign id_7  = 1;
  or primCall (
      id_9, id_17, id_7, id_3, id_23, id_1, id_14, id_15, id_6, id_12, id_24, id_2, id_19, id_26
  );
  wire id_27;
  always @(-1, posedge id_27) begin : LABEL_0
    id_15 = 1'b0;
  end
endmodule
