-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
-- Date        : Thu Apr 20 10:59:15 2017
-- Host        : ux305 running 64-bit Debian GNU/Linux 9.0 (stretch)
-- Command     : write_vhdl -force -mode funcsim
--               /home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_0_0/iq_demod_only_wrapper_nco_counter_0_0_sim_netlist.vhdl
-- Design      : iq_demod_only_wrapper_nco_counter_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity iq_demod_only_wrapper_nco_counter_0_0_nco_counter_cos_rom_a12_d16 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data_a_reg_0_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data_a_reg_0_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data_a_reg_0_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data_a_reg_1_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data_a_reg_1_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dds_cos_o : out STD_LOGIC_VECTOR ( 13 downto 0 );
    dds_sin_o : out STD_LOGIC_VECTOR ( 13 downto 0 );
    counter_scale_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpt_off_s : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_scale_s__0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ref_clk_i : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of iq_demod_only_wrapper_nco_counter_0_0_nco_counter_cos_rom_a12_d16 : entity is "nco_counter_cos_rom_a12_d16";
end iq_demod_only_wrapper_nco_counter_0_0_nco_counter_cos_rom_a12_d16;

architecture STRUCTURE of iq_demod_only_wrapper_nco_counter_0_0_nco_counter_cos_rom_a12_d16 is
  signal data_a_reg_0_n_51 : STD_LOGIC;
  signal data_a_reg_0_n_52 : STD_LOGIC;
  signal data_a_reg_1_i_1_n_0 : STD_LOGIC;
  signal NLW_data_a_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_data_a_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_data_a_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_a_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_a_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_a_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_a_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_data_a_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_data_a_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_data_a_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_data_a_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_data_a_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_data_a_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_data_a_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_data_a_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_a_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_a_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_a_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_a_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal NLW_data_a_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal NLW_data_a_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_a_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_a_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_data_a_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of data_a_reg_0 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of data_a_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of data_a_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of data_a_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of data_a_reg_0 : label is "nco_inst1/rom_12.rom_inst/data_a";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of data_a_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of data_a_reg_0 : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of data_a_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of data_a_reg_0 : label is 8;
  attribute CLOCK_DOMAINS of data_a_reg_1 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of data_a_reg_1 : label is "p0_d7";
  attribute METHODOLOGY_DRC_VIOS of data_a_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of data_a_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of data_a_reg_1 : label is "nco_inst1/rom_12.rom_inst/data_a";
  attribute bram_addr_begin of data_a_reg_1 : label is 0;
  attribute bram_addr_end of data_a_reg_1 : label is 4095;
  attribute bram_slice_begin of data_a_reg_1 : label is 9;
  attribute bram_slice_end of data_a_reg_1 : label is 15;
begin
\counter_cos_off_s_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(7),
      I1 => cpt_off_s(7),
      O => data_a_reg_1_1(3)
    );
\counter_cos_off_s_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(6),
      I1 => cpt_off_s(6),
      O => data_a_reg_1_1(2)
    );
\counter_cos_off_s_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(5),
      I1 => cpt_off_s(5),
      O => data_a_reg_1_1(1)
    );
\counter_cos_off_s_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(4),
      I1 => cpt_off_s(4),
      O => data_a_reg_1_1(0)
    );
\counter_cos_off_s_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_scale_s(0),
      I1 => cpt_off_s(11),
      O => S(3)
    );
\counter_cos_off_s_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(10),
      I1 => cpt_off_s(10),
      O => S(2)
    );
\counter_cos_off_s_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(9),
      I1 => cpt_off_s(9),
      O => S(1)
    );
\counter_cos_off_s_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(8),
      I1 => cpt_off_s(8),
      O => S(0)
    );
counter_cos_off_s_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(3),
      I1 => cpt_off_s(3),
      O => data_a_reg_1_0(3)
    );
counter_cos_off_s_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(2),
      I1 => cpt_off_s(2),
      O => data_a_reg_1_0(2)
    );
counter_cos_off_s_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(1),
      I1 => cpt_off_s(1),
      O => data_a_reg_1_0(1)
    );
counter_cos_off_s_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(0),
      I1 => cpt_off_s(0),
      O => data_a_reg_1_0(0)
    );
\counter_sin_off_s_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(7),
      I1 => cpt_off_s(7),
      O => data_a_reg_0_1(3)
    );
\counter_sin_off_s_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(6),
      I1 => cpt_off_s(6),
      O => data_a_reg_0_1(2)
    );
\counter_sin_off_s_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(5),
      I1 => cpt_off_s(5),
      O => data_a_reg_0_1(1)
    );
\counter_sin_off_s_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(4),
      I1 => cpt_off_s(4),
      O => data_a_reg_0_1(0)
    );
\counter_sin_off_s_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(2),
      I1 => cpt_off_s(11),
      O => data_a_reg_0_0(3)
    );
\counter_sin_off_s_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(1),
      I1 => cpt_off_s(10),
      O => data_a_reg_0_0(2)
    );
\counter_sin_off_s_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => cpt_off_s(9),
      O => data_a_reg_0_0(1)
    );
\counter_sin_off_s_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(8),
      I1 => cpt_off_s(8),
      O => data_a_reg_0_0(0)
    );
counter_sin_off_s_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(3),
      I1 => cpt_off_s(3),
      O => data_a_reg_0_2(3)
    );
counter_sin_off_s_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(2),
      I1 => cpt_off_s(2),
      O => data_a_reg_0_2(2)
    );
counter_sin_off_s_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(1),
      I1 => cpt_off_s(1),
      O => data_a_reg_0_2(1)
    );
counter_sin_off_s_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(0),
      I1 => cpt_off_s(0),
      O => data_a_reg_0_2(0)
    );
data_a_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"003FFF0001FFFE00007FFFF000003FFFFFF000000003FFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"1FC03F807F00FF00FF00FF807FC01FF007FC00FFC00FFC007FF001FFE001FFF0",
      INITP_02 => X"F81F03F07E07C0FC0F81F81F81F81F81F81FC0FC0FE07F03F80FC07F01FC07F0",
      INITP_03 => X"07C1F07C1F83E0F83E0F81F07C1F03E0F83E07C1F03E0FC1F03E0FC1F03E07C0",
      INITP_04 => X"F81F03E0FC1F83E07C1F83E0FC1F07C0F83E0FC1F07C1F07E0F83E0F83E0FC1F",
      INITP_05 => X"F01FC07F03F80FE07F03F81F80FC0FC07E07E07E07E0FC0FC0F81F83F03E07C0",
      INITP_06 => X"E000FFF000FFF001FF800FFC00FF801FF007FC03FE01FE01FE01FE01FC03F80F",
      INITP_07 => X"000000000000000000003FFFFFFFE0000007FFFFE00001FFFF00007FFF0003FF",
      INITP_08 => X"FFC000FFFE0000FFFF800007FFFFE0000007FFFFFFFC00000000000000000000",
      INITP_09 => X"F01FC03F807F807F807F807FC03FE00FF801FF003FF001FF800FFF000FFF0007",
      INITP_0A => X"03E07C0FC1F81F03F03F07E07E07E07E03F03F01F81FC0FE07F01FC0FE03F80F",
      INITP_0B => X"F83F07C1F07C1F07E0F83E0F83F07C1F03E0F83F07C1F83E07C1F83F07C0F81F",
      INITP_0C => X"03E07C0F83F07C0F83F07C0F83E07C1F07C0F83E0F81F07C1F07C1F83E0F83E0",
      INITP_0D => X"0FE03F80FE03F01FC0FE07F03F03F81F81F81F81F81F81F03F03E07E0FC0F81F",
      INITP_0E => X"0FFF8007FF800FFE003FF003FF003FE00FF803FE01FF00FF00FF00FE01FC03F8",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFC00000000FFFFFFC00000FFFFE00007FFF8000FFFC00",
      INIT_00 => X"D9DCDEE0E2E4E6E8EAECEDEFF1F2F3F5F6F7F8F9FAFBFBFCFDFDFEFEFEFEFEFF",
      INIT_01 => X"666A6F74787D81868A8E92969A9EA2A6A9ADB0B4B7BABEC1C4C7CACDCFD2D5D7",
      INIT_02 => X"A3AAB1B9C0C7CDD4DBE2E8EFF5FB02080E141A20262C31373C42474C52575C61",
      INIT_03 => X"929CA6AFB9C2CBD5DEE7F0F9020B131C242D353E464E565E666E767E858D949C",
      INIT_04 => X"34404C5864707C87939EAAB5C1CCD7E2EDF8030D18232D38424C57616B757F89",
      INIT_05 => X"8998A6B5C3D1DFEDFB09172532404E5B687683909DAAB7C4D1DDEAF7030F1C28",
      INIT_06 => X"93A4B5C5D6E6F707182838485868788898A7B7C6D6E5F404132231404F5E6C7B",
      INIT_07 => X"5265788B9EB1C4D7E9FC0E213345586A7C8EA0B2C3D5E7F80A1B2D3E4F607182",
      INIT_08 => X"C8DEF3081E33485D72869BB0C5D9EE02162B3F53677B8FA3B7CADEF105182C3F",
      INIT_09 => X"F70F263E556D849BB2C9E0F70E253B52697F96ACC2D8EF051B31475C72889DB3",
      INIT_0A => X"E0FA142D47607A93ACC6DFF8112A435C748DA6BED7EF07203850688098B0C8E0",
      INIT_0B => X"85A1BDD9F4102C47627E99B4CFEA05203B56718BA6C1DBF5102A445E7993ADC6",
      INIT_0C => X"E9072542607E9BB9D6F4112E4B6885A2BFDCF916324F6C88A4C1DDF915324E6A",
      INIT_0D => X"0D2D4D6C8CABCBEA0A29486887A6C5E40322405F7E9CBBD9F8163553718FADCB",
      INIT_0E => X"F41637597A9CBDDE0021426384A5C6E70829496A8BABCCEC0C2D4D6D8DADCDED",
      INIT_0F => X"A0C4E70A2E517497BADE002346698CAFD1F416395B7EA0C2E407294B6D8FB0D2",
      INIT_10 => X"153A5F84A9CEF3183D6186ABCFF4183D6186AACEF2163A5E82A6CAEE1235597D",
      INIT_11 => X"547BA1C8EF153C6289AFD6FC22486F95BBE1072D52789EC4E90F345A7FA5CAEF",
      INIT_12 => X"6189B2DA022A527AA2CAF21A426991B9E00830577EA6CDF41C436A91B8DF062D",
      INIT_13 => X"3F6992BCE60F39628CB5DE08315A83ADD6FF28517AA2CBF41D456E97BFE81039",
      INIT_14 => X"F11C47729DC8F31E48739EC8F31E48739DC8F21C47719BC5EF19446E97C1EB15",
      INIT_15 => X"7AA6D3FF2B5783AFDC08335F8BB7E30F3A6692BDE915406B97C2EE19446F9BC6",
      INIT_16 => X"DE0C396694C1EE1B4876A3D0FD2A5784B1DE0A376491BDEA1743709CC9F5224E",
      INIT_17 => X"204F7DABDA08366593C1EF1D4B79A7D503315F8DBBE91644729FCDFB285683B1",
      INIT_18 => X"4473A3D20130608FBEED1C4B7AA9D807366593C2F1204F7DACDB09386695C3F2",
      INIT_19 => X"4D7DADDD0D3D6D9DCDFD2D5D8DBDEC1C4C7BABDB0A3A6A99C9F8285787B6E515",
      INIT_1A => X"3F70A1D202336494C5F5265687B8E8184979AADA0B3B6B9BCCFC2C5C8DBDED1D",
      INIT_1B => X"1E4F81B2E3144677A8D90A3B6D9ECF00316293C4F5265788B9EA1A4B7CADDE0F",
      INIT_1C => X"ED1F5183B4E618497BACDE104173A4D607396B9CCDFF306293C5F627598ABCED",
      INIT_1D => X"B1E3154779ABDD0F4173A5D7093B6D9FD002346698CAFC2D5F91C3F526588ABC",
      INIT_1E => X"6D9FD10436689ACCFE316395C7F92B5E90C2F426588ABCEF215385B7E91B4D7F",
      INIT_1F => X"255789BCEE205285B7E91B4E80B2E517497BAEE0124477A9DB0D4072A4D6083B",
      INIT_20 => X"DC0F4173A5D80A3C6EA1D305376A9CCE00336597C9FC2E6092C5F7295C8EC0F2",
      INIT_21 => X"98CAFC2E6092C4F6295B8DBFF1235587B9EC1E5082B4E6194B7DAFE1144678AA",
      INIT_22 => X"5B8DBFF0225486B8E91B4D7FB1E3154678AADC0E4072A4D6083A6C9ED0023466",
      INIT_23 => X"2A5B8CBEEF215283B5E618497BACDE0F4172A4D607396A9CCEFF316394C6F829",
      INIT_24 => X"0839699ACBFC2D5E8FC0F1225384B5E6174879AADB0C3D6FA0D102336596C7F9",
      INIT_25 => X"F9295989BAEA1A4A7BABDB0C3C6C9DCDFE2E5F8FC0F0215282B3E3144576A6D7",
      INIT_26 => X"0130608FBFEE1D4D7DACDC0B3B6B9ACAFA2A5989B9E9194979A9D909396999C9",
      INIT_27 => X"235280AFDD0C3B6998C7F6245382B1E00F3E6C9BCBFA295887B6E5144473A2D2",
      INIT_28 => X"6491BFED1A4875A3D1FF2C5A88B6E412406E9CCAF8265482B1DF0D3B6A98C6F5",
      INIT_29 => X"C6F31F4C78A5D1FE2A5784B0DD0A376491BEEB1845729FCCF9265481AEDC0937",
      INIT_2A => X"4E79A4CFFB26517DA8D4FF2B5682AED905315D89B5E10C396591BDE915416E9A",
      INIT_2B => X"FE28527BA5CFFA244E78A2CDF7214C76A1CBF6204B76A0CBF6214C77A2CDF823",
      INIT_2C => X"DA022B537CA4CDF61E477099C2EB143D668FB8E20B345E87B1DA042D5780AAD4",
      INIT_2D => X"E40B325980A8CFF61D446C93BBE20A315981A8D0F820487098C0E810386189B1",
      INIT_2E => X"21476C91B7DC02284D7399BFE40A30567CA3C9EF153C6288AFD5FC23497097BE",
      INIT_2F => X"93B7DAFE22466A8EB2D6FA1E42668BAFD3F81C41668AAFD4F91E42678DB2D7FC",
      INIT_30 => X"3D5F80A2C4E6092B4D6F92B4D6F91B3E6184A6C9EC0F3255789BBFE205294C70",
      INIT_31 => X"21416181A1C1E10222436384A4C5E6062748698AABCCEE0F30527394B6D8F91B",
      INIT_32 => X"42607E9CBAD9F71534527190AECDEC0B2A496887A6C5E50423436282A2C1E101",
      INIT_33 => X"A2BEDAF7132F4B6884A1BDDAF713304D6A87A4C1DFFC193754728FADCAE80624",
      INIT_34 => X"455E7892ADC7E1FB16304B65809BB5D0EB06213C57738EA9C5E0FC17334F6B86",
      INIT_35 => X"2A425A728AA2BAD2EA031B344C657D96AFC8E1FA132C455E7891AAC4DEF7112B",
      INIT_36 => X"566B8197ADC2D8EE041A31475D748AA1B7CEE5FC122940576F869DB5CCE3FB13",
      INIT_37 => X"C9DCEF03162A3E5165798DA1B5C9DDF2061B2F44586D8297ACC1D6EB00162B40",
      INIT_38 => X"8495A6B8C9DAECFD0F2032445567798B9DAFC2D4E6F90B1E314356697C8FA2B5",
      INIT_39 => X"8A99A8B7C6D5E4F3021120303F4F5F6E7E8E9EAEBECEDEEFFF0F203041526373",
      INIT_3A => X"DCE8F5010E1A2734414D5A6775828F9CAAB7C5D2E0EEFC0A18263442515F6D7C",
      INIT_3B => X"7A848E98A2ADB7C1CCD6E1EBF6010C17222D38434E5A65717C8894A0ACB8C4D0",
      INIT_3C => X"666D757D848C949CA4ACB4BCC5CDD5DEE6EFF8010A131C252E37414A545D6771",
      INIT_3D => X"A0A5AAAFB4BABFC4CAD0D5DBE1E7EDF3F9FF060C131920262D343B424950575F",
      INIT_3E => X"282B2D303336393C3F4245484C4F53565A5E62666A6E72767B7F83888D91969B",
      INIT_3F => X"000000000001010202030405060708090A0B0D0E1011131517191B1D1F212326",
      INIT_40 => X"2623211F1D1B1917151311100E0D0B0A09080706050403020201010000000000",
      INIT_41 => X"9B96918D88837F7B76726E6A66625E5A56534F4C4845423F3C393633302D2B28",
      INIT_42 => X"5F575049423B342D262019130C06FFF9F3EDE7E1DBD5D0CAC4BFBAB4AFAAA5A0",
      INIT_43 => X"71675D544A41372E251C130A01F8EFE6DED5CDC5BCB4ACA49C948C847D756D66",
      INIT_44 => X"D0C4B8ACA094887C71655A4E43382D22170C01F6EBE1D6CCC1B7ADA2988E847A",
      INIT_45 => X"7C6D5F51423426180AFCEEE0D2C5B7AA9C8F8275675A4D4134271A0E01F5E8DC",
      INIT_46 => X"7363524130200FFFEFDECEBEAE9E8E7E6E5F4F3F30201102F3E4D5C6B7A8998A",
      INIT_47 => X"B5A28F7C695643311E0BF9E6D4C2AF9D8B7967554432200FFDECDAC9B8A69584",
      INIT_48 => X"402B1600EBD6C1AC97826D58442F1B06F2DDC9B5A18D7965513E2A1603EFDCC9",
      INIT_49 => X"13FBE3CCB59D866F57402912FCE5CEB7A18A745D47311A04EED8C2AD97816B56",
      INIT_4A => X"2B11F7DEC4AA91785E452C13FAE1C8AF967D654C341B03EAD2BAA28A725A422A",
      INIT_4B => X"866B4F3317FCE0C5A98E73573C2106EBD0B59B80654B3016FBE1C7AD92785E45",
      INIT_4C => X"2406E8CAAD8F72543719FCDFC1A4876A4D3013F7DABDA184684B2F13F7DABEA2",
      INIT_4D => X"01E1C1A28262432304E5C5A68768492A0BECCDAE9071523415F7D9BA9C7E6042",
      INIT_4E => X"1BF9D8B6947352300FEECCAB8A69482706E6C5A48463432202E1C1A181614121",
      INIT_4F => X"704C2905E2BF9B7855320FECC9A684613E1BF9D6B4926F4D2B09E6C4A2805F3D",
      INIT_50 => X"FCD7B28D67421EF9D4AF8A66411CF8D3AF8B66421EFAD6B28E6A4622FEDAB793",
      INIT_51 => X"BE97704923FCD5AF88623C15EFC9A37C56300AE4BF99734D2802DCB7916C4721",
      INIT_52 => X"B189613810E8C098704820F8D0A88159310AE2BB936C441DF6CFA88059320BE4",
      INIT_53 => X"D4AA80572D04DAB1875E340BE2B88F663D14EBC29970471EF6CDA47C532B02DA",
      INIT_54 => X"23F8CDA2774C21F6CBA0764B20F6CBA1764C21F7CDA2784E24FACFA57B5228FE",
      INIT_55 => X"9A6E4115E9BD9165390CE1B5895D3105D9AE82562BFFD4A87D5126FBCFA4794E",
      INIT_56 => X"3709DCAE815426F9CC9F724518EBBE9164370ADDB084572AFED1A5784C1FF3C6",
      INIT_57 => X"F5C6986A3B0DDFB1825426F8CA9C6E4012E4B6885A2CFFD1A375481AEDBF9164",
      INIT_58 => X"D2A2734414E5B6875829FACB9B6C3E0FE0B1825324F6C798693B0CDDAF805223",
      INIT_59 => X"C999693909D9A9794919E9B989592AFACA9A6B3B0BDCAC7D4D1DEEBF8F603001",
      INIT_5A => X"D7A6764514E3B3825221F0C08F5F2EFECD9D6C3C0CDBAB7B4A1AEABA895929F9",
      INIT_5B => X"F9C796653302D1A06F3D0CDBAA794817E6B5845322F1C08F5E2DFCCB9A693908",
      INIT_5C => X"29F8C6946331FFCE9C6A3907D6A472410FDEAC7B4918E6B5835221EFBE8C5B2A",
      INIT_5D => X"663402D09E6C3A08D6A472400EDCAA784615E3B17F4D1BE9B8865422F0BF8D5B",
      INIT_5E => X"AA784614E1AF7D4B19E6B482501EECB9875523F1BF8D5B29F6C492602EFCCA98",
      INIT_5F => X"F2C08E5C29F7C592602EFCC997653300CE9C6A3705D3A16E3C0AD8A573410FDC",
      INIT_60 => X"3B08D6A472400DDBA9774412E0AE7B4917E5B2804E1BE9B7855220EEBC895725",
      INIT_61 => X"7F4D1BE9B7855321EFBC8A5826F4C2905E2BF9C7956331FECC9A683604D19F6D",
      INIT_62 => X"BC8A5826F5C3915F2DFCCA98663402D09F6D3B09D7A573410FDDAB794715E3B1",
      INIT_63 => X"EDBC8A5927F6C5936230FFCD9C6B3907D6A4734110DEAC7B4918E6B483511FED",
      INIT_64 => X"0FDEAD7C4B1AEAB9885726F5C493623100CF9E6D3B0AD9A8774614E3B2814F1E",
      INIT_65 => X"1DEDBD8D5C2CFCCC9B6B3B0BDAAA794918E8B8875626F5C594643302D2A1703F",
      INIT_66 => X"15E5B6875728F8C9996A3A0ADBAB7B4C1CECBD8D5D2DFDCD9D6D3D0DDDAD7D4D",
      INIT_67 => X"F2C395663809DBAC7D4F20F1C293653607D8A97A4B1CEDBE8F603001D2A37344",
      INIT_68 => X"B1835628FBCD9F724416E9BB8D5F3103D5A7794B1DEFC193653608DAAB7D4F20",
      INIT_69 => X"4E22F5C99C704317EABD9164370ADEB184572AFDD0A376481BEEC19466390CDE",
      INIT_6A => X"C69B6F4419EEC2976B4015E9BD92663A0FE3B78B5F3308DCAF83572BFFD3A67A",
      INIT_6B => X"15EBC1976E4419EFC59B71471CF2C89D73481EF3C89E73481EF3C89D72471CF1",
      INIT_6C => X"3910E8BF976E451DF4CBA27A5128FFD6AD835A3108DEB58C62390FE6BC92693F",
      INIT_6D => X"2D06DFB8916A431CF4CDA67E573008E0B99169421AF2CAA27A522A02DAB28961",
      INIT_6E => X"EFCAA57F5A340FE9C49E78522D07E1BB956F4822FCD6AF89623C15EFC8A17B54",
      INIT_6F => X"7D593512EECAA6825E3A16F2CEAA86613D18F4CFAB86613D18F3CEA9845F3A15",
      INIT_70 => X"D2B08F6D4B2907E4C2A07E5B3916F4D1AF8C69462300DEBA9774512E0AE7C4A0",
      INIT_71 => X"EDCDAD8D6D4D2D0CECCCAB8B6A492908E7C6A58463422100DEBD9C7A593716F4",
      INIT_72 => X"CBAD8F71533516F8D9BB9C7E5F402203E4C5A6876848290AEACBAB8C6C4D2D0D",
      INIT_73 => X"6A4E3215F9DDC1A4886C4F3216F9DCBFA285684B2E11F4D6B99B7E60422507E9",
      INIT_74 => X"C6AD93795E442A10F5DBC1A68B71563B2005EACFB4997E62472C10F4D9BDA185",
      INIT_75 => X"E0C8B098806850382007EFD7BEA68D745C432A11F8DFC6AC937A60472D14FAE0",
      INIT_76 => X"B39D88725C47311B05EFD8C2AC967F69523B250EF7E0C9B29B846D553E260FF7",
      INIT_77 => X"3F2C1805F1DECAB7A38F7B67533F2B1602EED9C5B09B86725D48331E08F3DEC8",
      INIT_78 => X"8271604F3E2D1B0AF8E7D5C3B2A08E7C6A584533210EFCE9D7C4B19E8B786552",
      INIT_79 => X"7B6C5E4F4031221304F4E5D6C6B7A798887868584838281807F7E6D6C5B5A493",
      INIT_7A => X"281C0F03F7EADDD1C4B7AA9D908376685B4E4032251709FBEDDFD1C3B5A69889",
      INIT_7B => X"897F756B61574C42382D23180D03F8EDE2D7CCC1B5AA9E93877C7064584C4034",
      INIT_7C => X"9C948D857E766E665E564E463E352D241C130B02F9F0E7DED5CBC2B9AFA69C92",
      INIT_7D => X"615C57524C47423C37312C26201A140E0802FBF5EFE8E2DBD4CDC7C0B9B1AAA3",
      INIT_7E => X"D7D5D2CFCDCAC7C4C1BEBAB7B4B0ADA9A6A29E9A96928E8A86817D78746F6A66",
      INIT_7F => X"FFFEFEFEFEFEFDFDFCFBFBFAF9F8F7F6F5F3F2F1EFEDECEAE8E6E4E2E0DEDCD9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => sel(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(3) => data_a_reg_1_i_1_n_0,
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_data_a_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_data_a_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ref_clk_i,
      CLKBWRCLK => ref_clk_i,
      DBITERR => NLW_data_a_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000011111111",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0001",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 8) => NLW_data_a_reg_0_DOADO_UNCONNECTED(31 downto 8),
      DOADO(7 downto 2) => dds_cos_o(5 downto 0),
      DOADO(1) => data_a_reg_0_n_51,
      DOADO(0) => data_a_reg_0_n_52,
      DOBDO(31 downto 8) => NLW_data_a_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 2) => dds_sin_o(5 downto 0),
      DOBDO(1 downto 0) => NLW_data_a_reg_0_DOBDO_UNCONNECTED(1 downto 0),
      DOPADOP(3 downto 1) => NLW_data_a_reg_0_DOPADOP_UNCONNECTED(3 downto 1),
      DOPADOP(0) => dds_cos_o(6),
      DOPBDOP(3 downto 1) => NLW_data_a_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => dds_sin_o(6),
      ECCPARITY(7 downto 0) => NLW_data_a_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_data_a_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_data_a_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_data_a_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_data_a_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
data_a_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_01 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_02 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_03 => X"3E3E3E3E3E3E3E3E3E3E3E3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_04 => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_05 => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3E3E3E3E",
      INIT_06 => X"3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3D3D3D3D3D3D3D3D3D",
      INIT_07 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3C3C3C3C3C3C3C3C",
      INIT_08 => X"3939393A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3B3B3B3B",
      INIT_09 => X"3838383838383838383838383939393939393939393939393939393939393939",
      INIT_0A => X"3636373737373737373737373737373737373737373738383838383838383838",
      INIT_0B => X"3535353535353535353535353535363636363636363636363636363636363636",
      INIT_0C => X"3333333333333333333334343434343434343434343434343434343435353535",
      INIT_0D => X"3131313131313131323232323232323232323232323232323233333333333333",
      INIT_0E => X"2F2F2F2F2F2F2F2F303030303030303030303030303030303131313131313131",
      INIT_0F => X"2D2D2D2D2D2D2D2D2D2D2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2F2F2F2F2F2F2F",
      INIT_10 => X"2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C2C2C2C2C2C2C2C2C2C2C2C2C2D2D2D2D",
      INIT_11 => X"2828282828292929292929292929292929292A2A2A2A2A2A2A2A2A2A2A2A2A2A",
      INIT_12 => X"2626262626262626262626272727272727272727272727272828282828282828",
      INIT_13 => X"2323232323242424242424242424242424242525252525252525252525252626",
      INIT_14 => X"2021212121212121212121212122222222222222222222222223232323232323",
      INIT_15 => X"1E1E1E1E1E1E1E1E1E1F1F1F1F1F1F1F1F1F1F1F1F2020202020202020202020",
      INIT_16 => X"1B1B1B1B1B1B1B1C1C1C1C1C1C1C1C1C1C1C1D1D1D1D1D1D1D1D1D1D1D1D1E1E",
      INIT_17 => X"181818181819191919191919191919191A1A1A1A1A1A1A1A1A1A1A1A1B1B1B1B",
      INIT_18 => X"1515151516161616161616161616161717171717171717171717181818181818",
      INIT_19 => X"1212121213131313131313131313131414141414141414141414151515151515",
      INIT_1A => X"0F0F0F0F10101010101010101010101111111111111111111111121212121212",
      INIT_1B => X"0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F",
      INIT_1C => X"0909090909090A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0B0C0C0C0C0C",
      INIT_1D => X"0606060606060607070707070707070707080808080808080808080809090909",
      INIT_1E => X"0303030303030303030404040404040404040405050505050505050505060606",
      INIT_1F => X"0000000000000000000001010101010101010101020202020202020202020303",
      INIT_20 => X"7C7D7D7D7D7D7D7D7D7D7D7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F7F",
      INIT_21 => X"7979797A7A7A7A7A7A7A7A7A7A7B7B7B7B7B7B7B7B7B7B7C7C7C7C7C7C7C7C7C",
      INIT_22 => X"7676767677777777777777777777787878787878787878787979797979797979",
      INIT_23 => X"7373737373747474747474747474747575757575757575757575767676767676",
      INIT_24 => X"7070707070707171717171717171717172727272727272727272737373737373",
      INIT_25 => X"6D6D6D6D6D6D6E6E6E6E6E6E6E6E6E6E6E6F6F6F6F6F6F6F6F6F6F7070707070",
      INIT_26 => X"6A6A6A6A6A6A6B6B6B6B6B6B6B6B6B6B6B6C6C6C6C6C6C6C6C6C6C6D6D6D6D6D",
      INIT_27 => X"6767676767686868686868686868686869696969696969696969696A6A6A6A6A",
      INIT_28 => X"6464646465656565656565656565656666666666666666666666676767676767",
      INIT_29 => X"6161626262626262626262626263636363636363636363636364646464646464",
      INIT_2A => X"5F5F5F5F5F5F5F5F5F5F5F606060606060606060606061616161616161616161",
      INIT_2B => X"5C5C5C5C5C5C5C5D5D5D5D5D5D5D5D5D5D5D5D5E5E5E5E5E5E5E5E5E5E5E5E5F",
      INIT_2C => X"595A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5B5B5B5B5B5B5B5B5B5B5C5C5C5C5C5C",
      INIT_2D => X"5757575757575757585858585858585858585858585959595959595959595959",
      INIT_2E => X"5555555555555555555555555556565656565656565656565656565757575757",
      INIT_2F => X"5252525253535353535353535353535353535454545454545454545454545454",
      INIT_30 => X"5050505050505151515151515151515151515151515252525252525252525252",
      INIT_31 => X"4E4E4E4E4E4E4E4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F505050505050505050",
      INIT_32 => X"4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4E4E4E4E4E4E4E4E4E",
      INIT_33 => X"4A4A4A4A4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4C4C4C4C4C4C4C4C4C4C",
      INIT_34 => X"49494949494949494949494949494949494A4A4A4A4A4A4A4A4A4A4A4A4A4A4A",
      INIT_35 => X"4747474747474747474848484848484848484848484848484848484848484949",
      INIT_36 => X"4646464646464646464646464646464646464646474747474747474747474747",
      INIT_37 => X"4444444545454545454545454545454545454545454545454545454546464646",
      INIT_38 => X"4343434343434343444444444444444444444444444444444444444444444444",
      INIT_39 => X"4242424242424242434343434343434343434343434343434343434343434343",
      INIT_3A => X"4141414242424242424242424242424242424242424242424242424242424242",
      INIT_3B => X"4141414141414141414141414141414141414141414141414141414141414141",
      INIT_3C => X"4040404040404040404040404040404040404041414141414141414141414141",
      INIT_3D => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_3E => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_3F => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_40 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_41 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_42 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_43 => X"4141414141414141414141414140404040404040404040404040404040404040",
      INIT_44 => X"4141414141414141414141414141414141414141414141414141414141414141",
      INIT_45 => X"4242424242424242424242424242424242424242424242424242424242414141",
      INIT_46 => X"4343434343434343434343434343434343434343434343434242424242424242",
      INIT_47 => X"4444444444444444444444444444444444444444444444444343434343434343",
      INIT_48 => X"4646464645454545454545454545454545454545454545454545454545444444",
      INIT_49 => X"4747474747474747474747474646464646464646464646464646464646464646",
      INIT_4A => X"4949484848484848484848484848484848484848484848474747474747474747",
      INIT_4B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4949494949494949494949494949494949",
      INIT_4C => X"4C4C4C4C4C4C4C4C4C4C4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4A4A4A4A",
      INIT_4D => X"4E4E4E4E4E4E4E4E4E4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4C4C4C4C4C4C4C",
      INIT_4E => X"5050505050505050504F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4E4E4E4E4E4E4E",
      INIT_4F => X"5252525252525252525252515151515151515151515151515151505050505050",
      INIT_50 => X"5454545454545454545454545454535353535353535353535353535352525252",
      INIT_51 => X"5757575757565656565656565656565656565655555555555555555555555555",
      INIT_52 => X"5959595959595959595959585858585858585858585858585757575757575757",
      INIT_53 => X"5C5C5C5C5C5C5B5B5B5B5B5B5B5B5B5B5B5B5A5A5A5A5A5A5A5A5A5A5A5A5A59",
      INIT_54 => X"5F5E5E5E5E5E5E5E5E5E5E5E5E5D5D5D5D5D5D5D5D5D5D5D5D5C5C5C5C5C5C5C",
      INIT_55 => X"6161616161616161616160606060606060606060605F5F5F5F5F5F5F5F5F5F5F",
      INIT_56 => X"6464646464646463636363636363636363636362626262626262626262626161",
      INIT_57 => X"6767676767676666666666666666666666656565656565656565656564646464",
      INIT_58 => X"6A6A6A6A6A696969696969696969696968686868686868686868686767676767",
      INIT_59 => X"6D6D6D6D6D6C6C6C6C6C6C6C6C6C6C6B6B6B6B6B6B6B6B6B6B6B6A6A6A6A6A6A",
      INIT_5A => X"70707070706F6F6F6F6F6F6F6F6F6F6E6E6E6E6E6E6E6E6E6E6E6D6D6D6D6D6D",
      INIT_5B => X"7373737373737272727272727272727271717171717171717171707070707070",
      INIT_5C => X"7676767676767575757575757575757575747474747474747474747373737373",
      INIT_5D => X"7979797979797979787878787878787878787777777777777777777776767676",
      INIT_5E => X"7C7C7C7C7C7C7C7C7C7B7B7B7B7B7B7B7B7B7B7A7A7A7A7A7A7A7A7A7A797979",
      INIT_5F => X"7F7F7F7F7F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7D7D7D7D7D7D7D7D7D7D7C",
      INIT_60 => X"0303020202020202020202020101010101010101010100000000000000000000",
      INIT_61 => X"0606060505050505050505050504040404040404040404030303030303030303",
      INIT_62 => X"0909090908080808080808080808080707070707070707070706060606060606",
      INIT_63 => X"0C0C0C0C0C0B0B0B0B0B0B0B0B0B0B0B0A0A0A0A0A0A0A0A0A0A090909090909",
      INIT_64 => X"0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C",
      INIT_65 => X"121212121212111111111111111111111110101010101010101010100F0F0F0F",
      INIT_66 => X"1515151515151414141414141414141414131313131313131313131312121212",
      INIT_67 => X"1818181818181717171717171717171717161616161616161616161615151515",
      INIT_68 => X"1B1B1B1B1A1A1A1A1A1A1A1A1A1A1A1A19191919191919191919191818181818",
      INIT_69 => X"1E1E1D1D1D1D1D1D1D1D1D1D1D1D1C1C1C1C1C1C1C1C1C1C1C1B1B1B1B1B1B1B",
      INIT_6A => X"20202020202020202020201F1F1F1F1F1F1F1F1F1F1F1F1E1E1E1E1E1E1E1E1E",
      INIT_6B => X"2323232323232322222222222222222222222221212121212121212121212120",
      INIT_6C => X"2626252525252525252525252525242424242424242424242424242323232323",
      INIT_6D => X"2828282828282828272727272727272727272727272626262626262626262626",
      INIT_6E => X"2A2A2A2A2A2A2A2A2A2A2A2A2A2A292929292929292929292929292828282828",
      INIT_6F => X"2D2D2D2D2C2C2C2C2C2C2C2C2C2C2C2C2C2C2B2B2B2B2B2B2B2B2B2B2B2B2B2B",
      INIT_70 => X"2F2F2F2F2F2F2F2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2D2D2D2D2D2D2D2D2D2D",
      INIT_71 => X"3131313131313131303030303030303030303030303030302F2F2F2F2F2F2F2F",
      INIT_72 => X"3333333333333332323232323232323232323232323232323131313131313131",
      INIT_73 => X"3535353534343434343434343434343434343434343433333333333333333333",
      INIT_74 => X"3636363636363636363636363636363636363535353535353535353535353535",
      INIT_75 => X"3838383838383838383837373737373737373737373737373737373737373636",
      INIT_76 => X"3939393939393939393939393939393939393939383838383838383838383838",
      INIT_77 => X"3B3B3B3B3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A393939",
      INIT_78 => X"3C3C3C3C3C3C3C3C3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_79 => X"3D3D3D3D3D3D3D3D3D3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C",
      INIT_7A => X"3E3E3E3E3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_7B => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_7C => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_7D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => sel(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(3) => data_a_reg_1_i_1_n_0,
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_data_a_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_data_a_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ref_clk_i,
      CLKBWRCLK => ref_clk_i,
      DBITERR => NLW_data_a_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000001111111",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 7) => NLW_data_a_reg_1_DOADO_UNCONNECTED(31 downto 7),
      DOADO(6 downto 0) => dds_cos_o(13 downto 7),
      DOBDO(31 downto 7) => NLW_data_a_reg_1_DOBDO_UNCONNECTED(31 downto 7),
      DOBDO(6 downto 0) => dds_sin_o(13 downto 7),
      DOPADOP(3 downto 0) => NLW_data_a_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_data_a_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_data_a_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_data_a_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_data_a_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_data_a_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_data_a_reg_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
data_a_reg_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_scale_s__0\(0),
      I1 => cpt_off_s(0),
      O => data_a_reg_1_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity iq_demod_only_wrapper_nco_counter_0_0_nco_counter_handcomm is
  port (
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    addr_s : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    poff_sw_s_reg : out STD_LOGIC;
    pinc_sw_s_reg : out STD_LOGIC;
    \cpt_step_s_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cpt_off_s_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_reset : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 1 downto 0 );
    poff_sw_s : in STD_LOGIC;
    pinc_sw_s : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of iq_demod_only_wrapper_nco_counter_0_0_nco_counter_handcomm : entity is "nco_counter_handcomm";
end iq_demod_only_wrapper_nco_counter_0_0_nco_counter_handcomm;

architecture STRUCTURE of iq_demod_only_wrapper_nco_counter_0_0_nco_counter_handcomm is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \^addr_s\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready_i_1_n_0 : STD_LOGIC;
  signal read_addr_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal write_addr_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_reg[1]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_awaddr[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of axi_awready_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \readdata_s[31]_i_1\ : label is "soft_lutpair1";
begin
  E(0) <= \^e\(0);
  addr_s(1 downto 0) <= \^addr_s\(1 downto 0);
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  s00_axi_wready <= \^s00_axi_wready\;
\addr_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => read_addr_s(0),
      I1 => \^e\(0),
      I2 => addr_reg(0),
      I3 => \addr_reg[1]_i_2_n_0\,
      I4 => write_addr_s(0),
      O => \^addr_s\(0)
    );
\addr_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => read_addr_s(1),
      I1 => \^e\(0),
      I2 => addr_reg(1),
      I3 => \addr_reg[1]_i_2_n_0\,
      I4 => write_addr_s(1),
      O => \^addr_s\(1)
    );
\addr_reg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      O => \addr_reg[1]_i_2_n_0\
    );
\addr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \^addr_s\(0),
      Q => addr_reg(0),
      R => '0'
    );
\addr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \^addr_s\(1),
      Q => addr_reg(1),
      R => '0'
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => read_addr_s(0),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => read_addr_s(1),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => read_addr_s(0),
      S => s00_axi_reset
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => read_addr_s(1),
      S => s00_axi_reset
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      O => axi_arready_i_1_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_i_1_n_0,
      Q => \^s00_axi_arready\,
      R => s00_axi_reset
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^s00_axi_awready\,
      I4 => write_addr_s(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^s00_axi_awready\,
      I4 => write_addr_s(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => write_addr_s(0),
      R => s00_axi_reset
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => write_addr_s(1),
      R => s00_axi_reset
    );
axi_awready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_awready\,
      O => axi_awready_i_1_n_0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready_i_1_n_0,
      Q => \^s00_axi_awready\,
      R => s00_axi_reset
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => s00_axi_reset
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s00_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => s00_axi_reset
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_wready\,
      O => axi_wready_i_1_n_0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready_i_1_n_0,
      Q => \^s00_axi_wready\,
      R => s00_axi_reset
    );
\cpt_off_s[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^addr_s\(0),
      I1 => \^addr_s\(1),
      I2 => \^s00_axi_wready\,
      I3 => \^s00_axi_awready\,
      I4 => s00_axi_awvalid,
      I5 => s00_axi_wvalid,
      O => \cpt_off_s_reg[0]\(0)
    );
\cpt_step_s[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^addr_s\(1),
      I1 => \^addr_s\(0),
      I2 => \^s00_axi_wready\,
      I3 => \^s00_axi_awready\,
      I4 => s00_axi_awvalid,
      I5 => s00_axi_wvalid,
      O => \cpt_step_s_reg[0]\(0)
    );
pinc_sw_s_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s00_axi_wdata(0),
      I1 => \^addr_s\(1),
      I2 => \^addr_s\(0),
      I3 => \addr_reg[1]_i_2_n_0\,
      I4 => pinc_sw_s,
      O => pinc_sw_s_reg
    );
poff_sw_s_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s00_axi_wdata(1),
      I1 => \^addr_s\(1),
      I2 => \^addr_s\(0),
      I3 => \addr_reg[1]_i_2_n_0\,
      I4 => poff_sw_s,
      O => poff_sw_s_reg
    );
\readdata_s[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      I2 => \^s00_axi_rvalid\,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity iq_demod_only_wrapper_nco_counter_0_0_wb_nco_counter is
  port (
    pinc_sw_s : out STD_LOGIC;
    poff_sw_s : out STD_LOGIC;
    cpt_off_mux_s : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cpt_step_mux_s : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_reset : in STD_LOGIC;
    pinc_sw_s_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    poff_sw_s_reg_0 : in STD_LOGIC;
    addr_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    poff_i : in STD_LOGIC_VECTOR ( 11 downto 0 );
    poff_sw2_s : in STD_LOGIC;
    pinc_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pinc_sw2_s : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_arready_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of iq_demod_only_wrapper_nco_counter_0_0_wb_nco_counter : entity is "wb_nco_counter";
end iq_demod_only_wrapper_nco_counter_0_0_wb_nco_counter;

architecture STRUCTURE of iq_demod_only_wrapper_nco_counter_0_0_wb_nco_counter is
  signal \cpt_off_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[14]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[15]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[16]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[17]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[18]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[19]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[20]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[21]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[22]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[23]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[24]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[25]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[26]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[27]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[28]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[29]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[30]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[31]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \cpt_off_s_reg_n_0_[9]\ : STD_LOGIC;
  signal cpt_step_s : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^pinc_sw_s\ : STD_LOGIC;
  signal \^poff_sw_s\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[0]_srl2_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[10]_srl2_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[11]_srl2_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[12]_srl2_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[13]_srl2_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[14]_srl2_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[15]_srl2_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[16]_srl2_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[17]_srl2_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[18]_srl2_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[19]_srl2_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[1]_srl2_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[20]_srl2_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[21]_srl2_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[22]_srl2_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[23]_srl2_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[24]_srl2_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[25]_srl2_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[26]_srl2_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[27]_srl2_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[28]_srl2_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[29]_srl2_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[2]_srl2_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[30]_srl2_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[31]_srl2_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[3]_srl2_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[4]_srl2_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[5]_srl2_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[6]_srl2_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[7]_srl2_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[8]_srl2_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \cpt_inc2_s_reg[9]_srl2_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \cpt_off2_s_reg[0]_srl2_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \cpt_off2_s_reg[10]_srl2_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cpt_off2_s_reg[11]_srl2_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cpt_off2_s_reg[1]_srl2_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \cpt_off2_s_reg[2]_srl2_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \cpt_off2_s_reg[3]_srl2_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \cpt_off2_s_reg[4]_srl2_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cpt_off2_s_reg[5]_srl2_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cpt_off2_s_reg[6]_srl2_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cpt_off2_s_reg[7]_srl2_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cpt_off2_s_reg[8]_srl2_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cpt_off2_s_reg[9]_srl2_i_1\ : label is "soft_lutpair7";
begin
  pinc_sw_s <= \^pinc_sw_s\;
  poff_sw_s <= \^poff_sw_s\;
\cpt_inc2_s_reg[0]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(0),
      I1 => pinc_i(0),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(0)
    );
\cpt_inc2_s_reg[10]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(10),
      I1 => pinc_i(10),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(10)
    );
\cpt_inc2_s_reg[11]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(11),
      I1 => pinc_i(11),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(11)
    );
\cpt_inc2_s_reg[12]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(12),
      I1 => pinc_i(12),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(12)
    );
\cpt_inc2_s_reg[13]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(13),
      I1 => pinc_i(13),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(13)
    );
\cpt_inc2_s_reg[14]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(14),
      I1 => pinc_i(14),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(14)
    );
\cpt_inc2_s_reg[15]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(15),
      I1 => pinc_i(15),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(15)
    );
\cpt_inc2_s_reg[16]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(16),
      I1 => pinc_i(16),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(16)
    );
\cpt_inc2_s_reg[17]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(17),
      I1 => pinc_i(17),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(17)
    );
\cpt_inc2_s_reg[18]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(18),
      I1 => pinc_i(18),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(18)
    );
\cpt_inc2_s_reg[19]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(19),
      I1 => pinc_i(19),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(19)
    );
\cpt_inc2_s_reg[1]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(1),
      I1 => pinc_i(1),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(1)
    );
\cpt_inc2_s_reg[20]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(20),
      I1 => pinc_i(20),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(20)
    );
\cpt_inc2_s_reg[21]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(21),
      I1 => pinc_i(21),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(21)
    );
\cpt_inc2_s_reg[22]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(22),
      I1 => pinc_i(22),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(22)
    );
\cpt_inc2_s_reg[23]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(23),
      I1 => pinc_i(23),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(23)
    );
\cpt_inc2_s_reg[24]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(24),
      I1 => pinc_i(24),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(24)
    );
\cpt_inc2_s_reg[25]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(25),
      I1 => pinc_i(25),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(25)
    );
\cpt_inc2_s_reg[26]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(26),
      I1 => pinc_i(26),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(26)
    );
\cpt_inc2_s_reg[27]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(27),
      I1 => pinc_i(27),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(27)
    );
\cpt_inc2_s_reg[28]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(28),
      I1 => pinc_i(28),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(28)
    );
\cpt_inc2_s_reg[29]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(29),
      I1 => pinc_i(29),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(29)
    );
\cpt_inc2_s_reg[2]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(2),
      I1 => pinc_i(2),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(2)
    );
\cpt_inc2_s_reg[30]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(30),
      I1 => pinc_i(30),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(30)
    );
\cpt_inc2_s_reg[31]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(31),
      I1 => pinc_i(31),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(31)
    );
\cpt_inc2_s_reg[3]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(3),
      I1 => pinc_i(3),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(3)
    );
\cpt_inc2_s_reg[4]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(4),
      I1 => pinc_i(4),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(4)
    );
\cpt_inc2_s_reg[5]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(5),
      I1 => pinc_i(5),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(5)
    );
\cpt_inc2_s_reg[6]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(6),
      I1 => pinc_i(6),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(6)
    );
\cpt_inc2_s_reg[7]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(7),
      I1 => pinc_i(7),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(7)
    );
\cpt_inc2_s_reg[8]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(8),
      I1 => pinc_i(8),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(8)
    );
\cpt_inc2_s_reg[9]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => cpt_step_s(9),
      I1 => pinc_i(9),
      I2 => pinc_sw2_s,
      O => cpt_step_mux_s(9)
    );
\cpt_off2_s_reg[0]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cpt_off_s_reg_n_0_[0]\,
      I1 => poff_i(0),
      I2 => poff_sw2_s,
      O => cpt_off_mux_s(0)
    );
\cpt_off2_s_reg[10]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cpt_off_s_reg_n_0_[10]\,
      I1 => poff_i(10),
      I2 => poff_sw2_s,
      O => cpt_off_mux_s(10)
    );
\cpt_off2_s_reg[11]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cpt_off_s_reg_n_0_[11]\,
      I1 => poff_i(11),
      I2 => poff_sw2_s,
      O => cpt_off_mux_s(11)
    );
\cpt_off2_s_reg[1]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cpt_off_s_reg_n_0_[1]\,
      I1 => poff_i(1),
      I2 => poff_sw2_s,
      O => cpt_off_mux_s(1)
    );
\cpt_off2_s_reg[2]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cpt_off_s_reg_n_0_[2]\,
      I1 => poff_i(2),
      I2 => poff_sw2_s,
      O => cpt_off_mux_s(2)
    );
\cpt_off2_s_reg[3]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cpt_off_s_reg_n_0_[3]\,
      I1 => poff_i(3),
      I2 => poff_sw2_s,
      O => cpt_off_mux_s(3)
    );
\cpt_off2_s_reg[4]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cpt_off_s_reg_n_0_[4]\,
      I1 => poff_i(4),
      I2 => poff_sw2_s,
      O => cpt_off_mux_s(4)
    );
\cpt_off2_s_reg[5]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cpt_off_s_reg_n_0_[5]\,
      I1 => poff_i(5),
      I2 => poff_sw2_s,
      O => cpt_off_mux_s(5)
    );
\cpt_off2_s_reg[6]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cpt_off_s_reg_n_0_[6]\,
      I1 => poff_i(6),
      I2 => poff_sw2_s,
      O => cpt_off_mux_s(6)
    );
\cpt_off2_s_reg[7]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cpt_off_s_reg_n_0_[7]\,
      I1 => poff_i(7),
      I2 => poff_sw2_s,
      O => cpt_off_mux_s(7)
    );
\cpt_off2_s_reg[8]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cpt_off_s_reg_n_0_[8]\,
      I1 => poff_i(8),
      I2 => poff_sw2_s,
      O => cpt_off_mux_s(8)
    );
\cpt_off2_s_reg[9]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cpt_off_s_reg_n_0_[9]\,
      I1 => poff_i(9),
      I2 => poff_sw2_s,
      O => cpt_off_mux_s(9)
    );
\cpt_off_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(0),
      Q => \cpt_off_s_reg_n_0_[0]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(10),
      Q => \cpt_off_s_reg_n_0_[10]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(11),
      Q => \cpt_off_s_reg_n_0_[11]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(12),
      Q => \cpt_off_s_reg_n_0_[12]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(13),
      Q => \cpt_off_s_reg_n_0_[13]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(14),
      Q => \cpt_off_s_reg_n_0_[14]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(15),
      Q => \cpt_off_s_reg_n_0_[15]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(16),
      Q => \cpt_off_s_reg_n_0_[16]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(17),
      Q => \cpt_off_s_reg_n_0_[17]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(18),
      Q => \cpt_off_s_reg_n_0_[18]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(19),
      Q => \cpt_off_s_reg_n_0_[19]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(1),
      Q => \cpt_off_s_reg_n_0_[1]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(20),
      Q => \cpt_off_s_reg_n_0_[20]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(21),
      Q => \cpt_off_s_reg_n_0_[21]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(22),
      Q => \cpt_off_s_reg_n_0_[22]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(23),
      Q => \cpt_off_s_reg_n_0_[23]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(24),
      Q => \cpt_off_s_reg_n_0_[24]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(25),
      Q => \cpt_off_s_reg_n_0_[25]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(26),
      Q => \cpt_off_s_reg_n_0_[26]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(27),
      Q => \cpt_off_s_reg_n_0_[27]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(28),
      Q => \cpt_off_s_reg_n_0_[28]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(29),
      Q => \cpt_off_s_reg_n_0_[29]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(2),
      Q => \cpt_off_s_reg_n_0_[2]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(30),
      Q => \cpt_off_s_reg_n_0_[30]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(31),
      Q => \cpt_off_s_reg_n_0_[31]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(3),
      Q => \cpt_off_s_reg_n_0_[3]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(4),
      Q => \cpt_off_s_reg_n_0_[4]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(5),
      Q => \cpt_off_s_reg_n_0_[5]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(6),
      Q => \cpt_off_s_reg_n_0_[6]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(7),
      Q => \cpt_off_s_reg_n_0_[7]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(8),
      Q => \cpt_off_s_reg_n_0_[8]\,
      R => s00_axi_reset
    );
\cpt_off_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(9),
      Q => \cpt_off_s_reg_n_0_[9]\,
      R => s00_axi_reset
    );
\cpt_step_s_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(0),
      Q => cpt_step_s(0),
      S => s00_axi_reset
    );
\cpt_step_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(10),
      Q => cpt_step_s(10),
      R => s00_axi_reset
    );
\cpt_step_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(11),
      Q => cpt_step_s(11),
      R => s00_axi_reset
    );
\cpt_step_s_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(12),
      Q => cpt_step_s(12),
      S => s00_axi_reset
    );
\cpt_step_s_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(13),
      Q => cpt_step_s(13),
      S => s00_axi_reset
    );
\cpt_step_s_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(14),
      Q => cpt_step_s(14),
      S => s00_axi_reset
    );
\cpt_step_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(15),
      Q => cpt_step_s(15),
      R => s00_axi_reset
    );
\cpt_step_s_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(16),
      Q => cpt_step_s(16),
      S => s00_axi_reset
    );
\cpt_step_s_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(17),
      Q => cpt_step_s(17),
      R => s00_axi_reset
    );
\cpt_step_s_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(18),
      Q => cpt_step_s(18),
      S => s00_axi_reset
    );
\cpt_step_s_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(19),
      Q => cpt_step_s(19),
      S => s00_axi_reset
    );
\cpt_step_s_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(1),
      Q => cpt_step_s(1),
      S => s00_axi_reset
    );
\cpt_step_s_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(20),
      Q => cpt_step_s(20),
      S => s00_axi_reset
    );
\cpt_step_s_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(21),
      Q => cpt_step_s(21),
      S => s00_axi_reset
    );
\cpt_step_s_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(22),
      Q => cpt_step_s(22),
      R => s00_axi_reset
    );
\cpt_step_s_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(23),
      Q => cpt_step_s(23),
      R => s00_axi_reset
    );
\cpt_step_s_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(24),
      Q => cpt_step_s(24),
      R => s00_axi_reset
    );
\cpt_step_s_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(25),
      Q => cpt_step_s(25),
      S => s00_axi_reset
    );
\cpt_step_s_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(26),
      Q => cpt_step_s(26),
      R => s00_axi_reset
    );
\cpt_step_s_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(27),
      Q => cpt_step_s(27),
      S => s00_axi_reset
    );
\cpt_step_s_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(28),
      Q => cpt_step_s(28),
      R => s00_axi_reset
    );
\cpt_step_s_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(29),
      Q => cpt_step_s(29),
      R => s00_axi_reset
    );
\cpt_step_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(2),
      Q => cpt_step_s(2),
      R => s00_axi_reset
    );
\cpt_step_s_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(30),
      Q => cpt_step_s(30),
      R => s00_axi_reset
    );
\cpt_step_s_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(31),
      Q => cpt_step_s(31),
      R => s00_axi_reset
    );
\cpt_step_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(3),
      Q => cpt_step_s(3),
      R => s00_axi_reset
    );
\cpt_step_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(4),
      Q => cpt_step_s(4),
      R => s00_axi_reset
    );
\cpt_step_s_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(5),
      Q => cpt_step_s(5),
      S => s00_axi_reset
    );
\cpt_step_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(6),
      Q => cpt_step_s(6),
      R => s00_axi_reset
    );
\cpt_step_s_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(7),
      Q => cpt_step_s(7),
      S => s00_axi_reset
    );
\cpt_step_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(8),
      Q => cpt_step_s(8),
      R => s00_axi_reset
    );
\cpt_step_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => s00_axi_wdata(9),
      Q => cpt_step_s(9),
      R => s00_axi_reset
    );
pinc_sw_s_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => pinc_sw_s_reg_0,
      Q => \^pinc_sw_s\,
      S => s00_axi_reset
    );
poff_sw_s_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => poff_sw_s_reg_0,
      Q => \^poff_sw_s\,
      S => s00_axi_reset
    );
\readdata_s[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACF000"
    )
        port map (
      I0 => \^pinc_sw_s\,
      I1 => cpt_step_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[0]\,
      I4 => addr_s(0),
      O => p_0_in(0)
    );
\readdata_s[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(10),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[10]\,
      O => p_0_in(10)
    );
\readdata_s[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(11),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[11]\,
      O => p_0_in(11)
    );
\readdata_s[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(12),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[12]\,
      O => p_0_in(12)
    );
\readdata_s[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(13),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[13]\,
      O => p_0_in(13)
    );
\readdata_s[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(14),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[14]\,
      O => p_0_in(14)
    );
\readdata_s[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(15),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[15]\,
      O => p_0_in(15)
    );
\readdata_s[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(16),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[16]\,
      O => p_0_in(16)
    );
\readdata_s[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(17),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[17]\,
      O => p_0_in(17)
    );
\readdata_s[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(18),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[18]\,
      O => p_0_in(18)
    );
\readdata_s[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(19),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[19]\,
      O => p_0_in(19)
    );
\readdata_s[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACF000"
    )
        port map (
      I0 => \^poff_sw_s\,
      I1 => cpt_step_s(1),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[1]\,
      I4 => addr_s(0),
      O => p_0_in(1)
    );
\readdata_s[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(20),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[20]\,
      O => p_0_in(20)
    );
\readdata_s[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(21),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[21]\,
      O => p_0_in(21)
    );
\readdata_s[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(22),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[22]\,
      O => p_0_in(22)
    );
\readdata_s[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(23),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[23]\,
      O => p_0_in(23)
    );
\readdata_s[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(24),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[24]\,
      O => p_0_in(24)
    );
\readdata_s[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(25),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[25]\,
      O => p_0_in(25)
    );
\readdata_s[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(26),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[26]\,
      O => p_0_in(26)
    );
\readdata_s[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(27),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[27]\,
      O => p_0_in(27)
    );
\readdata_s[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(28),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[28]\,
      O => p_0_in(28)
    );
\readdata_s[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(29),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[29]\,
      O => p_0_in(29)
    );
\readdata_s[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(2),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[2]\,
      O => p_0_in(2)
    );
\readdata_s[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(30),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[30]\,
      O => p_0_in(30)
    );
\readdata_s[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(31),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[31]\,
      O => p_0_in(31)
    );
\readdata_s[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(3),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[3]\,
      O => p_0_in(3)
    );
\readdata_s[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(4),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[4]\,
      O => p_0_in(4)
    );
\readdata_s[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(5),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[5]\,
      O => p_0_in(5)
    );
\readdata_s[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(6),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[6]\,
      O => p_0_in(6)
    );
\readdata_s[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(7),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[7]\,
      O => p_0_in(7)
    );
\readdata_s[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(8),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[8]\,
      O => p_0_in(8)
    );
\readdata_s[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => cpt_step_s(9),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => \cpt_off_s_reg_n_0_[9]\,
      O => p_0_in(9)
    );
\readdata_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(0),
      Q => s00_axi_rdata(0),
      R => s00_axi_reset
    );
\readdata_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(10),
      Q => s00_axi_rdata(10),
      R => s00_axi_reset
    );
\readdata_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(11),
      Q => s00_axi_rdata(11),
      R => s00_axi_reset
    );
\readdata_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(12),
      Q => s00_axi_rdata(12),
      R => s00_axi_reset
    );
\readdata_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(13),
      Q => s00_axi_rdata(13),
      R => s00_axi_reset
    );
\readdata_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(14),
      Q => s00_axi_rdata(14),
      R => s00_axi_reset
    );
\readdata_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(15),
      Q => s00_axi_rdata(15),
      R => s00_axi_reset
    );
\readdata_s_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(16),
      Q => s00_axi_rdata(16),
      R => s00_axi_reset
    );
\readdata_s_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(17),
      Q => s00_axi_rdata(17),
      R => s00_axi_reset
    );
\readdata_s_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(18),
      Q => s00_axi_rdata(18),
      R => s00_axi_reset
    );
\readdata_s_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(19),
      Q => s00_axi_rdata(19),
      R => s00_axi_reset
    );
\readdata_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(1),
      Q => s00_axi_rdata(1),
      R => s00_axi_reset
    );
\readdata_s_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(20),
      Q => s00_axi_rdata(20),
      R => s00_axi_reset
    );
\readdata_s_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(21),
      Q => s00_axi_rdata(21),
      R => s00_axi_reset
    );
\readdata_s_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(22),
      Q => s00_axi_rdata(22),
      R => s00_axi_reset
    );
\readdata_s_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(23),
      Q => s00_axi_rdata(23),
      R => s00_axi_reset
    );
\readdata_s_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(24),
      Q => s00_axi_rdata(24),
      R => s00_axi_reset
    );
\readdata_s_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(25),
      Q => s00_axi_rdata(25),
      R => s00_axi_reset
    );
\readdata_s_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(26),
      Q => s00_axi_rdata(26),
      R => s00_axi_reset
    );
\readdata_s_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(27),
      Q => s00_axi_rdata(27),
      R => s00_axi_reset
    );
\readdata_s_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(28),
      Q => s00_axi_rdata(28),
      R => s00_axi_reset
    );
\readdata_s_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(29),
      Q => s00_axi_rdata(29),
      R => s00_axi_reset
    );
\readdata_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(2),
      Q => s00_axi_rdata(2),
      R => s00_axi_reset
    );
\readdata_s_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(30),
      Q => s00_axi_rdata(30),
      R => s00_axi_reset
    );
\readdata_s_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(31),
      Q => s00_axi_rdata(31),
      R => s00_axi_reset
    );
\readdata_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(3),
      Q => s00_axi_rdata(3),
      R => s00_axi_reset
    );
\readdata_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(4),
      Q => s00_axi_rdata(4),
      R => s00_axi_reset
    );
\readdata_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(5),
      Q => s00_axi_rdata(5),
      R => s00_axi_reset
    );
\readdata_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(6),
      Q => s00_axi_rdata(6),
      R => s00_axi_reset
    );
\readdata_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(7),
      Q => s00_axi_rdata(7),
      R => s00_axi_reset
    );
\readdata_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(8),
      Q => s00_axi_rdata(8),
      R => s00_axi_reset
    );
\readdata_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_reg(0),
      D => p_0_in(9),
      Q => s00_axi_rdata(9),
      R => s00_axi_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity iq_demod_only_wrapper_nco_counter_0_0_nco_counter_logic is
  port (
    sin_fake_o : out STD_LOGIC;
    cos_fake_o : out STD_LOGIC;
    dds_cos_o : out STD_LOGIC_VECTOR ( 13 downto 0 );
    dds_sin_o : out STD_LOGIC_VECTOR ( 13 downto 0 );
    test_o : out STD_LOGIC;
    ref_rst_i : in STD_LOGIC;
    ref_clk_i : in STD_LOGIC;
    cpt_off_mux_s : in STD_LOGIC_VECTOR ( 11 downto 0 );
    cpt_step_mux_s : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of iq_demod_only_wrapper_nco_counter_0_0_nco_counter_logic : entity is "nco_counter_logic";
end iq_demod_only_wrapper_nco_counter_0_0_nco_counter_logic;

architecture STRUCTURE of iq_demod_only_wrapper_nco_counter_0_0_nco_counter_logic is
  signal \counter_cos_off_s_carry__0_n_0\ : STD_LOGIC;
  signal \counter_cos_off_s_carry__0_n_1\ : STD_LOGIC;
  signal \counter_cos_off_s_carry__0_n_2\ : STD_LOGIC;
  signal \counter_cos_off_s_carry__0_n_3\ : STD_LOGIC;
  signal \counter_cos_off_s_carry__1_n_1\ : STD_LOGIC;
  signal \counter_cos_off_s_carry__1_n_2\ : STD_LOGIC;
  signal \counter_cos_off_s_carry__1_n_3\ : STD_LOGIC;
  signal counter_cos_off_s_carry_n_0 : STD_LOGIC;
  signal counter_cos_off_s_carry_n_1 : STD_LOGIC;
  signal counter_cos_off_s_carry_n_2 : STD_LOGIC;
  signal counter_cos_off_s_carry_n_3 : STD_LOGIC;
  signal \counter_s[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_s[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_s[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_s[0]_i_5_n_0\ : STD_LOGIC;
  signal \counter_s[12]_i_2_n_0\ : STD_LOGIC;
  signal \counter_s[12]_i_3_n_0\ : STD_LOGIC;
  signal \counter_s[12]_i_4_n_0\ : STD_LOGIC;
  signal \counter_s[12]_i_5_n_0\ : STD_LOGIC;
  signal \counter_s[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter_s[16]_i_3_n_0\ : STD_LOGIC;
  signal \counter_s[16]_i_4_n_0\ : STD_LOGIC;
  signal \counter_s[16]_i_5_n_0\ : STD_LOGIC;
  signal \counter_s[20]_i_2_n_0\ : STD_LOGIC;
  signal \counter_s[20]_i_3_n_0\ : STD_LOGIC;
  signal \counter_s[20]_i_4_n_0\ : STD_LOGIC;
  signal \counter_s[20]_i_5_n_0\ : STD_LOGIC;
  signal \counter_s[24]_i_2_n_0\ : STD_LOGIC;
  signal \counter_s[24]_i_3_n_0\ : STD_LOGIC;
  signal \counter_s[24]_i_4_n_0\ : STD_LOGIC;
  signal \counter_s[24]_i_5_n_0\ : STD_LOGIC;
  signal \counter_s[28]_i_2_n_0\ : STD_LOGIC;
  signal \counter_s[28]_i_3_n_0\ : STD_LOGIC;
  signal \counter_s[28]_i_4_n_0\ : STD_LOGIC;
  signal \counter_s[28]_i_5_n_0\ : STD_LOGIC;
  signal \counter_s[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter_s[4]_i_3_n_0\ : STD_LOGIC;
  signal \counter_s[4]_i_4_n_0\ : STD_LOGIC;
  signal \counter_s[4]_i_5_n_0\ : STD_LOGIC;
  signal \counter_s[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter_s[8]_i_3_n_0\ : STD_LOGIC;
  signal \counter_s[8]_i_4_n_0\ : STD_LOGIC;
  signal \counter_s[8]_i_5_n_0\ : STD_LOGIC;
  signal \counter_s_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_s_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter_s_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter_s_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter_s_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter_s_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter_s_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter_s_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter_s_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_s_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_s_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_s_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_s_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_s_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_s_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_s_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_s_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_s_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_s_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_s_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_s_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_s_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_s_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_s_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_s_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_s_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_s_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_s_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_s_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_s_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_s_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_s_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_s_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_s_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_s_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_s_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_s_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_s_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_s_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_s_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_s_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_s_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_s_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_s_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_s_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_s_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_s_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_s_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_s_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_s_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_s_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_s_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_s_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_s_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_s_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_s_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_s_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_s_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_s_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_s_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_s_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_s_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_s_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[14]\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[15]\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[16]\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[17]\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[18]\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[19]\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \counter_s_reg_n_0_[9]\ : STD_LOGIC;
  signal counter_scale_s : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \counter_scale_s__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \counter_sin_off_s_carry__0_n_0\ : STD_LOGIC;
  signal \counter_sin_off_s_carry__0_n_1\ : STD_LOGIC;
  signal \counter_sin_off_s_carry__0_n_2\ : STD_LOGIC;
  signal \counter_sin_off_s_carry__0_n_3\ : STD_LOGIC;
  signal \counter_sin_off_s_carry__0_n_4\ : STD_LOGIC;
  signal \counter_sin_off_s_carry__0_n_5\ : STD_LOGIC;
  signal \counter_sin_off_s_carry__0_n_6\ : STD_LOGIC;
  signal \counter_sin_off_s_carry__0_n_7\ : STD_LOGIC;
  signal \counter_sin_off_s_carry__1_n_1\ : STD_LOGIC;
  signal \counter_sin_off_s_carry__1_n_2\ : STD_LOGIC;
  signal \counter_sin_off_s_carry__1_n_3\ : STD_LOGIC;
  signal \counter_sin_off_s_carry__1_n_4\ : STD_LOGIC;
  signal \counter_sin_off_s_carry__1_n_5\ : STD_LOGIC;
  signal \counter_sin_off_s_carry__1_n_6\ : STD_LOGIC;
  signal \counter_sin_off_s_carry__1_n_7\ : STD_LOGIC;
  signal counter_sin_off_s_carry_n_0 : STD_LOGIC;
  signal counter_sin_off_s_carry_n_1 : STD_LOGIC;
  signal counter_sin_off_s_carry_n_2 : STD_LOGIC;
  signal counter_sin_off_s_carry_n_3 : STD_LOGIC;
  signal counter_sin_off_s_carry_n_4 : STD_LOGIC;
  signal counter_sin_off_s_carry_n_5 : STD_LOGIC;
  signal counter_sin_off_s_carry_n_6 : STD_LOGIC;
  signal \cpt_inc2_s_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[16]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[17]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[18]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[19]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[20]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[21]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[22]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[23]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[24]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[25]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[26]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[27]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[28]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[29]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[30]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[31]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_inc2_s_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_off2_s_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_off2_s_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_off2_s_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_off2_s_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_off2_s_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_off2_s_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_off2_s_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_off2_s_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_off2_s_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_off2_s_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_off2_s_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \cpt_off2_s_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal cpt_off_s : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal minusOp_carry_i_1_n_0 : STD_LOGIC;
  signal minusOp_carry_i_2_n_0 : STD_LOGIC;
  signal minusOp_carry_i_3_n_0 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \rom_12.rom_inst_n_0\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_1\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_10\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_11\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_12\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_13\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_14\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_15\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_16\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_17\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_18\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_19\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_2\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_20\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_21\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_22\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_23\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_3\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_4\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_5\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_6\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_7\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_8\ : STD_LOGIC;
  signal \rom_12.rom_inst_n_9\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sin_next : STD_LOGIC;
  signal test_o_INST_0_i_1_n_0 : STD_LOGIC;
  signal \NLW_counter_cos_off_s_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_s_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_counter_sin_off_s_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_counter_sin_off_s_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_minusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_minusOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpt_inc2_s_reg[0]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpt_inc2_s_reg[0]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[0]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[10]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[10]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[10]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[11]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[11]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[11]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[12]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[12]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[12]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[13]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[13]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[13]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[14]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[14]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[14]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[15]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[15]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[15]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[16]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[16]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[16]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[17]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[17]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[17]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[18]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[18]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[18]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[19]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[19]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[19]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[1]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[1]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[1]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[20]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[20]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[20]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[21]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[21]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[21]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[22]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[22]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[22]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[23]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[23]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[23]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[24]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[24]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[24]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[25]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[25]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[25]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[26]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[26]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[26]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[27]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[27]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[27]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[28]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[28]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[28]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[29]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[29]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[29]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[2]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[2]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[2]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[30]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[30]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[30]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[31]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[31]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[31]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[3]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[3]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[3]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[4]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[4]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[4]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[5]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[5]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[5]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[6]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[6]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[6]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[7]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[7]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[7]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[8]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[8]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[8]_srl2 ";
  attribute srl_bus_name of \cpt_inc2_s_reg[9]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg ";
  attribute srl_name of \cpt_inc2_s_reg[9]_srl2\ : label is "U0/\nco_inst1/cpt_inc2_s_reg[9]_srl2 ";
  attribute srl_bus_name of \cpt_off2_s_reg[0]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg ";
  attribute srl_name of \cpt_off2_s_reg[0]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg[0]_srl2 ";
  attribute srl_bus_name of \cpt_off2_s_reg[10]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg ";
  attribute srl_name of \cpt_off2_s_reg[10]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg[10]_srl2 ";
  attribute srl_bus_name of \cpt_off2_s_reg[11]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg ";
  attribute srl_name of \cpt_off2_s_reg[11]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg[11]_srl2 ";
  attribute srl_bus_name of \cpt_off2_s_reg[1]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg ";
  attribute srl_name of \cpt_off2_s_reg[1]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg[1]_srl2 ";
  attribute srl_bus_name of \cpt_off2_s_reg[2]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg ";
  attribute srl_name of \cpt_off2_s_reg[2]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg[2]_srl2 ";
  attribute srl_bus_name of \cpt_off2_s_reg[3]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg ";
  attribute srl_name of \cpt_off2_s_reg[3]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg[3]_srl2 ";
  attribute srl_bus_name of \cpt_off2_s_reg[4]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg ";
  attribute srl_name of \cpt_off2_s_reg[4]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg[4]_srl2 ";
  attribute srl_bus_name of \cpt_off2_s_reg[5]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg ";
  attribute srl_name of \cpt_off2_s_reg[5]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg[5]_srl2 ";
  attribute srl_bus_name of \cpt_off2_s_reg[6]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg ";
  attribute srl_name of \cpt_off2_s_reg[6]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg[6]_srl2 ";
  attribute srl_bus_name of \cpt_off2_s_reg[7]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg ";
  attribute srl_name of \cpt_off2_s_reg[7]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg[7]_srl2 ";
  attribute srl_bus_name of \cpt_off2_s_reg[8]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg ";
  attribute srl_name of \cpt_off2_s_reg[8]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg[8]_srl2 ";
  attribute srl_bus_name of \cpt_off2_s_reg[9]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg ";
  attribute srl_name of \cpt_off2_s_reg[9]_srl2\ : label is "U0/\nco_inst1/cpt_off2_s_reg[9]_srl2 ";
begin
cos_fake_o_reg: unisim.vcomponents.FDSE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => counter_scale_s(11),
      Q => cos_fake_o,
      S => ref_rst_i
    );
counter_cos_off_s_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => counter_cos_off_s_carry_n_0,
      CO(2) => counter_cos_off_s_carry_n_1,
      CO(1) => counter_cos_off_s_carry_n_2,
      CO(0) => counter_cos_off_s_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \counter_scale_s__0\(3 downto 0),
      O(3 downto 0) => sel(3 downto 0),
      S(3) => \rom_12.rom_inst_n_16\,
      S(2) => \rom_12.rom_inst_n_17\,
      S(1) => \rom_12.rom_inst_n_18\,
      S(0) => \rom_12.rom_inst_n_19\
    );
\counter_cos_off_s_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => counter_cos_off_s_carry_n_0,
      CO(3) => \counter_cos_off_s_carry__0_n_0\,
      CO(2) => \counter_cos_off_s_carry__0_n_1\,
      CO(1) => \counter_cos_off_s_carry__0_n_2\,
      CO(0) => \counter_cos_off_s_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \counter_scale_s__0\(7 downto 4),
      O(3 downto 0) => sel(7 downto 4),
      S(3) => \rom_12.rom_inst_n_20\,
      S(2) => \rom_12.rom_inst_n_21\,
      S(1) => \rom_12.rom_inst_n_22\,
      S(0) => \rom_12.rom_inst_n_23\
    );
\counter_cos_off_s_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_cos_off_s_carry__0_n_0\,
      CO(3) => \NLW_counter_cos_off_s_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \counter_cos_off_s_carry__1_n_1\,
      CO(1) => \counter_cos_off_s_carry__1_n_2\,
      CO(0) => \counter_cos_off_s_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \counter_scale_s__0\(10 downto 8),
      O(3 downto 0) => sel(11 downto 8),
      S(3) => \rom_12.rom_inst_n_0\,
      S(2) => \rom_12.rom_inst_n_1\,
      S(1) => \rom_12.rom_inst_n_2\,
      S(0) => \rom_12.rom_inst_n_3\
    );
\counter_s[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(3),
      I1 => \counter_s_reg_n_0_[3]\,
      O => \counter_s[0]_i_2_n_0\
    );
\counter_s[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(2),
      I1 => \counter_s_reg_n_0_[2]\,
      O => \counter_s[0]_i_3_n_0\
    );
\counter_s[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(1),
      I1 => \counter_s_reg_n_0_[1]\,
      O => \counter_s[0]_i_4_n_0\
    );
\counter_s[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(0),
      I1 => \counter_s_reg_n_0_[0]\,
      O => \counter_s[0]_i_5_n_0\
    );
\counter_s[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(15),
      I1 => \counter_s_reg_n_0_[15]\,
      O => \counter_s[12]_i_2_n_0\
    );
\counter_s[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(14),
      I1 => \counter_s_reg_n_0_[14]\,
      O => \counter_s[12]_i_3_n_0\
    );
\counter_s[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(13),
      I1 => \counter_s_reg_n_0_[13]\,
      O => \counter_s[12]_i_4_n_0\
    );
\counter_s[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(12),
      I1 => \counter_s_reg_n_0_[12]\,
      O => \counter_s[12]_i_5_n_0\
    );
\counter_s[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(19),
      I1 => \counter_s_reg_n_0_[19]\,
      O => \counter_s[16]_i_2_n_0\
    );
\counter_s[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(18),
      I1 => \counter_s_reg_n_0_[18]\,
      O => \counter_s[16]_i_3_n_0\
    );
\counter_s[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(17),
      I1 => \counter_s_reg_n_0_[17]\,
      O => \counter_s[16]_i_4_n_0\
    );
\counter_s[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(16),
      I1 => \counter_s_reg_n_0_[16]\,
      O => \counter_s[16]_i_5_n_0\
    );
\counter_s[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(23),
      I1 => \counter_scale_s__0\(3),
      O => \counter_s[20]_i_2_n_0\
    );
\counter_s[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(22),
      I1 => \counter_scale_s__0\(2),
      O => \counter_s[20]_i_3_n_0\
    );
\counter_s[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(21),
      I1 => \counter_scale_s__0\(1),
      O => \counter_s[20]_i_4_n_0\
    );
\counter_s[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(20),
      I1 => \counter_scale_s__0\(0),
      O => \counter_s[20]_i_5_n_0\
    );
\counter_s[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(27),
      I1 => \counter_scale_s__0\(7),
      O => \counter_s[24]_i_2_n_0\
    );
\counter_s[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(26),
      I1 => \counter_scale_s__0\(6),
      O => \counter_s[24]_i_3_n_0\
    );
\counter_s[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(25),
      I1 => \counter_scale_s__0\(5),
      O => \counter_s[24]_i_4_n_0\
    );
\counter_s[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(24),
      I1 => \counter_scale_s__0\(4),
      O => \counter_s[24]_i_5_n_0\
    );
\counter_s[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(31),
      I1 => counter_scale_s(11),
      O => \counter_s[28]_i_2_n_0\
    );
\counter_s[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(30),
      I1 => \counter_scale_s__0\(10),
      O => \counter_s[28]_i_3_n_0\
    );
\counter_s[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(29),
      I1 => \counter_scale_s__0\(9),
      O => \counter_s[28]_i_4_n_0\
    );
\counter_s[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(28),
      I1 => \counter_scale_s__0\(8),
      O => \counter_s[28]_i_5_n_0\
    );
\counter_s[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => \counter_s_reg_n_0_[7]\,
      O => \counter_s[4]_i_2_n_0\
    );
\counter_s[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(6),
      I1 => \counter_s_reg_n_0_[6]\,
      O => \counter_s[4]_i_3_n_0\
    );
\counter_s[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(5),
      I1 => \counter_s_reg_n_0_[5]\,
      O => \counter_s[4]_i_4_n_0\
    );
\counter_s[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(4),
      I1 => \counter_s_reg_n_0_[4]\,
      O => \counter_s[4]_i_5_n_0\
    );
\counter_s[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(11),
      I1 => \counter_s_reg_n_0_[11]\,
      O => \counter_s[8]_i_2_n_0\
    );
\counter_s[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(10),
      I1 => \counter_s_reg_n_0_[10]\,
      O => \counter_s[8]_i_3_n_0\
    );
\counter_s[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(9),
      I1 => \counter_s_reg_n_0_[9]\,
      O => \counter_s[8]_i_4_n_0\
    );
\counter_s[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(8),
      I1 => \counter_s_reg_n_0_[8]\,
      O => \counter_s[8]_i_5_n_0\
    );
\counter_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[0]_i_1_n_7\,
      Q => \counter_s_reg_n_0_[0]\,
      R => ref_rst_i
    );
\counter_s_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_s_reg[0]_i_1_n_0\,
      CO(2) => \counter_s_reg[0]_i_1_n_1\,
      CO(1) => \counter_s_reg[0]_i_1_n_2\,
      CO(0) => \counter_s_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(3 downto 0),
      O(3) => \counter_s_reg[0]_i_1_n_4\,
      O(2) => \counter_s_reg[0]_i_1_n_5\,
      O(1) => \counter_s_reg[0]_i_1_n_6\,
      O(0) => \counter_s_reg[0]_i_1_n_7\,
      S(3) => \counter_s[0]_i_2_n_0\,
      S(2) => \counter_s[0]_i_3_n_0\,
      S(1) => \counter_s[0]_i_4_n_0\,
      S(0) => \counter_s[0]_i_5_n_0\
    );
\counter_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[8]_i_1_n_5\,
      Q => \counter_s_reg_n_0_[10]\,
      R => ref_rst_i
    );
\counter_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[8]_i_1_n_4\,
      Q => \counter_s_reg_n_0_[11]\,
      R => ref_rst_i
    );
\counter_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[12]_i_1_n_7\,
      Q => \counter_s_reg_n_0_[12]\,
      R => ref_rst_i
    );
\counter_s_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_s_reg[8]_i_1_n_0\,
      CO(3) => \counter_s_reg[12]_i_1_n_0\,
      CO(2) => \counter_s_reg[12]_i_1_n_1\,
      CO(1) => \counter_s_reg[12]_i_1_n_2\,
      CO(0) => \counter_s_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(15 downto 12),
      O(3) => \counter_s_reg[12]_i_1_n_4\,
      O(2) => \counter_s_reg[12]_i_1_n_5\,
      O(1) => \counter_s_reg[12]_i_1_n_6\,
      O(0) => \counter_s_reg[12]_i_1_n_7\,
      S(3) => \counter_s[12]_i_2_n_0\,
      S(2) => \counter_s[12]_i_3_n_0\,
      S(1) => \counter_s[12]_i_4_n_0\,
      S(0) => \counter_s[12]_i_5_n_0\
    );
\counter_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[12]_i_1_n_6\,
      Q => \counter_s_reg_n_0_[13]\,
      R => ref_rst_i
    );
\counter_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[12]_i_1_n_5\,
      Q => \counter_s_reg_n_0_[14]\,
      R => ref_rst_i
    );
\counter_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[12]_i_1_n_4\,
      Q => \counter_s_reg_n_0_[15]\,
      R => ref_rst_i
    );
\counter_s_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[16]_i_1_n_7\,
      Q => \counter_s_reg_n_0_[16]\,
      R => ref_rst_i
    );
\counter_s_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_s_reg[12]_i_1_n_0\,
      CO(3) => \counter_s_reg[16]_i_1_n_0\,
      CO(2) => \counter_s_reg[16]_i_1_n_1\,
      CO(1) => \counter_s_reg[16]_i_1_n_2\,
      CO(0) => \counter_s_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(19 downto 16),
      O(3) => \counter_s_reg[16]_i_1_n_4\,
      O(2) => \counter_s_reg[16]_i_1_n_5\,
      O(1) => \counter_s_reg[16]_i_1_n_6\,
      O(0) => \counter_s_reg[16]_i_1_n_7\,
      S(3) => \counter_s[16]_i_2_n_0\,
      S(2) => \counter_s[16]_i_3_n_0\,
      S(1) => \counter_s[16]_i_4_n_0\,
      S(0) => \counter_s[16]_i_5_n_0\
    );
\counter_s_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[16]_i_1_n_6\,
      Q => \counter_s_reg_n_0_[17]\,
      R => ref_rst_i
    );
\counter_s_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[16]_i_1_n_5\,
      Q => \counter_s_reg_n_0_[18]\,
      R => ref_rst_i
    );
\counter_s_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[16]_i_1_n_4\,
      Q => \counter_s_reg_n_0_[19]\,
      R => ref_rst_i
    );
\counter_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[0]_i_1_n_6\,
      Q => \counter_s_reg_n_0_[1]\,
      R => ref_rst_i
    );
\counter_s_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[20]_i_1_n_7\,
      Q => \counter_scale_s__0\(0),
      R => ref_rst_i
    );
\counter_s_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_s_reg[16]_i_1_n_0\,
      CO(3) => \counter_s_reg[20]_i_1_n_0\,
      CO(2) => \counter_s_reg[20]_i_1_n_1\,
      CO(1) => \counter_s_reg[20]_i_1_n_2\,
      CO(0) => \counter_s_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(23 downto 20),
      O(3) => \counter_s_reg[20]_i_1_n_4\,
      O(2) => \counter_s_reg[20]_i_1_n_5\,
      O(1) => \counter_s_reg[20]_i_1_n_6\,
      O(0) => \counter_s_reg[20]_i_1_n_7\,
      S(3) => \counter_s[20]_i_2_n_0\,
      S(2) => \counter_s[20]_i_3_n_0\,
      S(1) => \counter_s[20]_i_4_n_0\,
      S(0) => \counter_s[20]_i_5_n_0\
    );
\counter_s_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[20]_i_1_n_6\,
      Q => \counter_scale_s__0\(1),
      R => ref_rst_i
    );
\counter_s_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[20]_i_1_n_5\,
      Q => \counter_scale_s__0\(2),
      R => ref_rst_i
    );
\counter_s_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[20]_i_1_n_4\,
      Q => \counter_scale_s__0\(3),
      R => ref_rst_i
    );
\counter_s_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[24]_i_1_n_7\,
      Q => \counter_scale_s__0\(4),
      R => ref_rst_i
    );
\counter_s_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_s_reg[20]_i_1_n_0\,
      CO(3) => \counter_s_reg[24]_i_1_n_0\,
      CO(2) => \counter_s_reg[24]_i_1_n_1\,
      CO(1) => \counter_s_reg[24]_i_1_n_2\,
      CO(0) => \counter_s_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(27 downto 24),
      O(3) => \counter_s_reg[24]_i_1_n_4\,
      O(2) => \counter_s_reg[24]_i_1_n_5\,
      O(1) => \counter_s_reg[24]_i_1_n_6\,
      O(0) => \counter_s_reg[24]_i_1_n_7\,
      S(3) => \counter_s[24]_i_2_n_0\,
      S(2) => \counter_s[24]_i_3_n_0\,
      S(1) => \counter_s[24]_i_4_n_0\,
      S(0) => \counter_s[24]_i_5_n_0\
    );
\counter_s_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[24]_i_1_n_6\,
      Q => \counter_scale_s__0\(5),
      R => ref_rst_i
    );
\counter_s_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[24]_i_1_n_5\,
      Q => \counter_scale_s__0\(6),
      R => ref_rst_i
    );
\counter_s_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[24]_i_1_n_4\,
      Q => \counter_scale_s__0\(7),
      R => ref_rst_i
    );
\counter_s_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[28]_i_1_n_7\,
      Q => \counter_scale_s__0\(8),
      R => ref_rst_i
    );
\counter_s_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_s_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_s_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_s_reg[28]_i_1_n_1\,
      CO(1) => \counter_s_reg[28]_i_1_n_2\,
      CO(0) => \counter_s_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \in\(30 downto 28),
      O(3) => \counter_s_reg[28]_i_1_n_4\,
      O(2) => \counter_s_reg[28]_i_1_n_5\,
      O(1) => \counter_s_reg[28]_i_1_n_6\,
      O(0) => \counter_s_reg[28]_i_1_n_7\,
      S(3) => \counter_s[28]_i_2_n_0\,
      S(2) => \counter_s[28]_i_3_n_0\,
      S(1) => \counter_s[28]_i_4_n_0\,
      S(0) => \counter_s[28]_i_5_n_0\
    );
\counter_s_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[28]_i_1_n_6\,
      Q => \counter_scale_s__0\(9),
      R => ref_rst_i
    );
\counter_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[0]_i_1_n_5\,
      Q => \counter_s_reg_n_0_[2]\,
      R => ref_rst_i
    );
\counter_s_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[28]_i_1_n_5\,
      Q => \counter_scale_s__0\(10),
      R => ref_rst_i
    );
\counter_s_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[28]_i_1_n_4\,
      Q => counter_scale_s(11),
      R => ref_rst_i
    );
\counter_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[0]_i_1_n_4\,
      Q => \counter_s_reg_n_0_[3]\,
      R => ref_rst_i
    );
\counter_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[4]_i_1_n_7\,
      Q => \counter_s_reg_n_0_[4]\,
      R => ref_rst_i
    );
\counter_s_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_s_reg[0]_i_1_n_0\,
      CO(3) => \counter_s_reg[4]_i_1_n_0\,
      CO(2) => \counter_s_reg[4]_i_1_n_1\,
      CO(1) => \counter_s_reg[4]_i_1_n_2\,
      CO(0) => \counter_s_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(7 downto 4),
      O(3) => \counter_s_reg[4]_i_1_n_4\,
      O(2) => \counter_s_reg[4]_i_1_n_5\,
      O(1) => \counter_s_reg[4]_i_1_n_6\,
      O(0) => \counter_s_reg[4]_i_1_n_7\,
      S(3) => \counter_s[4]_i_2_n_0\,
      S(2) => \counter_s[4]_i_3_n_0\,
      S(1) => \counter_s[4]_i_4_n_0\,
      S(0) => \counter_s[4]_i_5_n_0\
    );
\counter_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[4]_i_1_n_6\,
      Q => \counter_s_reg_n_0_[5]\,
      R => ref_rst_i
    );
\counter_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[4]_i_1_n_5\,
      Q => \counter_s_reg_n_0_[6]\,
      R => ref_rst_i
    );
\counter_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[4]_i_1_n_4\,
      Q => \counter_s_reg_n_0_[7]\,
      R => ref_rst_i
    );
\counter_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[8]_i_1_n_7\,
      Q => \counter_s_reg_n_0_[8]\,
      R => ref_rst_i
    );
\counter_s_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_s_reg[4]_i_1_n_0\,
      CO(3) => \counter_s_reg[8]_i_1_n_0\,
      CO(2) => \counter_s_reg[8]_i_1_n_1\,
      CO(1) => \counter_s_reg[8]_i_1_n_2\,
      CO(0) => \counter_s_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(11 downto 8),
      O(3) => \counter_s_reg[8]_i_1_n_4\,
      O(2) => \counter_s_reg[8]_i_1_n_5\,
      O(1) => \counter_s_reg[8]_i_1_n_6\,
      O(0) => \counter_s_reg[8]_i_1_n_7\,
      S(3) => \counter_s[8]_i_2_n_0\,
      S(2) => \counter_s[8]_i_3_n_0\,
      S(1) => \counter_s[8]_i_4_n_0\,
      S(0) => \counter_s[8]_i_5_n_0\
    );
\counter_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \counter_s_reg[8]_i_1_n_6\,
      Q => \counter_s_reg_n_0_[9]\,
      R => ref_rst_i
    );
counter_sin_off_s_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => counter_sin_off_s_carry_n_0,
      CO(2) => counter_sin_off_s_carry_n_1,
      CO(1) => counter_sin_off_s_carry_n_2,
      CO(0) => counter_sin_off_s_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \counter_scale_s__0\(3 downto 0),
      O(3) => counter_sin_off_s_carry_n_4,
      O(2) => counter_sin_off_s_carry_n_5,
      O(1) => counter_sin_off_s_carry_n_6,
      O(0) => NLW_counter_sin_off_s_carry_O_UNCONNECTED(0),
      S(3) => \rom_12.rom_inst_n_12\,
      S(2) => \rom_12.rom_inst_n_13\,
      S(1) => \rom_12.rom_inst_n_14\,
      S(0) => \rom_12.rom_inst_n_15\
    );
\counter_sin_off_s_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => counter_sin_off_s_carry_n_0,
      CO(3) => \counter_sin_off_s_carry__0_n_0\,
      CO(2) => \counter_sin_off_s_carry__0_n_1\,
      CO(1) => \counter_sin_off_s_carry__0_n_2\,
      CO(0) => \counter_sin_off_s_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \counter_scale_s__0\(7 downto 4),
      O(3) => \counter_sin_off_s_carry__0_n_4\,
      O(2) => \counter_sin_off_s_carry__0_n_5\,
      O(1) => \counter_sin_off_s_carry__0_n_6\,
      O(0) => \counter_sin_off_s_carry__0_n_7\,
      S(3) => \rom_12.rom_inst_n_8\,
      S(2) => \rom_12.rom_inst_n_9\,
      S(1) => \rom_12.rom_inst_n_10\,
      S(0) => \rom_12.rom_inst_n_11\
    );
\counter_sin_off_s_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_sin_off_s_carry__0_n_0\,
      CO(3) => \NLW_counter_sin_off_s_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \counter_sin_off_s_carry__1_n_1\,
      CO(1) => \counter_sin_off_s_carry__1_n_2\,
      CO(0) => \counter_sin_off_s_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => minusOp_carry_n_6,
      DI(1) => minusOp_carry_n_7,
      DI(0) => \counter_scale_s__0\(8),
      O(3) => \counter_sin_off_s_carry__1_n_4\,
      O(2) => \counter_sin_off_s_carry__1_n_5\,
      O(1) => \counter_sin_off_s_carry__1_n_6\,
      O(0) => \counter_sin_off_s_carry__1_n_7\,
      S(3) => \rom_12.rom_inst_n_4\,
      S(2) => \rom_12.rom_inst_n_5\,
      S(1) => \rom_12.rom_inst_n_6\,
      S(0) => \rom_12.rom_inst_n_7\
    );
\cpt_inc2_s_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(0),
      Q => \cpt_inc2_s_reg[0]_srl2_n_0\
    );
\cpt_inc2_s_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(10),
      Q => \cpt_inc2_s_reg[10]_srl2_n_0\
    );
\cpt_inc2_s_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(11),
      Q => \cpt_inc2_s_reg[11]_srl2_n_0\
    );
\cpt_inc2_s_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(12),
      Q => \cpt_inc2_s_reg[12]_srl2_n_0\
    );
\cpt_inc2_s_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(13),
      Q => \cpt_inc2_s_reg[13]_srl2_n_0\
    );
\cpt_inc2_s_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(14),
      Q => \cpt_inc2_s_reg[14]_srl2_n_0\
    );
\cpt_inc2_s_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(15),
      Q => \cpt_inc2_s_reg[15]_srl2_n_0\
    );
\cpt_inc2_s_reg[16]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(16),
      Q => \cpt_inc2_s_reg[16]_srl2_n_0\
    );
\cpt_inc2_s_reg[17]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(17),
      Q => \cpt_inc2_s_reg[17]_srl2_n_0\
    );
\cpt_inc2_s_reg[18]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(18),
      Q => \cpt_inc2_s_reg[18]_srl2_n_0\
    );
\cpt_inc2_s_reg[19]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(19),
      Q => \cpt_inc2_s_reg[19]_srl2_n_0\
    );
\cpt_inc2_s_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(1),
      Q => \cpt_inc2_s_reg[1]_srl2_n_0\
    );
\cpt_inc2_s_reg[20]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(20),
      Q => \cpt_inc2_s_reg[20]_srl2_n_0\
    );
\cpt_inc2_s_reg[21]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(21),
      Q => \cpt_inc2_s_reg[21]_srl2_n_0\
    );
\cpt_inc2_s_reg[22]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(22),
      Q => \cpt_inc2_s_reg[22]_srl2_n_0\
    );
\cpt_inc2_s_reg[23]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(23),
      Q => \cpt_inc2_s_reg[23]_srl2_n_0\
    );
\cpt_inc2_s_reg[24]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(24),
      Q => \cpt_inc2_s_reg[24]_srl2_n_0\
    );
\cpt_inc2_s_reg[25]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(25),
      Q => \cpt_inc2_s_reg[25]_srl2_n_0\
    );
\cpt_inc2_s_reg[26]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(26),
      Q => \cpt_inc2_s_reg[26]_srl2_n_0\
    );
\cpt_inc2_s_reg[27]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(27),
      Q => \cpt_inc2_s_reg[27]_srl2_n_0\
    );
\cpt_inc2_s_reg[28]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(28),
      Q => \cpt_inc2_s_reg[28]_srl2_n_0\
    );
\cpt_inc2_s_reg[29]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(29),
      Q => \cpt_inc2_s_reg[29]_srl2_n_0\
    );
\cpt_inc2_s_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(2),
      Q => \cpt_inc2_s_reg[2]_srl2_n_0\
    );
\cpt_inc2_s_reg[30]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(30),
      Q => \cpt_inc2_s_reg[30]_srl2_n_0\
    );
\cpt_inc2_s_reg[31]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(31),
      Q => \cpt_inc2_s_reg[31]_srl2_n_0\
    );
\cpt_inc2_s_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(3),
      Q => \cpt_inc2_s_reg[3]_srl2_n_0\
    );
\cpt_inc2_s_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(4),
      Q => \cpt_inc2_s_reg[4]_srl2_n_0\
    );
\cpt_inc2_s_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(5),
      Q => \cpt_inc2_s_reg[5]_srl2_n_0\
    );
\cpt_inc2_s_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(6),
      Q => \cpt_inc2_s_reg[6]_srl2_n_0\
    );
\cpt_inc2_s_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(7),
      Q => \cpt_inc2_s_reg[7]_srl2_n_0\
    );
\cpt_inc2_s_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(8),
      Q => \cpt_inc2_s_reg[8]_srl2_n_0\
    );
\cpt_inc2_s_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_step_mux_s(9),
      Q => \cpt_inc2_s_reg[9]_srl2_n_0\
    );
\cpt_inc_s_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[0]_srl2_n_0\,
      Q => \in\(0),
      R => '0'
    );
\cpt_inc_s_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[10]_srl2_n_0\,
      Q => \in\(10),
      R => '0'
    );
\cpt_inc_s_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[11]_srl2_n_0\,
      Q => \in\(11),
      R => '0'
    );
\cpt_inc_s_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[12]_srl2_n_0\,
      Q => \in\(12),
      R => '0'
    );
\cpt_inc_s_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[13]_srl2_n_0\,
      Q => \in\(13),
      R => '0'
    );
\cpt_inc_s_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[14]_srl2_n_0\,
      Q => \in\(14),
      R => '0'
    );
\cpt_inc_s_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[15]_srl2_n_0\,
      Q => \in\(15),
      R => '0'
    );
\cpt_inc_s_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[16]_srl2_n_0\,
      Q => \in\(16),
      R => '0'
    );
\cpt_inc_s_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[17]_srl2_n_0\,
      Q => \in\(17),
      R => '0'
    );
\cpt_inc_s_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[18]_srl2_n_0\,
      Q => \in\(18),
      R => '0'
    );
\cpt_inc_s_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[19]_srl2_n_0\,
      Q => \in\(19),
      R => '0'
    );
\cpt_inc_s_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[1]_srl2_n_0\,
      Q => \in\(1),
      R => '0'
    );
\cpt_inc_s_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[20]_srl2_n_0\,
      Q => \in\(20),
      R => '0'
    );
\cpt_inc_s_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[21]_srl2_n_0\,
      Q => \in\(21),
      R => '0'
    );
\cpt_inc_s_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[22]_srl2_n_0\,
      Q => \in\(22),
      R => '0'
    );
\cpt_inc_s_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[23]_srl2_n_0\,
      Q => \in\(23),
      R => '0'
    );
\cpt_inc_s_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[24]_srl2_n_0\,
      Q => \in\(24),
      R => '0'
    );
\cpt_inc_s_reg[25]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[25]_srl2_n_0\,
      Q => \in\(25),
      R => '0'
    );
\cpt_inc_s_reg[26]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[26]_srl2_n_0\,
      Q => \in\(26),
      R => '0'
    );
\cpt_inc_s_reg[27]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[27]_srl2_n_0\,
      Q => \in\(27),
      R => '0'
    );
\cpt_inc_s_reg[28]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[28]_srl2_n_0\,
      Q => \in\(28),
      R => '0'
    );
\cpt_inc_s_reg[29]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[29]_srl2_n_0\,
      Q => \in\(29),
      R => '0'
    );
\cpt_inc_s_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[2]_srl2_n_0\,
      Q => \in\(2),
      R => '0'
    );
\cpt_inc_s_reg[30]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[30]_srl2_n_0\,
      Q => \in\(30),
      R => '0'
    );
\cpt_inc_s_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[31]_srl2_n_0\,
      Q => \in\(31),
      R => '0'
    );
\cpt_inc_s_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[3]_srl2_n_0\,
      Q => \in\(3),
      R => '0'
    );
\cpt_inc_s_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[4]_srl2_n_0\,
      Q => \in\(4),
      R => '0'
    );
\cpt_inc_s_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[5]_srl2_n_0\,
      Q => \in\(5),
      R => '0'
    );
\cpt_inc_s_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[6]_srl2_n_0\,
      Q => \in\(6),
      R => '0'
    );
\cpt_inc_s_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[7]_srl2_n_0\,
      Q => \in\(7),
      R => '0'
    );
\cpt_inc_s_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[8]_srl2_n_0\,
      Q => \in\(8),
      R => '0'
    );
\cpt_inc_s_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_inc2_s_reg[9]_srl2_n_0\,
      Q => \in\(9),
      R => '0'
    );
\cpt_off2_s_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_off_mux_s(0),
      Q => \cpt_off2_s_reg[0]_srl2_n_0\
    );
\cpt_off2_s_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_off_mux_s(10),
      Q => \cpt_off2_s_reg[10]_srl2_n_0\
    );
\cpt_off2_s_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_off_mux_s(11),
      Q => \cpt_off2_s_reg[11]_srl2_n_0\
    );
\cpt_off2_s_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_off_mux_s(1),
      Q => \cpt_off2_s_reg[1]_srl2_n_0\
    );
\cpt_off2_s_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_off_mux_s(2),
      Q => \cpt_off2_s_reg[2]_srl2_n_0\
    );
\cpt_off2_s_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_off_mux_s(3),
      Q => \cpt_off2_s_reg[3]_srl2_n_0\
    );
\cpt_off2_s_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_off_mux_s(4),
      Q => \cpt_off2_s_reg[4]_srl2_n_0\
    );
\cpt_off2_s_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_off_mux_s(5),
      Q => \cpt_off2_s_reg[5]_srl2_n_0\
    );
\cpt_off2_s_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_off_mux_s(6),
      Q => \cpt_off2_s_reg[6]_srl2_n_0\
    );
\cpt_off2_s_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_off_mux_s(7),
      Q => \cpt_off2_s_reg[7]_srl2_n_0\
    );
\cpt_off2_s_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_off_mux_s(8),
      Q => \cpt_off2_s_reg[8]_srl2_n_0\
    );
\cpt_off2_s_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ref_clk_i,
      D => cpt_off_mux_s(9),
      Q => \cpt_off2_s_reg[9]_srl2_n_0\
    );
\cpt_off_s_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_off2_s_reg[0]_srl2_n_0\,
      Q => cpt_off_s(0),
      R => '0'
    );
\cpt_off_s_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_off2_s_reg[10]_srl2_n_0\,
      Q => cpt_off_s(10),
      R => '0'
    );
\cpt_off_s_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_off2_s_reg[11]_srl2_n_0\,
      Q => cpt_off_s(11),
      R => '0'
    );
\cpt_off_s_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_off2_s_reg[1]_srl2_n_0\,
      Q => cpt_off_s(1),
      R => '0'
    );
\cpt_off_s_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_off2_s_reg[2]_srl2_n_0\,
      Q => cpt_off_s(2),
      R => '0'
    );
\cpt_off_s_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_off2_s_reg[3]_srl2_n_0\,
      Q => cpt_off_s(3),
      R => '0'
    );
\cpt_off_s_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_off2_s_reg[4]_srl2_n_0\,
      Q => cpt_off_s(4),
      R => '0'
    );
\cpt_off_s_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_off2_s_reg[5]_srl2_n_0\,
      Q => cpt_off_s(5),
      R => '0'
    );
\cpt_off_s_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_off2_s_reg[6]_srl2_n_0\,
      Q => cpt_off_s(6),
      R => '0'
    );
\cpt_off_s_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_off2_s_reg[7]_srl2_n_0\,
      Q => cpt_off_s(7),
      R => '0'
    );
\cpt_off_s_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_off2_s_reg[8]_srl2_n_0\,
      Q => cpt_off_s(8),
      R => '0'
    );
\cpt_off_s_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => \cpt_off2_s_reg[9]_srl2_n_0\,
      Q => cpt_off_s(9),
      R => '0'
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_minusOp_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \counter_scale_s__0\(10),
      DI(0) => '0',
      O(3) => NLW_minusOp_carry_O_UNCONNECTED(3),
      O(2) => sin_next,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3) => '0',
      S(2) => minusOp_carry_i_1_n_0,
      S(1) => minusOp_carry_i_2_n_0,
      S(0) => minusOp_carry_i_3_n_0
    );
minusOp_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_scale_s(11),
      O => minusOp_carry_i_1_n_0
    );
minusOp_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_scale_s__0\(10),
      O => minusOp_carry_i_2_n_0
    );
minusOp_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_scale_s__0\(9),
      O => minusOp_carry_i_3_n_0
    );
\rom_12.rom_inst\: entity work.iq_demod_only_wrapper_nco_counter_0_0_nco_counter_cos_rom_a12_d16
     port map (
      ADDRBWRADDR(10) => \counter_sin_off_s_carry__1_n_4\,
      ADDRBWRADDR(9) => \counter_sin_off_s_carry__1_n_5\,
      ADDRBWRADDR(8) => \counter_sin_off_s_carry__1_n_6\,
      ADDRBWRADDR(7) => \counter_sin_off_s_carry__1_n_7\,
      ADDRBWRADDR(6) => \counter_sin_off_s_carry__0_n_4\,
      ADDRBWRADDR(5) => \counter_sin_off_s_carry__0_n_5\,
      ADDRBWRADDR(4) => \counter_sin_off_s_carry__0_n_6\,
      ADDRBWRADDR(3) => \counter_sin_off_s_carry__0_n_7\,
      ADDRBWRADDR(2) => counter_sin_off_s_carry_n_4,
      ADDRBWRADDR(1) => counter_sin_off_s_carry_n_5,
      ADDRBWRADDR(0) => counter_sin_off_s_carry_n_6,
      O(2) => sin_next,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3) => \rom_12.rom_inst_n_0\,
      S(2) => \rom_12.rom_inst_n_1\,
      S(1) => \rom_12.rom_inst_n_2\,
      S(0) => \rom_12.rom_inst_n_3\,
      counter_scale_s(0) => counter_scale_s(11),
      \counter_scale_s__0\(10 downto 0) => \counter_scale_s__0\(10 downto 0),
      cpt_off_s(11 downto 0) => cpt_off_s(11 downto 0),
      data_a_reg_0_0(3) => \rom_12.rom_inst_n_4\,
      data_a_reg_0_0(2) => \rom_12.rom_inst_n_5\,
      data_a_reg_0_0(1) => \rom_12.rom_inst_n_6\,
      data_a_reg_0_0(0) => \rom_12.rom_inst_n_7\,
      data_a_reg_0_1(3) => \rom_12.rom_inst_n_8\,
      data_a_reg_0_1(2) => \rom_12.rom_inst_n_9\,
      data_a_reg_0_1(1) => \rom_12.rom_inst_n_10\,
      data_a_reg_0_1(0) => \rom_12.rom_inst_n_11\,
      data_a_reg_0_2(3) => \rom_12.rom_inst_n_12\,
      data_a_reg_0_2(2) => \rom_12.rom_inst_n_13\,
      data_a_reg_0_2(1) => \rom_12.rom_inst_n_14\,
      data_a_reg_0_2(0) => \rom_12.rom_inst_n_15\,
      data_a_reg_1_0(3) => \rom_12.rom_inst_n_16\,
      data_a_reg_1_0(2) => \rom_12.rom_inst_n_17\,
      data_a_reg_1_0(1) => \rom_12.rom_inst_n_18\,
      data_a_reg_1_0(0) => \rom_12.rom_inst_n_19\,
      data_a_reg_1_1(3) => \rom_12.rom_inst_n_20\,
      data_a_reg_1_1(2) => \rom_12.rom_inst_n_21\,
      data_a_reg_1_1(1) => \rom_12.rom_inst_n_22\,
      data_a_reg_1_1(0) => \rom_12.rom_inst_n_23\,
      dds_cos_o(13 downto 0) => dds_cos_o(13 downto 0),
      dds_sin_o(13 downto 0) => dds_sin_o(13 downto 0),
      ref_clk_i => ref_clk_i,
      sel(11 downto 0) => sel(11 downto 0)
    );
sin_fake_o_reg: unisim.vcomponents.FDSE
     port map (
      C => ref_clk_i,
      CE => '1',
      D => sin_next,
      Q => sin_fake_o,
      S => ref_rst_i
    );
test_o_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => test_o_INST_0_i_1_n_0,
      I1 => \counter_scale_s__0\(7),
      I2 => \counter_scale_s__0\(8),
      I3 => \counter_scale_s__0\(5),
      I4 => \counter_scale_s__0\(4),
      I5 => \counter_scale_s__0\(6),
      O => test_o
    );
test_o_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000001F"
    )
        port map (
      I0 => \counter_scale_s__0\(2),
      I1 => \counter_scale_s__0\(1),
      I2 => \counter_scale_s__0\(3),
      I3 => \counter_scale_s__0\(9),
      I4 => counter_scale_s(11),
      I5 => \counter_scale_s__0\(10),
      O => test_o_INST_0_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity iq_demod_only_wrapper_nco_counter_0_0_nco_counter is
  port (
    ref_clk_i : in STD_LOGIC;
    ref_rst_i : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_reset : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    pinc_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pinc_en_i : in STD_LOGIC;
    pinc_rst_i : in STD_LOGIC;
    pinc_clk_i : in STD_LOGIC;
    poff_i : in STD_LOGIC_VECTOR ( 11 downto 0 );
    poff_en_i : in STD_LOGIC;
    poff_rst_i : in STD_LOGIC;
    poff_clk_i : in STD_LOGIC;
    dds_cos_o : out STD_LOGIC_VECTOR ( 13 downto 0 );
    dds_sin_o : out STD_LOGIC_VECTOR ( 13 downto 0 );
    dds_en_o : out STD_LOGIC;
    dds_clk_o : out STD_LOGIC;
    dds_rst_o : out STD_LOGIC;
    test_o : out STD_LOGIC;
    cos_fake_o : out STD_LOGIC;
    sin_fake_o : out STD_LOGIC;
    wave_clk_o : out STD_LOGIC;
    wave_rst_o : out STD_LOGIC;
    wave_en_o : out STD_LOGIC
  );
  attribute COUNTER_SIZE : integer;
  attribute COUNTER_SIZE of iq_demod_only_wrapper_nco_counter_0_0_nco_counter : entity is 32;
  attribute C_S00_AXI_ADDR_WIDTH : integer;
  attribute C_S00_AXI_ADDR_WIDTH of iq_demod_only_wrapper_nco_counter_0_0_nco_counter : entity is 4;
  attribute C_S00_AXI_DATA_WIDTH : integer;
  attribute C_S00_AXI_DATA_WIDTH of iq_demod_only_wrapper_nco_counter_0_0_nco_counter : entity is 32;
  attribute DATA_SIZE : integer;
  attribute DATA_SIZE of iq_demod_only_wrapper_nco_counter_0_0_nco_counter : entity is 14;
  attribute LUT_SIZE : integer;
  attribute LUT_SIZE of iq_demod_only_wrapper_nco_counter_0_0_nco_counter : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of iq_demod_only_wrapper_nco_counter_0_0_nco_counter : entity is "nco_counter";
  attribute id : integer;
  attribute id of iq_demod_only_wrapper_nco_counter_0_0_nco_counter : entity is 1;
end iq_demod_only_wrapper_nco_counter_0_0_nco_counter;

architecture STRUCTURE of iq_demod_only_wrapper_nco_counter_0_0_nco_counter is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal addr_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cpt_off_mux_s : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal cpt_step_mux_s : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal handle_comm_n_10 : STD_LOGIC;
  signal handle_comm_n_11 : STD_LOGIC;
  signal handle_comm_n_7 : STD_LOGIC;
  signal handle_comm_n_8 : STD_LOGIC;
  signal handle_comm_n_9 : STD_LOGIC;
  signal pinc_sw1_s : STD_LOGIC;
  signal pinc_sw2_s : STD_LOGIC;
  signal pinc_sw_s : STD_LOGIC;
  signal poff_sw1_s : STD_LOGIC;
  signal poff_sw2_s : STD_LOGIC;
  signal poff_sw_s : STD_LOGIC;
  signal \^ref_clk_i\ : STD_LOGIC;
  signal \^ref_rst_i\ : STD_LOGIC;
begin
  \^ref_clk_i\ <= ref_clk_i;
  \^ref_rst_i\ <= ref_rst_i;
  dds_clk_o <= \^ref_clk_i\;
  dds_en_o <= \<const1>\;
  dds_rst_o <= \^ref_rst_i\;
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
  wave_clk_o <= \^ref_clk_i\;
  wave_en_o <= \<const1>\;
  wave_rst_o <= \^ref_rst_i\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
handle_comm: entity work.iq_demod_only_wrapper_nco_counter_0_0_nco_counter_handcomm
     port map (
      E(0) => handle_comm_n_7,
      addr_s(1 downto 0) => addr_s(1 downto 0),
      \cpt_off_s_reg[0]\(0) => handle_comm_n_11,
      \cpt_step_s_reg[0]\(0) => handle_comm_n_10,
      pinc_sw_s => pinc_sw_s,
      pinc_sw_s_reg => handle_comm_n_9,
      poff_sw_s => poff_sw_s,
      poff_sw_s_reg => handle_comm_n_8,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_reset => s00_axi_reset,
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(1 downto 0) => s00_axi_wdata(1 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wvalid => s00_axi_wvalid
    );
nco_inst1: entity work.iq_demod_only_wrapper_nco_counter_0_0_nco_counter_logic
     port map (
      cos_fake_o => cos_fake_o,
      cpt_off_mux_s(11 downto 0) => cpt_off_mux_s(11 downto 0),
      cpt_step_mux_s(31 downto 0) => cpt_step_mux_s(31 downto 0),
      dds_cos_o(13 downto 0) => dds_cos_o(13 downto 0),
      dds_sin_o(13 downto 0) => dds_sin_o(13 downto 0),
      ref_clk_i => \^ref_clk_i\,
      ref_rst_i => \^ref_rst_i\,
      sin_fake_o => sin_fake_o,
      test_o => test_o
    );
pinc_sw1_s_reg: unisim.vcomponents.FDRE
     port map (
      C => \^ref_clk_i\,
      CE => '1',
      D => pinc_sw_s,
      Q => pinc_sw1_s,
      R => '0'
    );
pinc_sw2_s_reg: unisim.vcomponents.FDRE
     port map (
      C => \^ref_clk_i\,
      CE => '1',
      D => pinc_sw1_s,
      Q => pinc_sw2_s,
      R => '0'
    );
poff_sw1_s_reg: unisim.vcomponents.FDRE
     port map (
      C => \^ref_clk_i\,
      CE => '1',
      D => poff_sw_s,
      Q => poff_sw1_s,
      R => '0'
    );
poff_sw2_s_reg: unisim.vcomponents.FDRE
     port map (
      C => \^ref_clk_i\,
      CE => '1',
      D => poff_sw1_s,
      Q => poff_sw2_s,
      R => '0'
    );
wb_nco_inst: entity work.iq_demod_only_wrapper_nco_counter_0_0_wb_nco_counter
     port map (
      E(0) => handle_comm_n_11,
      addr_s(1 downto 0) => addr_s(1 downto 0),
      axi_arready_reg(0) => handle_comm_n_7,
      axi_wready_reg(0) => handle_comm_n_10,
      cpt_off_mux_s(11 downto 0) => cpt_off_mux_s(11 downto 0),
      cpt_step_mux_s(31 downto 0) => cpt_step_mux_s(31 downto 0),
      pinc_i(31 downto 0) => pinc_i(31 downto 0),
      pinc_sw2_s => pinc_sw2_s,
      pinc_sw_s => pinc_sw_s,
      pinc_sw_s_reg_0 => handle_comm_n_9,
      poff_i(11 downto 0) => poff_i(11 downto 0),
      poff_sw2_s => poff_sw2_s,
      poff_sw_s => poff_sw_s,
      poff_sw_s_reg_0 => handle_comm_n_8,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_reset => s00_axi_reset,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity iq_demod_only_wrapper_nco_counter_0_0 is
  port (
    ref_clk_i : in STD_LOGIC;
    ref_rst_i : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_reset : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    pinc_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pinc_en_i : in STD_LOGIC;
    pinc_rst_i : in STD_LOGIC;
    pinc_clk_i : in STD_LOGIC;
    poff_i : in STD_LOGIC_VECTOR ( 11 downto 0 );
    poff_en_i : in STD_LOGIC;
    poff_rst_i : in STD_LOGIC;
    poff_clk_i : in STD_LOGIC;
    dds_cos_o : out STD_LOGIC_VECTOR ( 13 downto 0 );
    dds_sin_o : out STD_LOGIC_VECTOR ( 13 downto 0 );
    dds_en_o : out STD_LOGIC;
    dds_clk_o : out STD_LOGIC;
    dds_rst_o : out STD_LOGIC;
    test_o : out STD_LOGIC;
    cos_fake_o : out STD_LOGIC;
    sin_fake_o : out STD_LOGIC;
    wave_clk_o : out STD_LOGIC;
    wave_rst_o : out STD_LOGIC;
    wave_en_o : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of iq_demod_only_wrapper_nco_counter_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of iq_demod_only_wrapper_nco_counter_0_0 : entity is "iq_demod_only_wrapper_nco_counter_0_0,nco_counter,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of iq_demod_only_wrapper_nco_counter_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of iq_demod_only_wrapper_nco_counter_0_0 : entity is "nco_counter,Vivado 2016.4";
end iq_demod_only_wrapper_nco_counter_0_0;

architecture STRUCTURE of iq_demod_only_wrapper_nco_counter_0_0 is
  attribute COUNTER_SIZE : integer;
  attribute COUNTER_SIZE of U0 : label is 32;
  attribute C_S00_AXI_ADDR_WIDTH : integer;
  attribute C_S00_AXI_ADDR_WIDTH of U0 : label is 4;
  attribute C_S00_AXI_DATA_WIDTH : integer;
  attribute C_S00_AXI_DATA_WIDTH of U0 : label is 32;
  attribute DATA_SIZE : integer;
  attribute DATA_SIZE of U0 : label is 14;
  attribute LUT_SIZE : integer;
  attribute LUT_SIZE of U0 : label is 12;
  attribute id : integer;
  attribute id of U0 : label is 1;
begin
U0: entity work.iq_demod_only_wrapper_nco_counter_0_0_nco_counter
     port map (
      cos_fake_o => cos_fake_o,
      dds_clk_o => dds_clk_o,
      dds_cos_o(13 downto 0) => dds_cos_o(13 downto 0),
      dds_en_o => dds_en_o,
      dds_rst_o => dds_rst_o,
      dds_sin_o(13 downto 0) => dds_sin_o(13 downto 0),
      pinc_clk_i => pinc_clk_i,
      pinc_en_i => pinc_en_i,
      pinc_i(31 downto 0) => pinc_i(31 downto 0),
      pinc_rst_i => pinc_rst_i,
      poff_clk_i => poff_clk_i,
      poff_en_i => poff_en_i,
      poff_i(11 downto 0) => poff_i(11 downto 0),
      poff_rst_i => poff_rst_i,
      ref_clk_i => ref_clk_i,
      ref_rst_i => ref_rst_i,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(3 downto 0),
      s00_axi_arprot(2 downto 0) => s00_axi_arprot(2 downto 0),
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(3 downto 0),
      s00_axi_awprot(2 downto 0) => s00_axi_awprot(2 downto 0),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bresp(1 downto 0) => s00_axi_bresp(1 downto 0),
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_reset => s00_axi_reset,
      s00_axi_rready => s00_axi_rready,
      s00_axi_rresp(1 downto 0) => s00_axi_rresp(1 downto 0),
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      sin_fake_o => sin_fake_o,
      test_o => test_o,
      wave_clk_o => wave_clk_o,
      wave_en_o => wave_en_o,
      wave_rst_o => wave_rst_o
    );
end STRUCTURE;
