// Seed: 2720441130
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    output wire  id_2,
    output tri   id_3,
    output tri   id_4,
    input  tri0  id_5
);
endmodule
module module_1 #(
    parameter id_1  = 32'd61,
    parameter id_18 = 32'd19
) (
    output supply0 id_0,
    input tri _id_1,
    input wire id_2,
    output wor id_3
    , id_15,
    output tri0 id_4,
    output wire id_5,
    input wand id_6,
    input supply1 id_7
    , id_16,
    input tri0 id_8,
    output tri1 id_9,
    output tri1 id_10,
    output supply1 id_11,
    input supply0 id_12,
    input wand id_13
);
  wire [1 : id_1  -  1] id_17, _id_18;
  module_0 modCall_1 (
      id_9,
      id_13,
      id_11,
      id_5,
      id_10,
      id_2
  );
  assign modCall_1.id_4 = 0;
  wire [id_18 : 1] id_19;
endmodule
