# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/Nic/Desktop/SimonSays/src/generateSequence.v
vlog -reportprogress 300 -work work C:/Users/Nic/Desktop/SimonSays/src/generateSequence.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:35 on Apr 08,2019
# vlog -reportprogress 300 -work work C:/Users/Nic/Desktop/SimonSays/src/generateSequence.v 
# -- Compiling module generateSequence
# 
# Top level modules:
# 	generateSequence
# End time: 01:16:35 on Apr 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Nic/Desktop/SimonSays/src/generateSequence.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:37 on Apr 08,2019
# vlog -reportprogress 300 -work work C:/Users/Nic/Desktop/SimonSays/src/generateSequence.v 
# -- Compiling module generateSequence
# 
# Top level modules:
# 	generateSequence
# End time: 01:16:37 on Apr 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
