5 e 101 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd repeat1.vcd -o repeat1.cdd -v repeat1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" repeat1.v 1 20 1
2 1 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 3 870004 1 0 0 0 1 17 0 1 1 1 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" repeat1.v 0 9 1
2 2 6 c000f 1 0 21004 0 0 1 16 0 0
2 3 6 80008 0 1 1410 0 0 1 1 a
2 4 6 8000f 1 37 16 2 3
2 5 7 90009 1 0 1008 0 0 32 48 2 0
2 6 7 10006 1 0 1004 0 0 32 48 0 0
2 7 7 1000b 3 41 100e 5 6 1 18 0 1 1 1 0 0
2 8 8 f000f 2 1 101c 0 0 1 1 a
2 9 8 e000e 2 1b 102c 8 0 1 18 0 1 1 1 0 0
2 10 8 a000a 0 1 1410 0 0 1 1 a
2 11 8 a000f 2 37 3e 9 10
4 11 6 7 7
4 7 0 11 0
4 4 11 7 7
3 1 main.$u1 "main.$u1" repeat1.v 0 18 1
