 ```verilog
always @(posedge clk) begin
    assign z = (x ^ y) & x;
end
endmodule