Reading timing models for corner nom_tt_025C_5v00…
Reading cell library for the 'nom_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/51-openroad-fillinsertion/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_tt_025C_5v00' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/53-openroad-rcx/nom/tiny_tonegen.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000276    0.542567 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.016496    0.211642    0.767473    1.310041 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.211642    0.000148    1.310189 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005675    0.310895    0.232552    1.542741 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.310895    0.000113    1.542854 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004561    0.183656    0.154179    1.697033 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.183656    0.000091    1.697124 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.697124   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000276    0.542567 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642568   clock uncertainty
                                  0.000000    0.642568   clock reconvergence pessimism
                                  0.118408    0.760975   library hold time
                                              0.760975   data required time
---------------------------------------------------------------------------------------------
                                              0.760975   data required time
                                             -1.697124   data arrival time
---------------------------------------------------------------------------------------------
                                              0.936148   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620    0.309771 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417    0.543188 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000406    0.543594 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015222    0.201035    0.759083    1.302678 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.201035    0.000200    1.302878 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005228    0.258390    0.211834    1.514713 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _124_ (net)
                      0.258390    0.000056    1.514769 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004493    0.217439    0.186687    1.701456 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.217439    0.000053    1.701510 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.701510   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620    0.309771 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417    0.543188 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000406    0.543594 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643595   clock uncertainty
                                  0.000000    0.643595   clock reconvergence pessimism
                                  0.111616    0.755210   library hold time
                                              0.755210   data required time
---------------------------------------------------------------------------------------------
                                              0.755210   data required time
                                             -1.701510   data arrival time
---------------------------------------------------------------------------------------------
                                              0.946299   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000251    0.542542 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.030454    0.554169    1.126828    1.669370 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.554169    0.000345    1.669714 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004320    0.203575    0.132876    1.802591 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.203575    0.000085    1.802676 v _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.802676   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000251    0.542542 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642542   clock uncertainty
                                  0.000000    0.642542   clock reconvergence pessimism
                                  0.114299    0.756841   library hold time
                                              0.756841   data required time
---------------------------------------------------------------------------------------------
                                              0.756841   data required time
                                             -1.802676   data arrival time
---------------------------------------------------------------------------------------------
                                              1.045835   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000171    0.542462 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026827    0.301676    0.832145    1.374607 v _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.301676    0.000362    1.374969 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005363    0.283015    0.292945    1.667914 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _122_ (net)
                      0.283015    0.000104    1.668018 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004074    0.170656    0.144601    1.812619 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.170656    0.000078    1.812697 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.812697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000171    0.542462 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642462   clock uncertainty
                                  0.000000    0.642462   clock reconvergence pessimism
                                  0.121089    0.763551   library hold time
                                              0.763551   data required time
---------------------------------------------------------------------------------------------
                                              0.763551   data required time
                                             -1.812697   data arrival time
---------------------------------------------------------------------------------------------
                                              1.049146   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620    0.309771 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417    0.543188 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000386    0.543575 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.021750    0.257004    0.801374    1.344949 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.257005    0.000424    1.345373 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003993    0.155910    0.410361    1.755733 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.155910    0.000045    1.755778 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.005960    0.139072    0.368141    2.123919 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.139072    0.000086    2.124005 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.124005   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620    0.309771 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417    0.543188 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000386    0.543575 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643575   clock uncertainty
                                  0.000000    0.643575   clock reconvergence pessimism
                                  0.127774    0.771349   library hold time
                                              0.771349   data required time
---------------------------------------------------------------------------------------------
                                              0.771349   data required time
                                             -2.124005   data arrival time
---------------------------------------------------------------------------------------------
                                              1.352656   slack (MET)


Startpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000339    0.542630 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005758    0.185713    0.886195    1.428825 ^ _671_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.185713    0.000071    1.428897 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005981    0.166681    0.150839    1.579736 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _118_ (net)
                      0.166681    0.000065    1.579801 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016628    0.443583    0.313282    1.893083 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _119_ (net)
                      0.443583    0.000185    1.893268 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005025    0.190017    0.132146    2.025414 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.190017    0.000102    2.025516 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.005799    0.124855    0.294236    2.319752 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.124855    0.000121    2.319874 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.319874   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620    0.309771 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417    0.543188 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000368    0.543556 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643556   clock uncertainty
                                  0.000000    0.643556   clock reconvergence pessimism
                                  0.130732    0.774289   library hold time
                                              0.774289   data required time
---------------------------------------------------------------------------------------------
                                              0.774289   data required time
                                             -2.319874   data arrival time
---------------------------------------------------------------------------------------------
                                              1.545585   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411191    0.001169    5.530219 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.530219   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620    0.309771 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417    0.543188 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000368    0.543556 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643556   clock uncertainty
                                  0.000000    0.643556   clock reconvergence pessimism
                                  0.368547    1.012104   library removal time
                                              1.012104   data required time
---------------------------------------------------------------------------------------------
                                              1.012104   data required time
                                             -5.530219   data arrival time
---------------------------------------------------------------------------------------------
                                              4.518115   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411193    0.001269    5.530319 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.530319   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620    0.309771 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417    0.543188 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000386    0.543575 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643575   clock uncertainty
                                  0.000000    0.643575   clock reconvergence pessimism
                                  0.368548    1.012122   library removal time
                                              1.012122   data required time
---------------------------------------------------------------------------------------------
                                              1.012122   data required time
                                             -5.530319   data arrival time
---------------------------------------------------------------------------------------------
                                              4.518197   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411213    0.002075    5.531125 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.531125   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620    0.309771 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417    0.543188 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000406    0.543594 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643595   clock uncertainty
                                  0.000000    0.643595   clock reconvergence pessimism
                                  0.368549    1.012144   library removal time
                                              1.012144   data required time
---------------------------------------------------------------------------------------------
                                              1.012144   data required time
                                             -5.531125   data arrival time
---------------------------------------------------------------------------------------------
                                              4.518981   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411192    0.001243    5.530292 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.530292   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000276    0.542567 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642568   clock uncertainty
                                  0.000000    0.642568   clock reconvergence pessimism
                                  0.368408    1.010976   library removal time
                                              1.010976   data required time
---------------------------------------------------------------------------------------------
                                              1.010976   data required time
                                             -5.530292   data arrival time
---------------------------------------------------------------------------------------------
                                              4.519317   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411217    0.002210    5.531259 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.531259   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000316    0.542607 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642608   clock uncertainty
                                  0.000000    0.642608   clock reconvergence pessimism
                                  0.368410    1.011018   library removal time
                                              1.011018   data required time
---------------------------------------------------------------------------------------------
                                              1.011018   data required time
                                             -5.531259   data arrival time
---------------------------------------------------------------------------------------------
                                              4.520242   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411218    0.002238    5.531288 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.531288   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000339    0.542630 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642630   clock uncertainty
                                  0.000000    0.642630   clock reconvergence pessimism
                                  0.368410    1.011040   library removal time
                                              1.011040   data required time
---------------------------------------------------------------------------------------------
                                              1.011040   data required time
                                             -5.531288   data arrival time
---------------------------------------------------------------------------------------------
                                              4.520247   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411217    0.002200    5.531250 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.531250   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000205    0.542496 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642496   clock uncertainty
                                  0.000000    0.642496   clock reconvergence pessimism
                                  0.368410    1.010906   library removal time
                                              1.010906   data required time
---------------------------------------------------------------------------------------------
                                              1.010906   data required time
                                             -5.531250   data arrival time
---------------------------------------------------------------------------------------------
                                              4.520344   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411219    0.002290    5.531340 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.531340   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000171    0.542462 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642462   clock uncertainty
                                  0.000000    0.642462   clock reconvergence pessimism
                                  0.368410    1.010872   library removal time
                                              1.010872   data required time
---------------------------------------------------------------------------------------------
                                              1.010872   data required time
                                             -5.531340   data arrival time
---------------------------------------------------------------------------------------------
                                              4.520468   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411223    0.002423    5.531473 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.531473   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000251    0.542542 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642542   clock uncertainty
                                  0.000000    0.642542   clock reconvergence pessimism
                                  0.368411    1.010952   library removal time
                                              1.010952   data required time
---------------------------------------------------------------------------------------------
                                              1.010952   data required time
                                             -5.531473   data arrival time
---------------------------------------------------------------------------------------------
                                              4.520521   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005524    0.138041    0.054436    4.054436 ^ ena (in)
                                                         ena (net)
                      0.138041    0.000000    4.054436 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017212    0.322352    0.328954    4.383390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.322353    0.000500    4.383891 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.026652    0.441988    0.335051    4.718941 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.441988    0.000318    4.719259 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004493    0.421656    0.329221    5.048480 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.421656    0.000053    5.048533 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.048533   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023828    0.131052    0.059654   20.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000   20.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249498   20.309153 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620   20.309772 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417   20.543190 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000405   20.543594 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443594   clock uncertainty
                                  0.000000   20.443594   clock reconvergence pessimism
                                 -0.356784   20.086809   library setup time
                                             20.086809   data required time
---------------------------------------------------------------------------------------------
                                             20.086809   data required time
                                             -5.048533   data arrival time
---------------------------------------------------------------------------------------------
                                             15.038275   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411223    0.002423    5.531473 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.531473   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023828    0.131052    0.059654   20.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000   20.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249498   20.309153 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000396   20.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232744   20.542292 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000250   20.542543 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.442543   clock uncertainty
                                  0.000000   20.442543   clock reconvergence pessimism
                                  0.197175   20.639719   library recovery time
                                             20.639719   data required time
---------------------------------------------------------------------------------------------
                                             20.639719   data required time
                                             -5.531473   data arrival time
---------------------------------------------------------------------------------------------
                                             15.108246   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411219    0.002290    5.531340 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.531340   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023828    0.131052    0.059654   20.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000   20.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249498   20.309153 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000396   20.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232744   20.542292 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000171   20.542463 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.442463   clock uncertainty
                                  0.000000   20.442463   clock reconvergence pessimism
                                  0.197176   20.639639   library recovery time
                                             20.639639   data required time
---------------------------------------------------------------------------------------------
                                             20.639639   data required time
                                             -5.531340   data arrival time
---------------------------------------------------------------------------------------------
                                             15.108299   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411217    0.002200    5.531250 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.531250   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023828    0.131052    0.059654   20.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000   20.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249498   20.309153 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000396   20.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232744   20.542292 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000204   20.542496 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.442495   clock uncertainty
                                  0.000000   20.442495   clock reconvergence pessimism
                                  0.197176   20.639671   library recovery time
                                             20.639671   data required time
---------------------------------------------------------------------------------------------
                                             20.639671   data required time
                                             -5.531250   data arrival time
---------------------------------------------------------------------------------------------
                                             15.108421   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411217    0.002210    5.531259 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.531259   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023828    0.131052    0.059654   20.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000   20.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249498   20.309153 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000396   20.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232744   20.542292 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000316   20.542608 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.442608   clock uncertainty
                                  0.000000   20.442608   clock reconvergence pessimism
                                  0.197176   20.639784   library recovery time
                                             20.639784   data required time
---------------------------------------------------------------------------------------------
                                             20.639784   data required time
                                             -5.531259   data arrival time
---------------------------------------------------------------------------------------------
                                             15.108524   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411218    0.002238    5.531288 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.531288   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023828    0.131052    0.059654   20.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000   20.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249498   20.309153 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000396   20.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232744   20.542292 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000338   20.542629 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.442629   clock uncertainty
                                  0.000000   20.442629   clock reconvergence pessimism
                                  0.197176   20.639805   library recovery time
                                             20.639805   data required time
---------------------------------------------------------------------------------------------
                                             20.639805   data required time
                                             -5.531288   data arrival time
---------------------------------------------------------------------------------------------
                                             15.108518   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411192    0.001243    5.530292 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.530292   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023828    0.131052    0.059654   20.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000   20.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249498   20.309153 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000396   20.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232744   20.542292 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000275   20.542568 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.442568   clock uncertainty
                                  0.000000   20.442568   clock reconvergence pessimism
                                  0.197180   20.639748   library recovery time
                                             20.639748   data required time
---------------------------------------------------------------------------------------------
                                             20.639748   data required time
                                             -5.530292   data arrival time
---------------------------------------------------------------------------------------------
                                             15.109457   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411213    0.002075    5.531125 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.531125   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023828    0.131052    0.059654   20.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000   20.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249498   20.309153 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620   20.309772 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417   20.543190 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000405   20.543594 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443594   clock uncertainty
                                  0.000000   20.443594   clock reconvergence pessimism
                                  0.197301   20.640896   library recovery time
                                             20.640896   data required time
---------------------------------------------------------------------------------------------
                                             20.640896   data required time
                                             -5.531125   data arrival time
---------------------------------------------------------------------------------------------
                                             15.109772   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411193    0.001269    5.530319 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.530319   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023828    0.131052    0.059654   20.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000   20.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249498   20.309153 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620   20.309772 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417   20.543190 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000385   20.543575 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443575   clock uncertainty
                                  0.000000   20.443575   clock reconvergence pessimism
                                  0.197305   20.640881   library recovery time
                                             20.640881   data required time
---------------------------------------------------------------------------------------------
                                             20.640881   data required time
                                             -5.530319   data arrival time
---------------------------------------------------------------------------------------------
                                             15.110562   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411191    0.001169    5.530219 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.530219   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023828    0.131052    0.059654   20.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000   20.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249498   20.309153 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620   20.309772 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417   20.543190 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000368   20.543556 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443556   clock uncertainty
                                  0.000000   20.443556   clock reconvergence pessimism
                                  0.197305   20.640862   library recovery time
                                             20.640862   data required time
---------------------------------------------------------------------------------------------
                                             20.640862   data required time
                                             -5.530219   data arrival time
---------------------------------------------------------------------------------------------
                                             15.110643   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005524    0.138041    0.054436    4.054436 ^ ena (in)
                                                         ena (net)
                      0.138041    0.000000    4.054436 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017212    0.322352    0.328954    4.383390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.322353    0.000500    4.383891 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.026652    0.441988    0.335051    4.718941 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.441990    0.000525    4.719466 v _367_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004561    0.285462    0.264849    4.984316 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.285462    0.000091    4.984407 ^ _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.984407   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023828    0.131052    0.059654   20.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000   20.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249498   20.309153 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000396   20.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232744   20.542292 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000275   20.542568 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.442568   clock uncertainty
                                  0.000000   20.442568   clock reconvergence pessimism
                                 -0.334429   20.108137   library setup time
                                             20.108137   data required time
---------------------------------------------------------------------------------------------
                                             20.108137   data required time
                                             -4.984407   data arrival time
---------------------------------------------------------------------------------------------
                                             15.123732   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005524    0.138041    0.054436    4.054436 ^ ena (in)
                                                         ena (net)
                      0.138041    0.000000    4.054436 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017212    0.322352    0.328954    4.383390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.322353    0.000500    4.383891 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.026652    0.441988    0.335051    4.718941 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.441991    0.000560    4.719502 v _359_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004074    0.273041    0.255830    4.975332 ^ _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.273041    0.000078    4.975410 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.975410   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023828    0.131052    0.059654   20.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000   20.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249498   20.309153 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000396   20.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232744   20.542292 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000171   20.542463 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.442463   clock uncertainty
                                  0.000000   20.442463   clock reconvergence pessimism
                                 -0.332097   20.110365   library setup time
                                             20.110365   data required time
---------------------------------------------------------------------------------------------
                                             20.110365   data required time
                                             -4.975410   data arrival time
---------------------------------------------------------------------------------------------
                                             15.134955   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005524    0.138041    0.054436    4.054436 ^ ena (in)
                                                         ena (net)
                      0.138041    0.000000    4.054436 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017212    0.322352    0.328954    4.383390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.322353    0.000500    4.383891 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.026652    0.441988    0.335051    4.718941 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.441990    0.000520    4.719461 v _357_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004320    0.283733    0.244274    4.963736 ^ _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.283733    0.000085    4.963820 ^ _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.963820   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023828    0.131052    0.059654   20.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000   20.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249498   20.309153 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000396   20.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232744   20.542292 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000250   20.542543 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.442543   clock uncertainty
                                  0.000000   20.442543   clock reconvergence pessimism
                                 -0.334105   20.108438   library setup time
                                             20.108438   data required time
---------------------------------------------------------------------------------------------
                                             20.108438   data required time
                                             -4.963820   data arrival time
---------------------------------------------------------------------------------------------
                                             15.144618   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005524    0.138041    0.054436    4.054436 ^ ena (in)
                                                         ena (net)
                      0.138041    0.000000    4.054436 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017212    0.322352    0.328954    4.383390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.322352    0.000333    4.383723 ^ _365_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.005960    0.215432    0.492487    4.876209 ^ _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.215432    0.000086    4.876296 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.876296   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023828    0.131052    0.059654   20.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000   20.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249498   20.309153 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620   20.309772 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417   20.543190 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000385   20.543575 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443575   clock uncertainty
                                  0.000000   20.443575   clock reconvergence pessimism
                                 -0.321092   20.122482   library setup time
                                             20.122482   data required time
---------------------------------------------------------------------------------------------
                                             20.122482   data required time
                                             -4.876296   data arrival time
---------------------------------------------------------------------------------------------
                                             15.246187   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005524    0.138041    0.054436    4.054436 ^ ena (in)
                                                         ena (net)
                      0.138041    0.000000    4.054436 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017212    0.322352    0.328954    4.383390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.322353    0.000454    4.383844 ^ _414_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.005799    0.168864    0.326602    4.710446 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.168864    0.000121    4.710567 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.710567   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023828    0.131052    0.059654   20.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000   20.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249498   20.309153 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620   20.309772 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417   20.543190 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000368   20.543556 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443556   clock uncertainty
                                  0.000000   20.443556   clock reconvergence pessimism
                                 -0.312321   20.131235   library setup time
                                             20.131235   data required time
---------------------------------------------------------------------------------------------
                                             20.131235   data required time
                                             -4.710567   data arrival time
---------------------------------------------------------------------------------------------
                                             15.420668   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411223    0.002423    5.531473 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.531473   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023828    0.131052    0.059654   20.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000   20.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249498   20.309153 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000396   20.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232744   20.542292 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000250   20.542543 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.442543   clock uncertainty
                                  0.000000   20.442543   clock reconvergence pessimism
                                  0.197175   20.639719   library recovery time
                                             20.639719   data required time
---------------------------------------------------------------------------------------------
                                             20.639719   data required time
                                             -5.531473   data arrival time
---------------------------------------------------------------------------------------------
                                             15.108246   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005524    0.138041    0.054436    4.054436 ^ ena (in)
                                                         ena (net)
                      0.138041    0.000000    4.054436 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017212    0.322352    0.328954    4.383390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.322353    0.000500    4.383891 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.026652    0.441988    0.335051    4.718941 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.441988    0.000318    4.719259 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004493    0.421656    0.329221    5.048480 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.421656    0.000053    5.048533 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.048533   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023828    0.131052    0.059654   20.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000   20.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249498   20.309153 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620   20.309772 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417   20.543190 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000405   20.543594 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443594   clock uncertainty
                                  0.000000   20.443594   clock reconvergence pessimism
                                 -0.356784   20.086809   library setup time
                                             20.086809   data required time
---------------------------------------------------------------------------------------------
                                             20.086809   data required time
                                             -5.048533   data arrival time
---------------------------------------------------------------------------------------------
                                             15.038275   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_tt_025C_5v00 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_tt_025C_5v00 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_tt_025C_5v00 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 80 unclocked register/latch pins.
  _643_/CLK
  _644_/CLK
  _645_/CLK
  _646_/CLK
  _647_/CLK
  _649_/CLK
  _650_/CLK
  _651_/CLK
  _652_/CLK
  _653_/CLK
  _654_/CLK
  _655_/CLK
  _656_/CLK
  _657_/CLK
  _658_/CLK
  _659_/CLK
  _660_/CLK
  _661_/CLK
  _662_/CLK
  _663_/CLK
  _672_/CLK
  _673_/CLK
  _674_/CLK
  _675_/CLK
  _676_/CLK
  _677_/CLK
  _678_/CLK
  _679_/CLK
  _680_/CLK
  _681_/CLK
  _682_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _686_/CLK
  _687_/CLK
  _688_/CLK
  _689_/CLK
  _690_/CLK
  _691_/CLK
  _692_/CLK
  _693_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
  _711_/CLK
  _712_/CLK
  _713_/CLK
  _714_/CLK
  _715_/CLK
  _716_/CLK
  _717_/CLK
  _718_/CLK
  _719_/CLK
  _720_/CLK
  _721_/CLK
  _722_/CLK
  _723_/CLK
  _724_/CLK
  _725_/CLK
  _726_/CLK
  _727_/CLK
  _728_/CLK
  _729_/CLK
  _730_/CLK
  _731_/CLK
Warning: There are 84 unconstrained endpoints.
  signal_bit_out
  _643_/D
  _644_/D
  _645_/D
  _646_/D
  _647_/D
  _649_/D
  _650_/D
  _651_/D
  _652_/D
  _653_/D
  _654_/D
  _655_/D
  _656_/D
  _657_/D
  _658_/D
  _659_/D
  _660_/D
  _661_/D
  _662_/D
  _663_/D
  _669_/D
  _670_/D
  _671_/D
  _672_/D
  _673_/D
  _674_/D
  _675_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _682_/D
  _683_/D
  _684_/D
  _685_/D
  _686_/D
  _687_/D
  _688_/D
  _689_/D
  _690_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
  _711_/D
  _712_/D
  _713_/D
  _714_/D
  _715_/D
  _716_/D
  _717_/D
  _718_/D
  _719_/D
  _720_/D
  _721_/D
  _722_/D
  _723_/D
  _724_/D
  _725_/D
  _726_/D
  _727_/D
  _728_/D
  _729_/D
  _730_/D
  _731_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           8.666684e-04 3.888541e-04 3.456834e-08 1.255557e-03  59.4%
Combinational        1.043943e-04 1.147512e-04 4.261588e-08 2.191881e-04  10.4%
Clock                5.069245e-04 1.322773e-04 4.830694e-08 6.392501e-04  30.2%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.477987e-03 6.358827e-04 1.254912e-07 2.113995e-03 100.0%
                            69.9%        30.1%         0.0%
%OL_METRIC_F power__internal__total 0.0014779871562495828
%OL_METRIC_F power__switching__total 0.000635882664937526
%OL_METRIC_F power__leakage__total 1.2549116945592687e-7
%OL_METRIC_F power__total 0.002113995375111699

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_tt_025C_5v00 -0.10113264678619846
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.542462 source latency _665_/CLK ^
-0.543594 target latency _666_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.101133 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_tt_025C_5v00 0.10113264678619846
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.543594 source latency _666_/CLK ^
-0.542462 target latency _665_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.101133 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_tt_025C_5v00 0.9361482964903962
nom_tt_025C_5v00: 0.9361482964903962
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_tt_025C_5v00 15.038275050878747
nom_tt_025C_5v00: 15.038275050878747
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_tt_025C_5v00 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_tt_025C_5v00 0.936148
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_tt_025C_5v00 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.542462         network latency _665_/CLK
        2.870251 network latency _706_/CLK
---------------
0.542462 2.870251 latency
        2.327790 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
2.143440         network latency _656_/CLK
        2.674609 network latency _706_/CLK
---------------
2.143440 2.674609 latency
        0.531170 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.502194         network latency _665_/CLK
        0.503386 network latency _666_/CLK
---------------
0.502194 0.503386 latency
        0.001192 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 3.07 fmax = 326.18
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_tt_025C_5v00 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/54-openroad-stapostpnr/nom_tt_025C_5v00/tiny_tonegen__nom_tt_025C_5v00.lib…
