Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8316370952904e28b5c8489ed3197057 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mux2_1_tb_behav xil_defaultlib.mux2_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow_v2 of entity xil_defaultlib.mux_2_1 [mux_2_1_default]
Compiling architecture mux2_1 of entity xil_defaultlib.mux2_1_tb
Built simulation snapshot mux2_1_tb_behav
