#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec 23 15:22:11 2018
# Process ID: 24392
# Current directory: C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_v_frmbuf_wr_0_1_synth_1
# Command line: vivado.exe -log system_v_frmbuf_wr_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_v_frmbuf_wr_0_1.tcl
# Log file: C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_v_frmbuf_wr_0_1_synth_1/system_v_frmbuf_wr_0_1.vds
# Journal file: C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_v_frmbuf_wr_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/biabe/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source system_v_frmbuf_wr_0_1.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'biabe' on host 'desktop-871tsom' (Windows NT_amd64 version 6.2) on Sun Dec 23 15:22:32 +0200 2018
INFO: [HLS 200-10] In directory 'C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_v_frmbuf_wr_0_1_synth_1'
INFO: [HLS 200-10] Creating and opening project 'C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_v_frmbuf_wr_0_1_synth_1/system_v_frmbuf_wr_0_1'.
INFO: [HLS 200-10] Adding design file 'c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr_config.h' to the project
INFO: [HLS 200-10] Adding design file 'c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp' to the project
INFO: [HLS 200-10] Adding design file 'c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.h' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_v_frmbuf_wr_0_1_synth_1/system_v_frmbuf_wr_0_1/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 103.039 ; gain = 45.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 103.039 ; gain = 45.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >.1' into 'hls::AXIGetBitFields<24, ap_uint<8> >' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:201).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:202).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:203).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 131.727 ; gain = 73.953
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:385: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 149.652 ; gain = 91.879
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:375) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:411) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:445) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:178) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:378) in function 'MultiPixStream2Bytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2Bytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.2' (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:381) in function 'MultiPixStream2Bytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.2.1' (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:383) in function 'MultiPixStream2Bytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:414) in function 'MultiPixStream2Bytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2Bytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:417) in function 'MultiPixStream2Bytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1' (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:448) in function 'MultiPixStream2Bytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2Bytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.2' (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:451) in function 'MultiPixStream2Bytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:194) in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:196) in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:250) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_frmbuf_wr' , detected/extracted 5 process function(s): 
	 'Block_._crit_edge24_proc'
	 'AXIvideo2MultiPixStream'
	 'Block_._crit_edge246_proc'
	 'MultiPixStream2Bytes'
	 'Bytes2AXIMMvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:49:14) to (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:177:53) in function 'AXIvideo2MultiPixStream'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 192.258 ; gain = 134.484
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge24_proc' to 'Block_._crit_edge24_' 
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge246_proc' to 'Block_._crit_edge246' 
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream' to 'AXIvideo2MultiPixStr' (c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:49:9)
INFO: [XFORM 203-811] Inferring multiple bus burst write of variable length on port 'dstImg.V'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst write of variable length on port 'dstImg.V'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge24_4' to 'Block_._crit_edge24_' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 250.074 ; gain = 192.301
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_frmbuf_wr' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge24_' to 'Block_crit_edge24_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge246' to 'Block_crit_edge246'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.807 seconds; current allocated memory: 199.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 199.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 199.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 199.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 199.604 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 199.917 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.996 seconds; current allocated memory: 200.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 200.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_Y_UV8_Y_UV8_420.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'loop_UYVY8.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'loop_YUYV8.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (8.99375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	fifo read on port 'tmp_8_loc' (3.63 ns)
	'add' operation ('tmp_12_i_i', c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:432->c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:127) (2.08 ns)
	'add' operation ('tmp_15_i_i', c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:450->c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:127) (1.81 ns)
	blocking operation 1.47 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.518 seconds; current allocated memory: 201.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.531 seconds; current allocated memory: 202.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_Bytes2AXIMMvideo_2planes.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loop_Bytes2AXIMMvideo_2planes.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.421 seconds; current allocated memory: 204.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.634 seconds; current allocated memory: 205.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.569 seconds; current allocated memory: 205.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 205.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_crit_edge24_s_BYTES_PER_PIXEL' to 'Block_crit_edge24bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_crit_edge24_s_MEMORY2LIVE' to 'Block_crit_edge24cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge24_s'.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 206.216 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 206.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 207.471 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'v_frmbuf_wr_mul_mul_16s_16s_16_1_1' to 'v_frmbuf_wr_mul_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_frmbuf_wr_mul_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge246'.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 207.630 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 209.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo'.
INFO: [HLS 200-111]  Elapsed time: 4.434 seconds; current allocated memory: 212.890 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/mm_video' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_stride' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_video_format' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_frm_buffer_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_frm_buffer2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_frmbuf_wr' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HwReg_width', 'HwReg_height', 'HwReg_stride', 'HwReg_video_format', 'HwReg_frm_buffer_V', 'HwReg_frm_buffer2_V' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_frmbuf_wr'.
INFO: [HLS 200-111]  Elapsed time: 1.821 seconds; current allocated memory: 214.096 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'system_v_frmbuf_wr_0_1_Block_crit_edge24bkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_frmbuf_wr_0_1_Block_crit_edge24cud_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer_V_c_U(system_v_frmbuf_wr_0_1_fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer2_V_s_21_U(system_v_frmbuf_wr_0_1_fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_6_loc_channel_U(system_v_frmbuf_wr_0_1_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_7_loc_channel_U(system_v_frmbuf_wr_0_1_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_0_V_U(system_v_frmbuf_wr_0_1_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_1_V_U(system_v_frmbuf_wr_0_1_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_2_V_U(system_v_frmbuf_wr_0_1_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_8_loc_c_U(system_v_frmbuf_wr_0_1_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_9_loc_c_U(system_v_frmbuf_wr_0_1_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane0_V_s_U(system_v_frmbuf_wr_0_1_fifo_w64_d960_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane1_V_s_U(system_v_frmbuf_wr_0_1_fifo_w64_d960_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_8_loc_c14_U(system_v_frmbuf_wr_0_1_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_9_loc_c15_U(system_v_frmbuf_wr_0_1_fifo_w8_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:01 . Memory (MB): peak = 279.891 ; gain = 222.117
INFO: [SYSC 207-301] Generating SystemC RTL for v_frmbuf_wr with prefix system_v_frmbuf_wr_0_1_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_frmbuf_wr with prefix system_v_frmbuf_wr_0_1_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_frmbuf_wr with prefix system_v_frmbuf_wr_0_1_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/biabe/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Dec 23 15:23:48 2018...
INFO: [HLS 200-112] Total elapsed time: 77.794 seconds; peak allocated memory: 214.096 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Dec 23 15:23:48 2018...
compile_c: Time (s): cpu = 00:00:01 ; elapsed = 00:01:23 . Memory (MB): peak = 367.582 ; gain = 0.000
Command: synth_design -top system_v_frmbuf_wr_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19208 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 481.234 ; gain = 104.547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/synth/system_v_frmbuf_wr_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_CTRL_s_axi' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_CTRL_s_axi.v:241]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_CTRL_s_axi' (1#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_throttl' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:718]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_fifo' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_fifo' (2#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized0' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized0' (2#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_throttl' (3#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:718]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_write' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized1' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized1' (3#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_reg_slice' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:324]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_reg_slice' (4#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized2' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized2' (4#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_buffer' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:537]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_buffer' (5#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:537]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized3' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized3' (5#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized4' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized4' (5#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:428]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:2088]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_write' (6#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_read' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:910]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_buffer__parameterized0' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:537]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_buffer__parameterized0' (6#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:537]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_reg_slice__parameterized0' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:324]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_reg_slice__parameterized0' (6#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized5' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized5' (6#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:428]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:1263]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_read' (7#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:910]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi' (8#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_Block_crit_edge24bkb' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_Block_crit_edge24bkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_Block_crit_edge24bkb_rom' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_Block_crit_edge24bkb.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_Block_crit_edge24bkb.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_frmbuf_wr_0_1_Block_crit_edge24bkb_rom.dat' is read successfully [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_Block_crit_edge24bkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_Block_crit_edge24bkb_rom' (9#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_Block_crit_edge24bkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_Block_crit_edge24bkb' (10#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_Block_crit_edge24bkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_Block_crit_edge24cud' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_Block_crit_edge24cud.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_Block_crit_edge24cud_rom' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_Block_crit_edge24cud.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_Block_crit_edge24cud.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_frmbuf_wr_0_1_Block_crit_edge24cud_rom.dat' is read successfully [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_Block_crit_edge24cud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_Block_crit_edge24cud_rom' (11#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_Block_crit_edge24cud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_Block_crit_edge24cud' (12#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_Block_crit_edge24cud.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_AXIvideo2MultiPixStr' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_AXIvideo2MultiPixStr.v:85]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_reg_unsigned_short_s' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_reg_unsigned_short_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_reg_unsigned_short_s.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_reg_unsigned_short_s' (14#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_reg_unsigned_short_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_AXIvideo2MultiPixStr.v:1031]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_AXIvideo2MultiPixStr.v:1035]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_AXIvideo2MultiPixStr.v:1039]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_AXIvideo2MultiPixStr' (15#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mul_mdEe' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mul_mdEe.v:14]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mul_mdEe_DSP48_0' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mul_mdEe.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mul_mdEe_DSP48_0' (16#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mul_mdEe.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mul_mdEe' (17#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mul_mdEe.v:14]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_MultiPixStream2Bytes' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_MultiPixStream2Bytes.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_MultiPixStream2Bytes.v:118]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_MultiPixStream2Bytes.v:2310]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_MultiPixStream2Bytes.v:2314]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_MultiPixStream2Bytes.v:2320]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_MultiPixStream2Bytes' (19#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_MultiPixStream2Bytes.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_fifo_w32_d4_A' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_fifo_w32_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_fifo_w32_d4_A_shiftReg' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_fifo_w32_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_fifo_w32_d4_A_shiftReg' (21#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_fifo_w32_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_fifo_w32_d4_A' (22#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_fifo_w32_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_fifo_w16_d2_A' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_fifo_w16_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_fifo_w16_d2_A_shiftReg' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_fifo_w16_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_fifo_w16_d2_A_shiftReg' (23#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_fifo_w16_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_fifo_w16_d2_A' (24#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_fifo_w16_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_fifo_w8_d2_A' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_fifo_w8_d2_A_shiftReg' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_fifo_w8_d2_A_shiftReg' (25#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_fifo_w8_d2_A' (26#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_1_fifo_w64_d960_B' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_fifo_w64_d960_B.v:11]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1_fifo_w64_d960_B' (27#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_fifo_w64_d960_B.v:11]
WARNING: [Synth 8-350] instance 'inst' of module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr' requires 74 connections, but only 64 given [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/synth/system_v_frmbuf_wr_0_1.v:269]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_1' (29#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/synth/system_v_frmbuf_wr_0_1.v:58]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_ARREADY
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RVALID
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[63]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[62]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[61]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[60]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[59]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[58]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[57]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[56]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[55]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[54]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[53]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[52]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[51]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[50]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[49]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[48]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[47]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[46]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[45]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[44]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[43]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[42]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[41]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[40]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[39]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[38]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[37]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[36]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[35]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[34]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[33]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[32]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[31]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[30]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[29]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[28]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[27]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[26]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[25]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[24]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[23]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[22]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[21]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[20]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[19]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[18]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[17]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[16]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[15]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[14]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[13]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[12]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[11]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[10]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[9]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[8]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[7]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[6]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[5]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[4]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[3]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[2]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[1]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[0]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RLAST
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RID[0]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RUSER[0]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RRESP[1]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RRESP[0]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_BRESP[1]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_BRESP[0]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_BID[0]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_BUSER[0]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port dstImg_V_offset_dout[2]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port dstImg_V_offset_dout[1]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port dstImg_V_offset_dout[0]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port dstImg2_V_offset_dout[2]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port dstImg2_V_offset_dout[1]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port dstImg2_V_offset_dout[0]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port StrideInBytes[2]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port StrideInBytes[1]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Bytes2AXIMMvideo has unconnected port StrideInBytes[0]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_MultiPixStream2Bytes has unconnected port StrmMPix_V_val_2_V_dout[7]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_MultiPixStream2Bytes has unconnected port StrmMPix_V_val_2_V_dout[6]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_MultiPixStream2Bytes has unconnected port StrmMPix_V_val_2_V_dout[5]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_MultiPixStream2Bytes has unconnected port StrmMPix_V_val_2_V_dout[4]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_MultiPixStream2Bytes has unconnected port StrmMPix_V_val_2_V_dout[3]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_MultiPixStream2Bytes has unconnected port StrmMPix_V_val_2_V_dout[2]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_MultiPixStream2Bytes has unconnected port StrmMPix_V_val_2_V_dout[1]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_MultiPixStream2Bytes has unconnected port StrmMPix_V_val_2_V_dout[0]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Block_crit_edge246 has unconnected port HwReg_video_format[15]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Block_crit_edge246 has unconnected port HwReg_video_format[14]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Block_crit_edge246 has unconnected port HwReg_video_format[13]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Block_crit_edge246 has unconnected port HwReg_video_format[12]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Block_crit_edge246 has unconnected port HwReg_video_format[11]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Block_crit_edge246 has unconnected port HwReg_video_format[10]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Block_crit_edge246 has unconnected port HwReg_video_format[9]
WARNING: [Synth 8-3331] design system_v_frmbuf_wr_0_1_Block_crit_edge246 has unconnected port HwReg_video_format[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 584.625 ; gain = 207.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:m_axi_mm_video_RID[0] to constant 0 [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/synth/system_v_frmbuf_wr_0_1.v:269]
INFO: [Synth 8-3295] tying undriven pin inst:m_axi_mm_video_RUSER[0] to constant 0 [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/synth/system_v_frmbuf_wr_0_1.v:269]
INFO: [Synth 8-3295] tying undriven pin inst:m_axi_mm_video_BID[0] to constant 0 [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/synth/system_v_frmbuf_wr_0_1.v:269]
INFO: [Synth 8-3295] tying undriven pin inst:m_axi_mm_video_BUSER[0] to constant 0 [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/synth/system_v_frmbuf_wr_0_1.v:269]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 584.625 ; gain = 207.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 584.625 ; gain = 207.938
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/system_v_frmbuf_wr_0_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/system_v_frmbuf_wr_0_1_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_v_frmbuf_wr_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_v_frmbuf_wr_0_1_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/system_v_frmbuf_wr_0_1.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/system_v_frmbuf_wr_0_1.xdc] for cell 'inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.458 . Memory (MB): peak = 1049.508 ; gain = 9.191
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1049.508 ; gain = 672.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1049.508 ; gain = 672.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_v_frmbuf_wr_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1049.508 ; gain = 672.820
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_CTRL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:516]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:881]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:516]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:516]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:620]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:516]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:620]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:516]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_347_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp4_fu_853_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_i_i_fu_831_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_i_78_fu_825_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_819_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_i_fu_797_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_791_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "grp_fu_761_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_13_i_i_fu_887_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_14_fu_1185_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1174_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_11_fu_1169_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_19_fu_462_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_323_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_18_fu_457_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_21_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_fifo_w64_d960_B.v:93]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1049.508 ; gain = 672.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/hdl/verilog/system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.v:466]
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_347_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_i_fu_797_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_819_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_791_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_i_78_fu_825_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_i_i_fu_831_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp4_fu_853_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_11_fu_1169_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1174_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_fu_1185_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_18_fu_457_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_462_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_21_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_323_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/sext8_cast_i_reg_587_reg[32]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/sext8_cast_i_reg_587_reg[31]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/sext8_cast_i_reg_587_reg[30]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/sext8_cast_i_reg_587_reg[29]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/sext_cast_i_reg_582_reg[29]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[30]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[29]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[28]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[27]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[26]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[25]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[24]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[23]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[22]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[21]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[20]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[19]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[18]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[17]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[16]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[15]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[14]' (FD) to 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[13]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_26_cast_i_i_cast_reg_556_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[12]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_26_cast_i_i_cast_reg_556_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[11]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_26_cast_i_i_cast_reg_556_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[10]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_26_cast_i_i_cast_reg_556_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[9]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_26_cast_i_i_cast_reg_556_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[8]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_26_cast_i_i_cast_reg_556_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[7]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_26_cast_i_i_cast_reg_556_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[6]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_26_cast_i_i_cast_reg_556_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[5]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_26_cast_i_i_cast_reg_556_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[4]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_26_cast_i_i_cast_reg_556_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[3]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_26_cast_i_i_cast_reg_556_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[2]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_26_cast_i_i_cast_reg_556_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[1]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_26_cast_i_i_cast_reg_556_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/tmp_3_i_reg_576_reg[0]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_26_cast_i_i_cast_reg_556_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Bytes2AXIMMvideo_U0/\tmp_3_i_reg_576_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/start_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_write/start_addr_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[64]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[65]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[66]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[67]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[67]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[68]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[68]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[69]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[69]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[70]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[70]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[71]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/align_len_reg[0]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/start_addr_reg[1]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/start_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/start_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2MultiPixStr_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_crit_edge246_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Bytes2AXIMMvideo_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/fifo_rctl/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/fifo_rctl/data_vld_reg )
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[62]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[61]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[60]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[59]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[58]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[57]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[56]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[55]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[54]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[53]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[52]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[51]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[50]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[49]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[48]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[47]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_write/rs_wreq/data_p1_reg[63] )
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[29]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[63]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[29]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[29]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[2]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[1]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[2]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[2]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[1]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[2]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[1]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[2]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awaddr_buf_reg[2]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[7]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[6]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[5]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[4]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[3]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[2]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[1]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[0]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/s_ready_t_reg) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[63]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[62]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[61]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[60]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[59]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[58]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[57]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[56]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[55]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[54]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[53]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[52]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[51]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[50]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[49]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[48]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[47]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[46]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[45]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[44]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[43]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[42]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[41]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[40]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[39]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[38]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[37]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[36]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[35]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[34]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[33]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[32]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[31]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[30]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[29]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[28]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[27]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[26]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[25]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[24]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[23]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[22]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[21]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[20]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[19]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[18]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[17]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[16]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[15]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[14]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[13]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[12]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[11]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[10]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[9]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[8]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[7]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[6]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[5]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[4]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[3]) is unused and will be removed from module system_v_frmbuf_wr_0_1_v_frmbuf_wr_mm_video_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[62]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[61]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[60]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[59]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[58]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[57]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[56]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[55]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[46]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tmp_7_loc_channel_U/\U_system_v_frmbuf_wr_0_1_fifo_w8_d2_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tmp_6_loc_channel_U/\U_system_v_frmbuf_wr_0_1_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\wreq_throttl/req_fifo/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tmp_7_loc_channel_U/\U_system_v_frmbuf_wr_0_1_fifo_w8_d2_A_ram/SRL_SIG_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tmp_6_loc_channel_U/\U_system_v_frmbuf_wr_0_1_fifo_w16_d2_A_ram/SRL_SIG_reg[1][3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1049.508 ; gain = 672.820
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/v_frmbuf_wr_mm_video_m_axi_U/i_14/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/bytePlanes_plane0_V_s_U/i_7/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/bytePlanes_plane0_V_s_U/i_7/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/bytePlanes_plane1_V_s_U/i_7/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/bytePlanes_plane1_V_s_U/i_7/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:14 . Memory (MB): peak = 1049.508 ; gain = 672.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 1049.508 ; gain = 672.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\MultiPixStream2Bytes_U0/tmp_231_i_i_reg_1605_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\MultiPixStream2Bytes_U0/tmp_251_i_i_reg_1563_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\MultiPixStream2Bytes_U0/tmp_271_i_i_reg_1501_reg[0] )
INFO: [Synth 8-4480] The timing for the instance inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/bytePlanes_plane0_V_s_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/bytePlanes_plane0_V_s_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/bytePlanes_plane1_V_s_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/bytePlanes_plane1_V_s_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 1051.887 ; gain = 675.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 1051.887 ; gain = 675.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 1051.887 ; gain = 675.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 1051.887 ; gain = 675.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 1051.887 ; gain = 675.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 1051.887 ; gain = 675.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 1051.887 ; gain = 675.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   161|
|2     |DSP48E1_1  |     1|
|3     |LUT1       |    64|
|4     |LUT2       |   256|
|5     |LUT3       |   634|
|6     |LUT4       |   280|
|7     |LUT5       |   390|
|8     |LUT6       |   701|
|9     |MUXF7      |    94|
|10    |MUXF8      |    47|
|11    |RAMB36E1   |     1|
|12    |RAMB36E1_1 |     4|
|13    |SRL16E     |   166|
|14    |SRLC32E    |   188|
|15    |FDRE       |  3238|
|16    |FDSE       |    34|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 1051.887 ; gain = 675.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 987 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:03 . Memory (MB): peak = 1051.887 ; gain = 210.316
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:22 . Memory (MB): peak = 1051.887 ; gain = 675.199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 308 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
358 Infos, 210 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 1051.887 ; gain = 684.305
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_v_frmbuf_wr_0_1_synth_1/system_v_frmbuf_wr_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_v_frmbuf_wr_0_1/system_v_frmbuf_wr_0_1.xci
INFO: [Coretcl 2-1174] Renamed 52 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_v_frmbuf_wr_0_1_synth_1/system_v_frmbuf_wr_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_v_frmbuf_wr_0_1_utilization_synth.rpt -pb system_v_frmbuf_wr_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1051.887 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 23 15:25:19 2018...
