

================================================================
== Vivado HLS Report for 'aes_process_240'
================================================================
* Date:           Sun Dec 12 23:30:49 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16823|  17369|  16823|  17369|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+-------------+-----------+-----------+------+----------+
        |             |    Latency    |  Iteration  |  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+-------------+-----------+-----------+------+----------+
        |- Loop 1     |     40|     40|           10|          -|          -|     4|    no    |
        | + Loop 1.1  |      8|      8|            2|          -|          -|     4|    no    |
        |- Loop 2     |  16393|  16900| 1261 ~ 1300 |          -|          -|    13|    no    |
        |- Loop 3     |     40|     40|           10|          -|          -|     4|    no    |
        | + Loop 3.1  |      8|      8|            2|          -|          -|     4|    no    |
        +-------------+-------+-------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 18 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 8 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 23 
25 --> 24 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%multiplication_V_off = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %multiplication_V_offset)" [AES-XTS/main.cpp:225]   --->   Operation 26 'read' 'multiplication_V_off' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mix_column_constant_s = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %mix_column_constant_matrices_V_offset)" [AES-XTS/main.cpp:225]   --->   Operation 27 'read' 'mix_column_constant_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%s_boxes_V_offset_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %s_boxes_V_offset)" [AES-XTS/main.cpp:225]   --->   Operation 28 'read' 's_boxes_V_offset_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sequence_out_V_offse = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %sequence_out_V_offset)" [AES-XTS/main.cpp:225]   --->   Operation 29 'read' 'sequence_out_V_offse' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %sequence_out_V_offse, i4 0)" [AES-XTS/main.cpp:225]   --->   Operation 30 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln180_cast = zext i10 %tmp to i11" [AES-XTS/main.cpp:225]   --->   Operation 31 'zext' 'zext_ln180_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %multiplication_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %mix_column_constant_matrices_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s_boxes_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str8, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%state_matrix_V = alloca [16 x i16], align 2" [AES-XTS/main.cpp:10]   --->   Operation 35 'alloca' 'state_matrix_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%round_key_V = alloca [16 x i16], align 2" [AES-XTS/main.cpp:13]   --->   Operation 36 'alloca' 'round_key_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "br label %.loopexit5" [AES-XTS/main.cpp:221]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i3 [ 0, %0 ], [ %i_3, %.loopexit5.loopexit ]"   --->   Operation 38 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.13ns)   --->   "%icmp_ln221 = icmp eq i3 %i_op_assign_2, -4" [AES-XTS/main.cpp:221]   --->   Operation 39 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.65ns)   --->   "%i_3 = add i3 %i_op_assign_2, 1" [AES-XTS/main.cpp:221]   --->   Operation 41 'add' 'i_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln221, label %aes_sequence_to_matrix.2.exit, label %.preheader.preheader.i" [AES-XTS/main.cpp:221]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_9 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_op_assign_2, i2 0)" [AES-XTS/main.cpp:225]   --->   Operation 43 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i5 %tmp_9 to i6" [AES-XTS/main.cpp:223]   --->   Operation 44 'zext' 'zext_ln223_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i3 %i_op_assign_2 to i4" [AES-XTS/main.cpp:223]   --->   Operation 45 'zext' 'zext_ln223' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.76ns)   --->   "br label %.preheader.i" [AES-XTS/main.cpp:223]   --->   Operation 46 'br' <Predicate = (!icmp_ln221)> <Delay = 1.76>
ST_2 : Operation 47 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i5 14, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:14]   --->   Operation 47 'call' <Predicate = (icmp_ln221)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%i_op_assign = phi i3 [ %j, %1 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 48 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.13ns)   --->   "%icmp_ln223 = icmp eq i3 %i_op_assign, -4" [AES-XTS/main.cpp:223]   --->   Operation 49 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 50 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.65ns)   --->   "%j = add i3 %i_op_assign, 1" [AES-XTS/main.cpp:223]   --->   Operation 51 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln223, label %.loopexit5.loopexit, label %1" [AES-XTS/main.cpp:223]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i3 %i_op_assign to i6" [AES-XTS/main.cpp:225]   --->   Operation 53 'zext' 'zext_ln180' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.78ns)   --->   "%add_ln180 = add i6 %zext_ln180, %zext_ln223_2" [AES-XTS/main.cpp:225]   --->   Operation 54 'add' 'add_ln180' <Predicate = (!icmp_ln223)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln1352 = trunc i3 %i_op_assign to i2" [AES-XTS/main.cpp:225]   --->   Operation 55 'trunc' 'trunc_ln1352' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%ret_V = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln1352, i2 0)" [AES-XTS/main.cpp:225]   --->   Operation 56 'bitconcatenate' 'ret_V' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.73ns)   --->   "%ret_V_3 = add i4 %ret_V, %zext_ln223" [AES-XTS/main.cpp:225]   --->   Operation 57 'add' 'ret_V_3' <Predicate = (!icmp_ln223)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %sequence_out_V_offse, i4 %ret_V_3)" [AES-XTS/main.cpp:225]   --->   Operation 58 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln180_5 = zext i10 %tmp_s to i64" [AES-XTS/main.cpp:225]   --->   Operation 59 'zext' 'zext_ln180_5' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sequence_out_V_addr = getelementptr [1024 x i16]* %text_V, i64 0, i64 %zext_ln180_5" [AES-XTS/main.cpp:225]   --->   Operation 60 'getelementptr' 'sequence_out_V_addr' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%sequence_out_V_load = load i16* %sequence_out_V_addr, align 2" [AES-XTS/main.cpp:225]   --->   Operation 61 'load' 'sequence_out_V_load' <Predicate = (!icmp_ln223)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br label %.loopexit5"   --->   Operation 62 'br' <Predicate = (icmp_ln223)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln180_9 = zext i6 %add_ln180 to i64" [AES-XTS/main.cpp:225]   --->   Operation 63 'zext' 'zext_ln180_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_9" [AES-XTS/main.cpp:225]   --->   Operation 64 'getelementptr' 'state_matrix_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (3.25ns)   --->   "%sequence_out_V_load = load i16* %sequence_out_V_addr, align 2" [AES-XTS/main.cpp:225]   --->   Operation 65 'load' 'sequence_out_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 66 [1/1] (2.32ns)   --->   "store i16 %sequence_out_V_load, i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:225]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader.i" [AES-XTS/main.cpp:223]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i5 14, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:14]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 1.81>
ST_6 : Operation 69 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:15]   --->   Operation 69 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:15]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 71 [1/1] (1.76ns)   --->   "br label %2" [AES-XTS/main.cpp:17]   --->   Operation 71 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 5> <Delay = 1.81>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%round = phi i4 [ -3, %aes_sequence_to_matrix.2.exit ], [ %add_ln17, %._crit_edge ]" [AES-XTS/main.cpp:17]   --->   Operation 72 'phi' 'round' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %aes_sequence_to_matrix.2.exit ], [ %i, %._crit_edge ]"   --->   Operation 73 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (1.30ns)   --->   "%icmp_ln17 = icmp eq i4 %i_0, -3" [AES-XTS/main.cpp:17]   --->   Operation 74 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 75 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [AES-XTS/main.cpp:17]   --->   Operation 76 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %3, label %._crit_edge" [AES-XTS/main.cpp:17]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [2/2] (1.76ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* nocapture %state_matrix_V, i8* %s_boxes_V, i32 %s_boxes_V_offset_rea, i2 -1)" [AES-XTS/main.cpp:19]   --->   Operation 78 'call' <Predicate = (!icmp_ln17)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %round to i5" [AES-XTS/main.cpp:22]   --->   Operation 79 'zext' 'zext_ln22' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 80 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i5 %zext_ln22, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:22]   --->   Operation 80 'call' <Predicate = (!icmp_ln17)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 81 [1/1] (1.73ns)   --->   "%add_ln17 = add i4 %round, -1" [AES-XTS/main.cpp:17]   --->   Operation 81 'add' 'add_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [2/2] (1.76ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* nocapture %state_matrix_V, i8* %s_boxes_V, i32 %s_boxes_V_offset_rea, i2 -1)" [AES-XTS/main.cpp:32]   --->   Operation 82 'call' <Predicate = (icmp_ln17)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 83 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i5 0, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:34]   --->   Operation 83 'call' <Predicate = (icmp_ln17)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 84 [1/2] (0.00ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* nocapture %state_matrix_V, i8* %s_boxes_V, i32 %s_boxes_V_offset_rea, i2 -1)" [AES-XTS/main.cpp:19]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i5 %zext_ln22, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:22]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 2.72>
ST_10 : Operation 86 [2/2] (2.72ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 -1)" [AES-XTS/main.cpp:20]   --->   Operation 86 'call' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 -1)" [AES-XTS/main.cpp:20]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 88 [2/2] (0.00ns)   --->   "call fastcc void @aes_mix_columns84142.2([16 x i16]* %state_matrix_V, i16* %mix_column_constant_matrices_V, i31 %mix_column_constant_s, i16* %multiplication_V, i31 %multiplication_V_off)" [AES-XTS/main.cpp:225]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 0.00>
ST_13 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @aes_mix_columns84142.2([16 x i16]* %state_matrix_V, i16* %mix_column_constant_matrices_V, i31 %mix_column_constant_s, i16* %multiplication_V, i31 %multiplication_V_off)" [AES-XTS/main.cpp:225]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 0.00>
ST_14 : Operation 90 [2/2] (0.00ns)   --->   "call fastcc void @aes_mix_columns84142([16 x i16]* %round_key_V, i16* %mix_column_constant_matrices_V, i31 %mix_column_constant_s, i16* %multiplication_V, i31 %multiplication_V_off)" [AES-XTS/main.cpp:225]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @aes_mix_columns84142([16 x i16]* %round_key_V, i16* %mix_column_constant_matrices_V, i31 %mix_column_constant_s, i16* %multiplication_V, i31 %multiplication_V_off)" [AES-XTS/main.cpp:225]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 13> <Delay = 1.81>
ST_16 : Operation 92 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:28]   --->   Operation 92 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 14> <Delay = 0.00>
ST_17 : Operation 93 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:28]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "br label %2" [AES-XTS/main.cpp:17]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 6> <Delay = 0.00>
ST_18 : Operation 95 [1/2] (0.00ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* nocapture %state_matrix_V, i8* %s_boxes_V, i32 %s_boxes_V_offset_rea, i2 -1)" [AES-XTS/main.cpp:32]   --->   Operation 95 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 96 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i5 0, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:34]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 7> <Delay = 2.72>
ST_19 : Operation 97 [2/2] (2.72ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 -1)" [AES-XTS/main.cpp:33]   --->   Operation 97 'call' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 8> <Delay = 0.00>
ST_20 : Operation 98 [1/2] (0.00ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 -1)" [AES-XTS/main.cpp:33]   --->   Operation 98 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 9> <Delay = 1.81>
ST_21 : Operation 99 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:35]   --->   Operation 99 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 10> <Delay = 1.76>
ST_22 : Operation 100 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:35]   --->   Operation 100 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 101 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES-XTS/main.cpp:235->AES-XTS/main.cpp:36]   --->   Operation 101 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 11> <Delay = 1.78>
ST_23 : Operation 102 [1/1] (0.00ns)   --->   "%p_04_0_i = phi i5 [ 0, %3 ], [ %i_V, %.loopexit.loopexit ]"   --->   Operation 102 'phi' 'p_04_0_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 103 [1/1] (0.00ns)   --->   "%column_0_i = phi i3 [ 0, %3 ], [ %column, %.loopexit.loopexit ]"   --->   Operation 103 'phi' 'column_0_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 104 [1/1] (1.13ns)   --->   "%icmp_ln235 = icmp eq i3 %column_0_i, -4" [AES-XTS/main.cpp:235->AES-XTS/main.cpp:36]   --->   Operation 104 'icmp' 'icmp_ln235' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 105 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 105 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 106 [1/1] (1.65ns)   --->   "%column = add i3 %column_0_i, 1" [AES-XTS/main.cpp:235->AES-XTS/main.cpp:36]   --->   Operation 106 'add' 'column' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln235, label %aes_matrix_to_sequence.1.exit, label %4" [AES-XTS/main.cpp:235->AES-XTS/main.cpp:36]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 108 [1/1] (1.78ns)   --->   "%i_V = add i5 %p_04_0_i, 4" [AES-XTS/main.cpp:240->AES-XTS/main.cpp:36]   --->   Operation 108 'add' 'i_V' <Predicate = (!icmp_ln235)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i3 %column_0_i to i6" [AES-XTS/main.cpp:237->AES-XTS/main.cpp:36]   --->   Operation 109 'zext' 'zext_ln237' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_23 : Operation 110 [1/1] (1.76ns)   --->   "br label %5" [AES-XTS/main.cpp:237->AES-XTS/main.cpp:36]   --->   Operation 110 'br' <Predicate = (!icmp_ln235)> <Delay = 1.76>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:37]   --->   Operation 111 'ret' <Predicate = (icmp_ln235)> <Delay = 0.00>

State 24 <SV = 12> <Delay = 4.10>
ST_24 : Operation 112 [1/1] (0.00ns)   --->   "%p_04_1_i = phi i5 [ %p_04_0_i, %4 ], [ %add_ln700, %6 ]" [AES-XTS/main.cpp:240->AES-XTS/main.cpp:36]   --->   Operation 112 'phi' 'p_04_1_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 113 [1/1] (0.00ns)   --->   "%row_0_i = phi i3 [ 0, %4 ], [ %row, %6 ]"   --->   Operation 113 'phi' 'row_0_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 114 [1/1] (1.13ns)   --->   "%icmp_ln237 = icmp eq i3 %row_0_i, -4" [AES-XTS/main.cpp:237->AES-XTS/main.cpp:36]   --->   Operation 114 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 115 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 115 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 116 [1/1] (1.65ns)   --->   "%row = add i3 %row_0_i, 1" [AES-XTS/main.cpp:237->AES-XTS/main.cpp:36]   --->   Operation 116 'add' 'row' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp_ln237, label %.loopexit.loopexit, label %6" [AES-XTS/main.cpp:237->AES-XTS/main.cpp:36]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln180_10 = zext i5 %p_04_1_i to i11" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 118 'zext' 'zext_ln180_10' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_24 : Operation 119 [1/1] (1.73ns)   --->   "%add_ln180_5 = add i11 %zext_ln180_10, %zext_ln180_cast" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 119 'add' 'add_ln180_5' <Predicate = (!icmp_ln237)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_0_i, i2 0)" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 120 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_24 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln180_12 = zext i5 %tmp_1 to i6" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 121 'zext' 'zext_ln180_12' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_24 : Operation 122 [1/1] (1.78ns)   --->   "%add_ln180_6 = add i6 %zext_ln237, %zext_ln180_12" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 122 'add' 'add_ln180_6' <Predicate = (!icmp_ln237)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln180_13 = zext i6 %add_ln180_6 to i64" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 123 'zext' 'zext_ln180_13' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_24 : Operation 124 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_5 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_13" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 124 'getelementptr' 'state_matrix_V_addr_5' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_24 : Operation 125 [2/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr_5, align 2" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 125 'load' 'state_matrix_V_load' <Predicate = (!icmp_ln237)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_24 : Operation 126 [1/1] (1.78ns)   --->   "%add_ln700 = add i5 %p_04_1_i, 1" [AES-XTS/main.cpp:240->AES-XTS/main.cpp:36]   --->   Operation 126 'add' 'add_ln700' <Predicate = (!icmp_ln237)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 127 'br' <Predicate = (icmp_ln237)> <Delay = 0.00>

State 25 <SV = 13> <Delay = 5.57>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln180_11 = zext i11 %add_ln180_5 to i64" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 128 'zext' 'zext_ln180_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 129 [1/1] (0.00ns)   --->   "%sequence_out_V_addr_1 = getelementptr [1024 x i16]* %text_V, i64 0, i64 %zext_ln180_11" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 129 'getelementptr' 'sequence_out_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 130 [1/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr_5, align 2" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 130 'load' 'state_matrix_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_25 : Operation 131 [1/1] (3.25ns)   --->   "store i16 %state_matrix_V_load, i16* %sequence_out_V_addr_1, align 2" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 131 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "br label %5" [AES-XTS/main.cpp:237->AES-XTS/main.cpp:36]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', AES-XTS/main.cpp:221) [23]  (1.77 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln14', AES-XTS/main.cpp:14) to 'aes_get_round_key5' [56]  (1.81 ns)

 <State 3>: 4.99ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', AES-XTS/main.cpp:223) [34]  (0 ns)
	'add' operation ('ret.V', AES-XTS/main.cpp:225) [46]  (1.74 ns)
	'getelementptr' operation ('sequence_out_V_addr', AES-XTS/main.cpp:225) [49]  (0 ns)
	'load' operation ('sequence_out_V_load', AES-XTS/main.cpp:225) on array 'text_V' [50]  (3.25 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'load' operation ('sequence_out_V_load', AES-XTS/main.cpp:225) on array 'text_V' [50]  (3.25 ns)
	'store' operation ('store_ln225', AES-XTS/main.cpp:225) of variable 'sequence_out_V_load', AES-XTS/main.cpp:225 on array 'state_matrix.V', AES-XTS/main.cpp:10 [51]  (2.32 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln15', AES-XTS/main.cpp:15) to 'aes_add_round_key' [57]  (1.81 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('round', AES-XTS/main.cpp:17) with incoming values : ('add_ln17', AES-XTS/main.cpp:17) [60]  (1.77 ns)

 <State 8>: 1.81ns
The critical path consists of the following:
	'phi' operation ('round', AES-XTS/main.cpp:17) with incoming values : ('add_ln17', AES-XTS/main.cpp:17) [60]  (0 ns)
	'call' operation ('call_ln22', AES-XTS/main.cpp:22) to 'aes_get_round_key5' [71]  (1.81 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 2.73ns
The critical path consists of the following:
	'call' operation ('call_ln20', AES-XTS/main.cpp:20) to 'aes_shift_rows' [68]  (2.73 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln28', AES-XTS/main.cpp:28) to 'aes_add_round_key' [73]  (1.81 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 2.73ns
The critical path consists of the following:
	'call' operation ('call_ln33', AES-XTS/main.cpp:33) to 'aes_shift_rows' [78]  (2.73 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln35', AES-XTS/main.cpp:35) to 'aes_add_round_key' [80]  (1.81 ns)

 <State 22>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('i.V', AES-XTS/main.cpp:240->AES-XTS/main.cpp:36) [83]  (1.77 ns)

 <State 23>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', AES-XTS/main.cpp:240->AES-XTS/main.cpp:36) [83]  (0 ns)
	'add' operation ('i.V', AES-XTS/main.cpp:240->AES-XTS/main.cpp:36) [90]  (1.78 ns)

 <State 24>: 4.1ns
The critical path consists of the following:
	'phi' operation ('row') with incoming values : ('row', AES-XTS/main.cpp:237->AES-XTS/main.cpp:36) [95]  (0 ns)
	'add' operation ('add_ln180_6', AES-XTS/main.cpp:239->AES-XTS/main.cpp:36) [107]  (1.78 ns)
	'getelementptr' operation ('state_matrix_V_addr_5', AES-XTS/main.cpp:239->AES-XTS/main.cpp:36) [109]  (0 ns)
	'load' operation ('state_matrix_V_load', AES-XTS/main.cpp:239->AES-XTS/main.cpp:36) on array 'state_matrix.V', AES-XTS/main.cpp:10 [110]  (2.32 ns)

 <State 25>: 5.58ns
The critical path consists of the following:
	'load' operation ('state_matrix_V_load', AES-XTS/main.cpp:239->AES-XTS/main.cpp:36) on array 'state_matrix.V', AES-XTS/main.cpp:10 [110]  (2.32 ns)
	'store' operation ('store_ln239', AES-XTS/main.cpp:239->AES-XTS/main.cpp:36) of variable 'state_matrix_V_load', AES-XTS/main.cpp:239->AES-XTS/main.cpp:36 on array 'text_V' [111]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
