{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615842529835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615842529836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 15 18:08:49 2021 " "Processing started: Mon Mar 15 18:08:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615842529836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842529836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842529836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615842530217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615842530217 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "out 7 " "Group MSB out7 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "display.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/display.tdf" 6 1 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1615842539151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.tdf 1 1 " "Found 1 design units, including 1 entities, in source file display.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/display.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842539152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842539152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.tdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/divisor.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842539155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842539155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor.tdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 seletor " "Found entity 1: seletor" {  } { { "seletor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/seletor.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842539158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842539158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxamfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file muxamfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUXamfm " "Found entity 1: MUXamfm" {  } { { "MUXamfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842539161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842539161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocoproj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocoproj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blocoproj " "Found entity 1: blocoproj" {  } { { "blocoproj.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842539164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842539164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testedisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testedisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testedisplay " "Found entity 1: testedisplay" {  } { { "testedisplay.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testedisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842539167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842539167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisormeio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file divisormeio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisormeio " "Found entity 1: divisormeio" {  } { { "divisormeio.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/divisormeio.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842539170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842539170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.tdf 1 1 " "Found 1 design units, including 1 entities, in source file cont.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cont " "Found entity 1: cont" {  } { { "cont.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/cont.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842539174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842539174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testecont.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testecont.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testecont " "Found entity 1: testecont" {  } { { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842539176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842539176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametrosfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file parametrosfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 parametrosfm " "Found entity 1: parametrosfm" {  } { { "parametrosfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/parametrosfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842539181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842539181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contfm " "Found entity 1: contfm" {  } { { "contfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842539184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842539184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contunifm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contunifm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contunifm " "Found entity 1: contunifm" {  } { { "contunifm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contunifm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842539188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842539188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contdezfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contdezfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contdezfm " "Found entity 1: contdezfm" {  } { { "contdezfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contdezfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842539191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842539191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contcemfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contcemfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contcemfm " "Found entity 1: contcemfm" {  } { { "contcemfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contcemfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842539194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842539194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contmilfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contmilfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contmilfm " "Found entity 1: contmilfm" {  } { { "contmilfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contmilfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615842539198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842539198 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testecont " "Elaborating entity \"testecont\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615842539239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parametrosfm parametrosfm:inst17 " "Elaborating entity \"parametrosfm\" for hierarchy \"parametrosfm:inst17\"" {  } { { "testecont.bdf" "inst17" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 120 1296 1464 264 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615842539241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor seletor:inst5 " "Elaborating entity \"seletor\" for hierarchy \"seletor:inst5\"" {  } { { "testecont.bdf" "inst5" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 384 8 176 496 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615842539244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst4 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst4\"" {  } { { "testecont.bdf" "inst4" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 552 8 176 632 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615842539245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contunifm contunifm:inst " "Elaborating entity \"contunifm\" for hierarchy \"contunifm:inst\"" {  } { { "testecont.bdf" "inst" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 192 424 616 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615842539247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contdezfm contdezfm:inst18 " "Elaborating entity \"contdezfm\" for hierarchy \"contdezfm:inst18\"" {  } { { "testecont.bdf" "inst18" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 192 848 1040 400 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615842539258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contcemfm contcemfm:inst19 " "Elaborating entity \"contcemfm\" for hierarchy \"contcemfm:inst19\"" {  } { { "testecont.bdf" "inst19" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 432 424 616 640 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615842539277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contmilfm contmilfm:inst20 " "Elaborating entity \"contmilfm\" for hierarchy \"contmilfm:inst20\"" {  } { { "testecont.bdf" "inst20" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 432 840 1032 640 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615842539302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst6 " "Elaborating entity \"display\" for hierarchy \"display:inst6\"" {  } { { "testecont.bdf" "inst6" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 328 1320 1480 504 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615842539320 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "seletor " "Variable or input pin \"seletor\" is defined but never used." {  } { { "display.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/display.tdf" 4 1 0 } } { "blocoproj.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 232 1096 1256 408 "inst3" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1615842539321 "|blocoproj|display:inst3"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "contdezfm:inst18\|v1\[3\]~4 " "Found clock multiplexer contdezfm:inst18\|v1\[3\]~4" {  } { { "contdezfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contdezfm.tdf" 10 4 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1615842539648 "|testecont|contdezfm:inst18|v1[3]~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "contcemfm:inst19\|v1\[3\]~4 " "Found clock multiplexer contcemfm:inst19\|v1\[3\]~4" {  } { { "contcemfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contcemfm.tdf" 10 4 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1615842539648 "|testecont|contcemfm:inst19|v1[3]~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "contmilfm:inst20\|v1\[3\]~4 " "Found clock multiplexer contmilfm:inst20\|v1\[3\]~4" {  } { { "contmilfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contmilfm.tdf" 10 4 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1615842539648 "|testecont|contmilfm:inst20|v1[3]~4"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1615842539648 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615842540090 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615842540900 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615842540900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "248 " "Implemented 248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615842541014 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615842541014 ""} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Implemented 230 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615842541014 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615842541014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615842541090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 15 18:09:01 2021 " "Processing ended: Mon Mar 15 18:09:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615842541090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615842541090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615842541090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615842541090 ""}
