// Seed: 3078542299
`default_nettype wire `timescale 1 ps / 1ps
module module_0 ();
  assign id_0 = 1 << id_0;
  always @(posedge 1)
    if (1) begin
      if (id_0) id_0 <= 1;
      else id_0 <= id_0;
    end
endmodule
