(edif INFO_FIFO_0
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2017 10 4 16 4 41)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure INFO_FIFO_0.ngc INFO_FIFO_0.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB16
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CASCADEINA
              (direction INPUT)
            )
            (port CASCADEINB
              (direction INPUT)
            )
            (port CLKA
              (direction INPUT)
            )
            (port CLKB
              (direction INPUT)
            )
            (port ENA
              (direction INPUT)
            )
            (port REGCEA
              (direction INPUT)
            )
            (port REGCEB
              (direction INPUT)
            )
            (port ENB
              (direction INPUT)
            )
            (port SSRA
              (direction INPUT)
            )
            (port SSRB
              (direction INPUT)
            )
            (port CASCADEOUTA
              (direction OUTPUT)
            )
            (port CASCADEOUTB
              (direction OUTPUT)
            )
            (port (array (rename ADDRA "ADDRA<14:0>") 15)
              (direction INPUT))
            (port (array (rename ADDRB "ADDRB<14:0>") 15)
              (direction INPUT))
            (port (array (rename DIA "DIA<31:0>") 32)
              (direction INPUT))
            (port (array (rename DIB "DIB<31:0>") 32)
              (direction INPUT))
            (port (array (rename DIPA "DIPA<3:0>") 4)
              (direction INPUT))
            (port (array (rename DIPB "DIPB<3:0>") 4)
              (direction INPUT))
            (port (array (rename WEA "WEA<3:0>") 4)
              (direction INPUT))
            (port (array (rename WEB "WEB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOA "DOA<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename DOB "DOB<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename DOPA "DOPA<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DOPB "DOPB<3:0>") 4)
              (direction OUTPUT))
          )
      )
    )
    (cell MUXF5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4_L
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3_L
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library INFO_FIFO_0_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell (rename INFO_FIFO_0_fifo_generator_v4_2_xst_1_BU2 "INFO_FIFO_0_fifo_generator_v4_2_xst_1")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port almost_empty
              (direction OUTPUT)
            )
            (port rd_rst
              (direction INPUT)
            )
            (port prog_full
              (direction OUTPUT)
            )
            (port srst
              (direction INPUT)
            )
            (port valid
              (direction OUTPUT)
            )
            (port rd_en
              (direction INPUT)
            )
            (port prog_empty
              (direction OUTPUT)
            )
            (port overflow
              (direction OUTPUT)
            )
            (port backup_marker
              (direction INPUT)
            )
            (port wr_en
              (direction INPUT)
            )
            (port full
              (direction OUTPUT)
            )
            (port empty
              (direction OUTPUT)
            )
            (port wr_clk
              (direction INPUT)
            )
            (port int_clk
              (direction INPUT)
            )
            (port clk
              (direction INPUT)
            )
            (port wr_rst
              (direction INPUT)
            )
            (port sbiterr
              (direction OUTPUT)
            )
            (port wr_ack
              (direction OUTPUT)
            )
            (port underflow
              (direction OUTPUT)
            )
            (port rst
              (direction INPUT)
            )
            (port almost_full
              (direction OUTPUT)
            )
            (port backup
              (direction INPUT)
            )
            (port dbiterr
              (direction OUTPUT)
            )
            (port rd_clk
              (direction INPUT)
            )
            (port (array (rename prog_empty_thresh "prog_empty_thresh<3:0>") 4)
              (direction INPUT))
            (port (array (rename prog_full_thresh_assert "prog_full_thresh_assert<3:0>") 4)
              (direction INPUT))
            (port (array (rename rd_data_count "rd_data_count<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename prog_empty_thresh_assert "prog_empty_thresh_assert<3:0>") 4)
              (direction INPUT))
            (port (array (rename wr_data_count "wr_data_count<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename prog_full_thresh "prog_full_thresh<3:0>") 4)
              (direction INPUT))
            (port (array (rename dout "dout<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename din "din<15:0>") 16)
              (direction INPUT))
            (port (array (rename prog_full_thresh_negate "prog_full_thresh_negate<3:0>") 4)
              (direction INPUT))
            (port (array (rename data_count "data_count<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename prog_empty_thresh_negate "prog_empty_thresh_negate<3:0>") 4)
              (direction INPUT))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_renamed_3 "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_i "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_renamed_4 "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_count_3 "U0/grf.rf/gl0.rd/rpntr/count_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_count_3 "U0/grf.rf/gl0.wr/wpntr/count_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_ram_wr_en_i1 "U0/grf.rf/gl0.wr/ram_wr_en_i1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000029 "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux000029")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "82") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000056 "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux000056")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000057 "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i_mux000057")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "82") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000084 "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i_mux000084")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000098 "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux000098")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6FF6") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000012 "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i_mux000012")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF7D") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000015 "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux000015")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "C341") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000123 "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux0000123")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FAF8") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000129 "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i_mux0000129")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5504") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_count_not00011 "U0/grf.rf/gl0.wr/wpntr/count_not00011")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BA") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_count_not00011 "U0/grf.rf/gl0.rd/rpntr/count_not00011")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BA") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_count_d1_0 "U0/grf.rf/gl0.rd/rpntr/count_d1_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_count_d1_0 "U0/grf.rf/gl0.wr/wpntr/count_d1_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_count_1 "U0/grf.rf/gl0.rd/rpntr/count_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_count_2 "U0/grf.rf/gl0.rd/rpntr/count_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_count_1 "U0/grf.rf/gl0.wr/wpntr/count_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_count_2 "U0/grf.rf/gl0.wr/wpntr/count_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_count_d1_1 "U0/grf.rf/gl0.rd/rpntr/count_d1_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_count_d1_2 "U0/grf.rf/gl0.rd/rpntr/count_d1_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_count_d1_3 "U0/grf.rf/gl0.rd/rpntr/count_d1_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_count_d1_1 "U0/grf.rf/gl0.wr/wpntr/count_d1_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_count_d1_2 "U0/grf.rf/gl0.wr/wpntr/count_d1_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_count_d1_3 "U0/grf.rf/gl0.wr/wpntr/count_d1_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_count_0 "U0/grf.rf/gl0.rd/rpntr/count_0")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_count_0 "U0/grf.rf/gl0.wr/wpntr/count_0")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000118_SW0 "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux0000118_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F6") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000101 "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i_mux0000101")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_count_0_rstpot "U0/grf.rf/gl0.rd/rpntr/count_0_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF9C") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_count_0_rstpot "U0/grf.rf/gl0.wr/wpntr/count_0_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF9C") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_count_2_rstpot "U0/grf.rf/gl0.rd/rpntr/count_2_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4144") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_count_2_rstpot "U0/grf.rf/gl0.wr/wpntr/count_2_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4144") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_count_1_rstpot "U0/grf.rf/gl0.rd/rpntr/count_1_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "464C") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_count_1_rstpot "U0/grf.rf/gl0.wr/wpntr/count_1_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "464C") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_count_d1_1_rstpot "U0/grf.rf/gl0.rd/rpntr/count_d1_1_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7520") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_count_d1_2_rstpot "U0/grf.rf/gl0.rd/rpntr/count_d1_2_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7520") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_count_d1_3_rstpot "U0/grf.rf/gl0.rd/rpntr/count_d1_3_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7520") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_count_d1_1_rstpot "U0/grf.rf/gl0.wr/wpntr/count_d1_1_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7520") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_count_d1_2_rstpot "U0/grf.rf/gl0.wr/wpntr/count_d1_2_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7520") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_count_d1_3_rstpot "U0/grf.rf/gl0.wr/wpntr/count_d1_3_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7520") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_count_d1_0_rstpot "U0/grf.rf/gl0.rd/rpntr/count_d1_0_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7520") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_count_d1_0_rstpot "U0/grf.rf/gl0.wr/wpntr/count_d1_0_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7520") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP")
              (viewRef view_1 (cellRef RAMB16 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "15:INPUT:ADDRA<14:0>") (owner "Xilinx"))
              (property BUS_INFO (string "15:INPUT:ADDRB<14:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property SAVEDATA (string "FALSE") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INVERT_CLK_DOA_REG (string "FALSE") (owner "Xilinx"))
              (property INVERT_CLK_DOB_REG (string "FALSE") (owner "Xilinx"))
              (property RAM_EXTENSION_A (string "NONE") (owner "Xilinx"))
              (property RAM_EXTENSION_B (string "NONE") (owner "Xilinx"))
              (property READ_WIDTH_A (integer 36) (owner "Xilinx"))
              (property READ_WIDTH_B (integer 36) (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "NONE") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_WIDTH_A (integer 36) (owner "Xilinx"))
              (property WRITE_WIDTH_B (integer 36) (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_Mcount_count_xor_3_111 "U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<3>111")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1555") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_Mcount_count_xor_3_112 "U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<3>112")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2000") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_Mcount_count_xor_3_11_f5 "U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<3>11_f5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_Mcount_count_xor_3_111 "U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<3>111")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1555") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_Mcount_count_xor_3_112 "U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<3>112")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2000") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_Mcount_count_xor_3_11_f5 "U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<3>11_f5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000085 "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux000085")
              (viewRef view_1 (cellRef LUT4_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAA") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000107 "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux0000107")
              (viewRef view_1 (cellRef LUT4_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF7D") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000023_SW0 "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i_mux000023_SW0")
              (viewRef view_1 (cellRef LUT4_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0009") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000101_SW0 "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i_mux0000101_SW0")
              (viewRef view_1 (cellRef LUT4_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9909") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_count_2_rstpot_SW0 "U0/grf.rf/gl0.rd/rpntr/count_2_rstpot_SW0")
              (viewRef view_1 (cellRef LUT3_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BF") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_count_2_rstpot_SW0 "U0/grf.rf/gl0.wr/wpntr/count_2_rstpot_SW0")
              (viewRef view_1 (cellRef LUT3_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BF") (owner "Xilinx"))
            )
            (net clk
              (joined
                (portRef clk)
                (portRef C (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_renamed_3))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_i))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_renamed_4))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_count_3))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_count_3))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_0))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_0))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_count_1))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_count_2))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_count_1))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_count_2))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_1))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_2))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_3))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_1))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_2))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_3))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_count_0))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_count_0))
                (portRef CLKA
 (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef CLKB
 (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net rd_en
              (joined
                (portRef rd_en)
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000029))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000012))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_not00011))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_0_rstpot))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000101_SW0))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_2_rstpot_SW0))
              )
            )
            (net (rename rd_data_count_renamed_0_0_ "rd_data_count<0>")
              (joined
                (portRef dbiterr)
                (portRef almost_full)
                (portRef wr_ack)
                (portRef underflow)
                (portRef almost_empty)
                (portRef sbiterr)
                (portRef overflow)
                (portRef valid)
                (portRef prog_empty)
                (portRef prog_full)
                (portRef (member data_count 0))
                (portRef (member data_count 1))
                (portRef (member data_count 2))
                (portRef (member data_count 3))
                (portRef (member wr_data_count 0))
                (portRef (member wr_data_count 1))
                (portRef (member wr_data_count 2))
                (portRef (member wr_data_count 3))
                (portRef (member rd_data_count 0))
                (portRef (member rd_data_count 1))
                (portRef (member rd_data_count 2))
                (portRef (member rd_data_count 3))
                (portRef G (instanceRef XST_GND))
                (portRef PRE (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_renamed_3))
                (portRef PRE (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_i))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_renamed_4))
                (portRef CLR (instanceRef U0_grf_rf_gl0_rd_rpntr_count_3))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_wpntr_count_3))
                (portRef CLR (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_0))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_0))
                (portRef CLR (instanceRef U0_grf_rf_gl0_rd_rpntr_count_1))
                (portRef CLR (instanceRef U0_grf_rf_gl0_rd_rpntr_count_2))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_wpntr_count_1))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_wpntr_count_2))
                (portRef CLR (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_1))
                (portRef CLR (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_2))
                (portRef CLR (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_3))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_1))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_2))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_3))
                (portRef PRE (instanceRef U0_grf_rf_gl0_rd_rpntr_count_0))
                (portRef PRE (instanceRef U0_grf_rf_gl0_wr_wpntr_count_0))
                (portRef CASCADEINA
 (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef CASCADEINB
 (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef REGCEA
 (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef REGCEB
 (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef SSRA
 (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRA 0) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRA 1) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRA 2) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRA 3) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRA 4) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRA 5) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRA 10) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRA 11) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRA 12) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRA 13) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRA 14) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRB 0) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRB 1) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRB 2) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRB 3) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRB 4) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRB 5) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRB 10) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRB 11) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRB 12) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRB 13) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member ADDRB 14) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIA 0) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIA 1) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIA 2) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIA 3) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIA 8) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIA 9) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIA 10) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIA 11) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIA 16) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIA 17) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIA 18) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIA 19) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIA 24) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIA 25) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIA 26) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIA 27) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 0) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 1) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 2) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 3) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 4) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 5) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 6) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 7) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 8) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 9) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 10) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 11) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 12) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 13) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 14) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 15) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 16) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 17) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 18) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 19) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 20) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 21) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 22) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 23) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 24) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 25) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 26) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 27) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 28) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 29) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 30) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIB 31) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIPA 0) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIPA 1) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIPA 2) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIPA 3) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIPB 0) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIPB 1) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIPB 2) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member DIPB 3) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member WEB 0) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member WEB 1) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member WEB 2) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member WEB 3) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net empty
              (joined
                (portRef empty)
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_i))
              )
            )
            (net wr_en
              (joined
                (portRef wr_en)
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_ram_wr_en_i1))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000057))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000015))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_not00011))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_0_rstpot))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000107))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_2_rstpot_SW0))
              )
            )
            (net full
              (joined
                (portRef full)
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i))
              )
            )
            (net srst
              (joined
                (portRef srst)
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000129))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_not00011))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_not00011))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_0_rstpot))
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_0_rstpot))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_2_rstpot))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_2_rstpot))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_1_rstpot))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_1_rstpot))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_1_rstpot))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_2_rstpot))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_3_rstpot))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_1_rstpot))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_2_rstpot))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_3_rstpot))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_0_rstpot))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_0_rstpot))
                (portRef SSRB
 (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_wpntr_Mcount_count_xor_3_111))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_wpntr_Mcount_count_xor_3_112))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_rpntr_Mcount_count_xor_3_111))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_rpntr_Mcount_count_xor_3_112))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000085))
              )
            )
            (net (rename dout_renamed_1_15_ "dout<15>")
              (joined
                (portRef (member dout 0))
                (portRef (member DOB 4) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename dout_renamed_1_14_ "dout<14>")
              (joined
                (portRef (member dout 1))
                (portRef (member DOB 5) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename dout_renamed_1_13_ "dout<13>")
              (joined
                (portRef (member dout 2))
                (portRef (member DOB 6) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename dout_renamed_1_12_ "dout<12>")
              (joined
                (portRef (member dout 3))
                (portRef (member DOB 7) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename dout_renamed_1_11_ "dout<11>")
              (joined
                (portRef (member dout 4))
                (portRef (member DOB 12) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename dout_renamed_1_10_ "dout<10>")
              (joined
                (portRef (member dout 5))
                (portRef (member DOB 13) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename dout_renamed_1_9_ "dout<9>")
              (joined
                (portRef (member dout 6))
                (portRef (member DOB 14) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename dout_renamed_1_8_ "dout<8>")
              (joined
                (portRef (member dout 7))
                (portRef (member DOB 15) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename dout_renamed_1_7_ "dout<7>")
              (joined
                (portRef (member dout 8))
                (portRef (member DOB 20) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename dout_renamed_1_6_ "dout<6>")
              (joined
                (portRef (member dout 9))
                (portRef (member DOB 21) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename dout_renamed_1_5_ "dout<5>")
              (joined
                (portRef (member dout 10))
                (portRef (member DOB 22) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename dout_renamed_1_4_ "dout<4>")
              (joined
                (portRef (member dout 11))
                (portRef (member DOB 23) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename dout_renamed_1_3_ "dout<3>")
              (joined
                (portRef (member dout 12))
                (portRef (member DOB 28) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename dout_renamed_1_2_ "dout<2>")
              (joined
                (portRef (member dout 13))
                (portRef (member DOB 29) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename dout_renamed_1_1_ "dout<1>")
              (joined
                (portRef (member dout 14))
                (portRef (member DOB 30) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename dout_renamed_1_0_ "dout<0>")
              (joined
                (portRef (member dout 15))
                (portRef (member DOB 31) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename din_renamed_2_15_ "din<15>")
              (joined
                (portRef (member din 0))
                (portRef (member DIA 4) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename din_renamed_2_14_ "din<14>")
              (joined
                (portRef (member din 1))
                (portRef (member DIA 5) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename din_renamed_2_13_ "din<13>")
              (joined
                (portRef (member din 2))
                (portRef (member DIA 6) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename din_renamed_2_12_ "din<12>")
              (joined
                (portRef (member din 3))
                (portRef (member DIA 7) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename din_renamed_2_11_ "din<11>")
              (joined
                (portRef (member din 4))
                (portRef (member DIA 12) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename din_renamed_2_10_ "din<10>")
              (joined
                (portRef (member din 5))
                (portRef (member DIA 13) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename din_renamed_2_9_ "din<9>")
              (joined
                (portRef (member din 6))
                (portRef (member DIA 14) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename din_renamed_2_8_ "din<8>")
              (joined
                (portRef (member din 7))
                (portRef (member DIA 15) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename din_renamed_2_7_ "din<7>")
              (joined
                (portRef (member din 8))
                (portRef (member DIA 20) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename din_renamed_2_6_ "din<6>")
              (joined
                (portRef (member din 9))
                (portRef (member DIA 21) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename din_renamed_2_5_ "din<5>")
              (joined
                (portRef (member din 10))
                (portRef (member DIA 22) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename din_renamed_2_4_ "din<4>")
              (joined
                (portRef (member din 11))
                (portRef (member DIA 23) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename din_renamed_2_3_ "din<3>")
              (joined
                (portRef (member din 12))
                (portRef (member DIA 28) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename din_renamed_2_2_ "din<2>")
              (joined
                (portRef (member din 13))
                (portRef (member DIA 29) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename din_renamed_2_1_ "din<1>")
              (joined
                (portRef (member din 14))
                (portRef (member DIA 30) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename din_renamed_2_0_ "din<0>")
              (joined
                (portRef (member din 15))
                (portRef (member DIA 31) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef ENA
 (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000 "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux0000")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_renamed_3))
                (portRef D (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_i))
                (portRef O (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000123))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i")
              (joined
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_renamed_3))
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000012))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000123))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_not00011))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_0_rstpot))
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000101_SW0))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_2_rstpot_SW0))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000 "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i_mux0000")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i))
                (portRef D (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_renamed_4))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000129))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i")
              (joined
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_renamed_4))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_ram_wr_en_i1))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000015))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000129))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_not00011))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_0_rstpot))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000107))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_2_rstpot_SW0))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_count_not0001 "U0/grf.rf/gl0.rd/rpntr/count_not0001")
              (joined
                (portRef CE (instanceRef U0_grf_rf_gl0_rd_rpntr_count_3))
                (portRef O (instanceRef U0_grf_rf_gl0_rd_rpntr_count_not00011))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_1_rstpot))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_1_rstpot))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_2_rstpot))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_3_rstpot))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_0_rstpot))
                (portRef ENB
 (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_Mcount_count9 "U0/grf.rf/gl0.rd/rpntr/Mcount_count9")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_count_3))
                (portRef O (instanceRef U0_grf_rf_gl0_rd_rpntr_Mcount_count_xor_3_11_f5))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_count_3_ "U0/grf.rf/gl0.rd/rpntr/count<3>")
              (joined
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_count_3))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000056))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_3_rstpot))
                (portRef S (instanceRef U0_grf_rf_gl0_rd_rpntr_Mcount_count_xor_3_11_f5))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_count_not0001 "U0/grf.rf/gl0.wr/wpntr/count_not0001")
              (joined
                (portRef CE (instanceRef U0_grf_rf_gl0_wr_wpntr_count_3))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_wpntr_count_not00011))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_1_rstpot))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_1_rstpot))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_2_rstpot))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_3_rstpot))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_0_rstpot))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_Mcount_count9 "U0/grf.rf/gl0.wr/wpntr/Mcount_count9")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_count_3))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_wpntr_Mcount_count_xor_3_11_f5))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_count_3_ "U0/grf.rf/gl0.wr/wpntr/count<3>")
              (joined
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_count_3))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000084))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_3_rstpot))
                (portRef S (instanceRef U0_grf_rf_gl0_wr_wpntr_Mcount_count_xor_3_11_f5))
              )
            )
            (net (rename U0_grf_rf_ram_wr_en "U0/grf.rf/ram_wr_en")
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_wr_ram_wr_en_i1))
                (portRef (member WEA 0) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member WEA 1) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member WEA 2) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef (member WEA 3) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_count_2_ "U0/grf.rf/gl0.rd/rpntr/count<2>")
              (joined
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000029))
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_count_2))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_2_rstpot))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_2_rstpot))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_rpntr_Mcount_count_xor_3_111))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_rpntr_Mcount_count_xor_3_112))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_count_d1_2_ "U0/grf.rf/gl0.wr/wpntr/count_d1<2>")
              (joined
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000029))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000098))
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_2))
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_2_rstpot))
                (portRef (member ADDRA 7) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000_map12 "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_map12")
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000029))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000085))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_count_1_ "U0/grf.rf/gl0.rd/rpntr/count<1>")
              (joined
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000056))
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_count_1))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_2_rstpot))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_1_rstpot))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_1_rstpot))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_rpntr_Mcount_count_xor_3_111))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_rpntr_Mcount_count_xor_3_112))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_count_d1_1_ "U0/grf.rf/gl0.wr/wpntr/count_d1<1>")
              (joined
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000056))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000098))
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_1))
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_1_rstpot))
                (portRef (member ADDRA 8) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_count_d1_3_ "U0/grf.rf/gl0.wr/wpntr/count_d1<3>")
              (joined
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000056))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000012))
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_3))
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_3_rstpot))
                (portRef (member ADDRA 6) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000107))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000_map23 "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_map23")
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000056))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000085))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_count_2_ "U0/grf.rf/gl0.wr/wpntr/count<2>")
              (joined
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000057))
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_count_2))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_2_rstpot))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_2_rstpot))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_wpntr_Mcount_count_xor_3_111))
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_wpntr_Mcount_count_xor_3_112))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_count_d1_2_ "U0/grf.rf/gl0.rd/rpntr/count_d1<2>")
              (joined
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000057))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000098))
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_2))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_2_rstpot))
                (portRef (member ADDRB 7) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000_map22 "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i_mux0000_map22")
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000057))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000101))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_count_1_ "U0/grf.rf/gl0.wr/wpntr/count<1>")
              (joined
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000084))
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_count_1))
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_2_rstpot))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_1_rstpot))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_1_rstpot))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_wpntr_Mcount_count_xor_3_111))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_wpntr_Mcount_count_xor_3_112))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_count_d1_1_ "U0/grf.rf/gl0.rd/rpntr/count_d1<1>")
              (joined
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000084))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000098))
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_1))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_1_rstpot))
                (portRef (member ADDRB 8) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_count_d1_3_ "U0/grf.rf/gl0.rd/rpntr/count_d1<3>")
              (joined
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000084))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000012))
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_3))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_3_rstpot))
                (portRef (member ADDRB 6) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000107))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000_map33 "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i_mux0000_map33")
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000084))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000101))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000_map29 "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_map29")
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000098))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000123))
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000023_SW0))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000_map7 "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i_mux0000_map7")
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000012))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000023_SW0))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_count_d1_0_ "U0/grf.rf/gl0.wr/wpntr/count_d1<0>")
              (joined
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000015))
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_0))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000118_SW0))
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_0_rstpot))
                (portRef (member ADDRA 9) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000023_SW0))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_count_0_ "U0/grf.rf/gl0.rd/rpntr/count<0>")
              (joined
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000015))
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_count_0))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_0_rstpot))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_1_rstpot))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_0_rstpot))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_rpntr_Mcount_count_xor_3_111))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_rpntr_Mcount_count_xor_3_112))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_2_rstpot_SW0))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000_map6 "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_map6")
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000015))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000085))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000_map26 "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_map26")
              (joined
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000123))
                (portRef LO (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux000085))
              )
            )
            (net N198
              (joined
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000123))
                (portRef O (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000118_SW0))
              )
            )
            (net N200
              (joined
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000129))
                (portRef LO (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000023_SW0))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000_map35 "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i_mux0000_map35")
              (joined
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000129))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000101))
              )
            )
            (net N202
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_0))
                (portRef O (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_0_rstpot))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_count_d1_0_ "U0/grf.rf/gl0.rd/rpntr/count_d1<0>")
              (joined
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_0))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000118_SW0))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_0_rstpot))
                (portRef (member ADDRB 9) (instanceRef U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0__ram_r_v4_ram_SDP_SINGLE_PRIM_SDP))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux000023_SW0))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000101_SW0))
              )
            )
            (net N203
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_0))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_0_rstpot))
              )
            )
            (net N204
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_count_1))
                (portRef O (instanceRef U0_grf_rf_gl0_rd_rpntr_count_1_rstpot))
              )
            )
            (net N205
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_count_2))
                (portRef O (instanceRef U0_grf_rf_gl0_rd_rpntr_count_2_rstpot))
              )
            )
            (net N206
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_count_1))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_wpntr_count_1_rstpot))
              )
            )
            (net N207
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_count_2))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_wpntr_count_2_rstpot))
              )
            )
            (net N208
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_1))
                (portRef O (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_1_rstpot))
              )
            )
            (net N209
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_2))
                (portRef O (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_2_rstpot))
              )
            )
            (net N210
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_3))
                (portRef O (instanceRef U0_grf_rf_gl0_rd_rpntr_count_d1_3_rstpot))
              )
            )
            (net N211
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_1))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_1_rstpot))
              )
            )
            (net N212
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_2))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_2_rstpot))
              )
            )
            (net N213
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_3))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_3_rstpot))
              )
            )
            (net N214
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_count_0))
                (portRef O (instanceRef U0_grf_rf_gl0_rd_rpntr_count_0_rstpot))
              )
            )
            (net N215
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_count_0))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_wpntr_count_0_rstpot))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_count_0_ "U0/grf.rf/gl0.wr/wpntr/count<0>")
              (joined
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_count_0))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_0_rstpot))
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_1_rstpot))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_d1_0_rstpot))
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_wpntr_Mcount_count_xor_3_111))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_wpntr_Mcount_count_xor_3_112))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000101_SW0))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_2_rstpot_SW0))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000_map34 "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_map34")
              (joined
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000118_SW0))
                (portRef LO (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_mux0000107))
              )
            )
            (net N216
              (joined
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000101))
                (portRef LO (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_mux0000101_SW0))
              )
            )
            (net N218
              (joined
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_rpntr_count_2_rstpot))
                (portRef LO (instanceRef U0_grf_rf_gl0_rd_rpntr_count_2_rstpot_SW0))
              )
            )
            (net N220
              (joined
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_wpntr_count_2_rstpot))
                (portRef LO (instanceRef U0_grf_rf_gl0_wr_wpntr_count_2_rstpot_SW0))
              )
            )
            (net N222
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_wr_wpntr_Mcount_count_xor_3_111))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_wpntr_Mcount_count_xor_3_11_f5))
              )
            )
            (net N223
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_wr_wpntr_Mcount_count_xor_3_112))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_wpntr_Mcount_count_xor_3_11_f5))
              )
            )
            (net N224
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_rd_rpntr_Mcount_count_xor_3_111))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_rpntr_Mcount_count_xor_3_11_f5))
              )
            )
            (net N225
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_rd_rpntr_Mcount_count_xor_3_112))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_rpntr_Mcount_count_xor_3_11_f5))
              )
            )
          )
      )
    )
    (cell INFO_FIFO_0
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port srst
              (direction INPUT)
            )
            (port rd_en
              (direction INPUT)
            )
            (port wr_en
              (direction INPUT)
            )
            (port full
              (direction OUTPUT)
            )
            (port empty
              (direction OUTPUT)
            )
            (port clk
              (direction INPUT)
            )
            (port (array (rename dout "dout<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename din "din<15:0>") 16)
              (direction INPUT))
            (designator "4vlx25ff668-10")
            (property BUS_INFO (string "16:OUTPUT:dout<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INPUT:din<15:0>") (owner "Xilinx"))
            (property TYPE (string "INFO_FIFO_0") (owner "Xilinx"))
            (property X_CORE_INFO (string "fifo_generator_v4_2, Coregen 9.2.03i_ip2") (owner "Xilinx"))
            (property X_CORE_INFO_LIST (string "fifo_generator_v4_2, Coregen 9.2.03i_ip2") (owner "Xilinx"))
            (property X_CORE_INFO_LIST (string "fifo_generator_v4_2, Coregen 9.2.03i_ip2") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "INFO_FIFO_0_INFO_FIFO_0") (owner "Xilinx"))
          )
          (contents
            (instance (rename VCC_7 "VCC")
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
            )
            (instance (rename GND_8 "GND")
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
            )
            (instance BU2
              (viewRef view_1 (cellRef INFO_FIFO_0_fifo_generator_v4_2_xst_1_BU2 (libraryRef INFO_FIFO_0_lib)))
              (property BUS_INFO (string "4:INPUT:prog_empty_thresh<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:prog_full_thresh_assert<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:rd_data_count<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:prog_empty_thresh_assert<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:wr_data_count<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:prog_full_thresh<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:dout<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:din<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:prog_full_thresh_negate<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:data_count<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:prog_empty_thresh_negate<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:data_count<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:wr_data_count<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:dout<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:rd_data_count<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:prog_empty_thresh_assert<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:din<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:prog_full_thresh_negate<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:prog_full_thresh_assert<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:prog_full_thresh<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:prog_empty_thresh_negate<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:prog_empty_thresh<3:0>") (owner "Xilinx"))
              (property IOB (string "False") (owner "Xilinx"))
              (property X_CORE_INFO (string "fifo_generator_v4_2, Coregen 9.2.03i_ip2") (owner "Xilinx"))
              (property NB_BUSPIN_PROPS (string "OK") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 1) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "INFO_FIFO_0_fifo_generator_v4_2_xst_1_BU2") (owner "Xilinx"))
            )
            (net clk
              (joined
                (portRef clk)
                (portRef clk (instanceRef BU2))
              )
              (property USER_ALIAS (string "N2") (owner "Xilinx"))
            )
            (net (rename din_renamed_5_15_ "din<15>")
              (joined
                (portRef (member din 0))
                (portRef (member din 0) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N6") (owner "Xilinx"))
            )
            (net (rename din_renamed_5_14_ "din<14>")
              (joined
                (portRef (member din 1))
                (portRef (member din 1) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N7") (owner "Xilinx"))
            )
            (net (rename din_renamed_5_13_ "din<13>")
              (joined
                (portRef (member din 2))
                (portRef (member din 2) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N8") (owner "Xilinx"))
            )
            (net (rename din_renamed_5_12_ "din<12>")
              (joined
                (portRef (member din 3))
                (portRef (member din 3) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N9") (owner "Xilinx"))
            )
            (net (rename din_renamed_5_11_ "din<11>")
              (joined
                (portRef (member din 4))
                (portRef (member din 4) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N10") (owner "Xilinx"))
            )
            (net (rename din_renamed_5_10_ "din<10>")
              (joined
                (portRef (member din 5))
                (portRef (member din 5) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N11") (owner "Xilinx"))
            )
            (net (rename din_renamed_5_9_ "din<9>")
              (joined
                (portRef (member din 6))
                (portRef (member din 6) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N12") (owner "Xilinx"))
            )
            (net (rename din_renamed_5_8_ "din<8>")
              (joined
                (portRef (member din 7))
                (portRef (member din 7) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N13") (owner "Xilinx"))
            )
            (net (rename din_renamed_5_7_ "din<7>")
              (joined
                (portRef (member din 8))
                (portRef (member din 8) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N14") (owner "Xilinx"))
            )
            (net (rename din_renamed_5_6_ "din<6>")
              (joined
                (portRef (member din 9))
                (portRef (member din 9) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N15") (owner "Xilinx"))
            )
            (net (rename din_renamed_5_5_ "din<5>")
              (joined
                (portRef (member din 10))
                (portRef (member din 10) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N16") (owner "Xilinx"))
            )
            (net (rename din_renamed_5_4_ "din<4>")
              (joined
                (portRef (member din 11))
                (portRef (member din 11) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N17") (owner "Xilinx"))
            )
            (net (rename din_renamed_5_3_ "din<3>")
              (joined
                (portRef (member din 12))
                (portRef (member din 12) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N18") (owner "Xilinx"))
            )
            (net (rename din_renamed_5_2_ "din<2>")
              (joined
                (portRef (member din 13))
                (portRef (member din 13) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N19") (owner "Xilinx"))
            )
            (net (rename din_renamed_5_1_ "din<1>")
              (joined
                (portRef (member din 14))
                (portRef (member din 14) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N20") (owner "Xilinx"))
            )
            (net (rename din_renamed_5_0_ "din<0>")
              (joined
                (portRef (member din 15))
                (portRef (member din 15) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N21") (owner "Xilinx"))
            )
            (net rd_en
              (joined
                (portRef rd_en)
                (portRef rd_en (instanceRef BU2))
              )
              (property USER_ALIAS (string "N47") (owner "Xilinx"))
            )
            (net srst
              (joined
                (portRef srst)
                (portRef srst (instanceRef BU2))
              )
              (property USER_ALIAS (string "N50") (owner "Xilinx"))
            )
            (net wr_en
              (joined
                (portRef wr_en)
                (portRef wr_en (instanceRef BU2))
              )
              (property USER_ALIAS (string "N52") (owner "Xilinx"))
            )
            (net (rename dout_renamed_6_15_ "dout<15>")
              (joined
                (portRef (member dout 0))
                (portRef (member dout 0) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N60") (owner "Xilinx"))
            )
            (net (rename dout_renamed_6_14_ "dout<14>")
              (joined
                (portRef (member dout 1))
                (portRef (member dout 1) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N61") (owner "Xilinx"))
            )
            (net (rename dout_renamed_6_13_ "dout<13>")
              (joined
                (portRef (member dout 2))
                (portRef (member dout 2) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N62") (owner "Xilinx"))
            )
            (net (rename dout_renamed_6_12_ "dout<12>")
              (joined
                (portRef (member dout 3))
                (portRef (member dout 3) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N63") (owner "Xilinx"))
            )
            (net (rename dout_renamed_6_11_ "dout<11>")
              (joined
                (portRef (member dout 4))
                (portRef (member dout 4) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N64") (owner "Xilinx"))
            )
            (net (rename dout_renamed_6_10_ "dout<10>")
              (joined
                (portRef (member dout 5))
                (portRef (member dout 5) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N65") (owner "Xilinx"))
            )
            (net (rename dout_renamed_6_9_ "dout<9>")
              (joined
                (portRef (member dout 6))
                (portRef (member dout 6) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N66") (owner "Xilinx"))
            )
            (net (rename dout_renamed_6_8_ "dout<8>")
              (joined
                (portRef (member dout 7))
                (portRef (member dout 7) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N67") (owner "Xilinx"))
            )
            (net (rename dout_renamed_6_7_ "dout<7>")
              (joined
                (portRef (member dout 8))
                (portRef (member dout 8) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N68") (owner "Xilinx"))
            )
            (net (rename dout_renamed_6_6_ "dout<6>")
              (joined
                (portRef (member dout 9))
                (portRef (member dout 9) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N69") (owner "Xilinx"))
            )
            (net (rename dout_renamed_6_5_ "dout<5>")
              (joined
                (portRef (member dout 10))
                (portRef (member dout 10) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N70") (owner "Xilinx"))
            )
            (net (rename dout_renamed_6_4_ "dout<4>")
              (joined
                (portRef (member dout 11))
                (portRef (member dout 11) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N71") (owner "Xilinx"))
            )
            (net (rename dout_renamed_6_3_ "dout<3>")
              (joined
                (portRef (member dout 12))
                (portRef (member dout 12) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N72") (owner "Xilinx"))
            )
            (net (rename dout_renamed_6_2_ "dout<2>")
              (joined
                (portRef (member dout 13))
                (portRef (member dout 13) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N73") (owner "Xilinx"))
            )
            (net (rename dout_renamed_6_1_ "dout<1>")
              (joined
                (portRef (member dout 14))
                (portRef (member dout 14) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N74") (owner "Xilinx"))
            )
            (net (rename dout_renamed_6_0_ "dout<0>")
              (joined
                (portRef (member dout 15))
                (portRef (member dout 15) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N75") (owner "Xilinx"))
            )
            (net empty
              (joined
                (portRef empty)
                (portRef empty (instanceRef BU2))
              )
              (property USER_ALIAS (string "N76") (owner "Xilinx"))
            )
            (net full
              (joined
                (portRef full)
                (portRef full (instanceRef BU2))
              )
              (property USER_ALIAS (string "N77") (owner "Xilinx"))
            )
          )
      )
    )
  )

  (design INFO_FIFO_0
    (cellRef INFO_FIFO_0
      (libraryRef INFO_FIFO_0_lib)
    )
    (property X_CORE_INFO (string "fifo_generator_v4_2, Coregen 9.2.03i_ip2") (owner "Xilinx"))
    (property PART (string "4vlx25ff668-10") (owner "Xilinx"))
  )
)

