
ubuntu-preinstalled/chsh:     file format elf32-littlearm


Disassembly of section .init:

00001618 <.init>:
    1618:	push	{r3, lr}
    161c:	bl	267c <fchmod@plt+0xad4>
    1620:	pop	{r3, pc}

Disassembly of section .plt:

00001624 <fdopen@plt-0x14>:
    1624:	push	{lr}		; (str lr, [sp, #-4]!)
    1628:	ldr	lr, [pc, #4]	; 1634 <fdopen@plt-0x4>
    162c:	add	lr, pc, lr
    1630:	ldr	pc, [lr, #8]!
    1634:			; <UNDEFINED> instruction: 0x000157b4

00001638 <fdopen@plt>:
    1638:	add	ip, pc, #0, 12
    163c:	add	ip, ip, #86016	; 0x15000
    1640:	ldr	pc, [ip, #1972]!	; 0x7b4

00001644 <calloc@plt>:
    1644:	add	ip, pc, #0, 12
    1648:	add	ip, ip, #86016	; 0x15000
    164c:	ldr	pc, [ip, #1964]!	; 0x7ac

00001650 <getpwuid_r@plt>:
    1650:	add	ip, pc, #0, 12
    1654:	add	ip, ip, #86016	; 0x15000
    1658:	ldr	pc, [ip, #1956]!	; 0x7a4

0000165c <fsync@plt>:
    165c:	add	ip, pc, #0, 12
    1660:	add	ip, ip, #86016	; 0x15000
    1664:	ldr	pc, [ip, #1948]!	; 0x79c

00001668 <is_selinux_enabled@plt>:
    1668:	add	ip, pc, #0, 12
    166c:	add	ip, ip, #86016	; 0x15000
    1670:	ldr	pc, [ip, #1940]!	; 0x794

00001674 <strcmp@plt>:
    1674:	add	ip, pc, #0, 12
    1678:	add	ip, ip, #86016	; 0x15000
    167c:	ldr	pc, [ip, #1932]!	; 0x78c

00001680 <pam_start@plt>:
    1680:	add	ip, pc, #0, 12
    1684:	add	ip, ip, #86016	; 0x15000
    1688:	ldr	pc, [ip, #1924]!	; 0x784

0000168c <__cxa_finalize@plt>:
    168c:	add	ip, pc, #0, 12
    1690:	add	ip, ip, #86016	; 0x15000
    1694:	ldr	pc, [ip, #1916]!	; 0x77c

00001698 <getlogin@plt>:
    1698:	add	ip, pc, #0, 12
    169c:	add	ip, ip, #86016	; 0x15000
    16a0:	ldr	pc, [ip, #1908]!	; 0x774

000016a4 <getpwuid@plt>:
    16a4:	add	ip, pc, #0, 12
    16a8:	add	ip, ip, #86016	; 0x15000
    16ac:	ldr	pc, [ip, #1900]!	; 0x76c

000016b0 <getusershell@plt>:
    16b0:	add	ip, pc, #0, 12
    16b4:	add	ip, ip, #86016	; 0x15000
    16b8:	ldr	pc, [ip, #1892]!	; 0x764

000016bc <setrlimit64@plt>:
    16bc:	add	ip, pc, #0, 12
    16c0:	add	ip, ip, #86016	; 0x15000
    16c4:	ldr	pc, [ip, #1884]!	; 0x75c

000016c8 <read@plt>:
    16c8:	add	ip, pc, #0, 12
    16cc:	add	ip, ip, #86016	; 0x15000
    16d0:	ldr	pc, [ip, #1876]!	; 0x754

000016d4 <fflush@plt>:
    16d4:	add	ip, pc, #0, 12
    16d8:	add	ip, ip, #86016	; 0x15000
    16dc:	ldr	pc, [ip, #1868]!	; 0x74c

000016e0 <getuid@plt>:
    16e0:	add	ip, pc, #0, 12
    16e4:	add	ip, ip, #86016	; 0x15000
    16e8:	ldr	pc, [ip, #1860]!	; 0x744

000016ec <free@plt>:
    16ec:			; <UNDEFINED> instruction: 0xe7fd4778
    16f0:	add	ip, pc, #0, 12
    16f4:	add	ip, ip, #86016	; 0x15000
    16f8:	ldr	pc, [ip, #1848]!	; 0x738

000016fc <selinux_check_access@plt>:
    16fc:	add	ip, pc, #0, 12
    1700:	add	ip, ip, #86016	; 0x15000
    1704:	ldr	pc, [ip, #1840]!	; 0x730

00001708 <lckpwdf@plt>:
    1708:	add	ip, pc, #0, 12
    170c:	add	ip, ip, #86016	; 0x15000
    1710:	ldr	pc, [ip, #1832]!	; 0x728

00001714 <ferror@plt>:
    1714:	add	ip, pc, #0, 12
    1718:	add	ip, ip, #86016	; 0x15000
    171c:	ldr	pc, [ip, #1824]!	; 0x720

00001720 <endusershell@plt>:
    1720:	add	ip, pc, #0, 12
    1724:	add	ip, ip, #86016	; 0x15000
    1728:	ldr	pc, [ip, #1816]!	; 0x718

0000172c <signal@plt>:
    172c:	add	ip, pc, #0, 12
    1730:	add	ip, ip, #86016	; 0x15000
    1734:	ldr	pc, [ip, #1808]!	; 0x710

00001738 <sleep@plt>:
    1738:	add	ip, pc, #0, 12
    173c:	add	ip, ip, #86016	; 0x15000
    1740:	ldr	pc, [ip, #1800]!	; 0x708

00001744 <dcgettext@plt>:
    1744:	add	ip, pc, #0, 12
    1748:	add	ip, ip, #86016	; 0x15000
    174c:	ldr	pc, [ip, #1792]!	; 0x700

00001750 <__strncpy_chk@plt>:
    1750:	add	ip, pc, #0, 12
    1754:	add	ip, ip, #86016	; 0x15000
    1758:	ldr	pc, [ip, #1784]!	; 0x6f8

0000175c <strdup@plt>:
    175c:	add	ip, pc, #0, 12
    1760:	add	ip, ip, #86016	; 0x15000
    1764:	ldr	pc, [ip, #1776]!	; 0x6f0

00001768 <pam_end@plt>:
    1768:	add	ip, pc, #0, 12
    176c:	add	ip, ip, #86016	; 0x15000
    1770:	ldr	pc, [ip, #1768]!	; 0x6e8

00001774 <__stack_chk_fail@plt>:
    1774:	add	ip, pc, #0, 12
    1778:	add	ip, ip, #86016	; 0x15000
    177c:	ldr	pc, [ip, #1760]!	; 0x6e0

00001780 <pam_strerror@plt>:
    1780:	add	ip, pc, #0, 12
    1784:	add	ip, ip, #86016	; 0x15000
    1788:	ldr	pc, [ip, #1752]!	; 0x6d8

0000178c <unlink@plt>:
    178c:	add	ip, pc, #0, 12
    1790:	add	ip, ip, #86016	; 0x15000
    1794:	ldr	pc, [ip, #1744]!	; 0x6d0

00001798 <realloc@plt>:
    1798:	add	ip, pc, #0, 12
    179c:	add	ip, ip, #86016	; 0x15000
    17a0:	ldr	pc, [ip, #1736]!	; 0x6c8

000017a4 <audit_open@plt>:
    17a4:	add	ip, pc, #0, 12
    17a8:	add	ip, ip, #86016	; 0x15000
    17ac:	ldr	pc, [ip, #1728]!	; 0x6c0

000017b0 <textdomain@plt>:
    17b0:	add	ip, pc, #0, 12
    17b4:	add	ip, ip, #86016	; 0x15000
    17b8:	ldr	pc, [ip, #1720]!	; 0x6b8

000017bc <chdir@plt>:
    17bc:	add	ip, pc, #0, 12
    17c0:	add	ip, ip, #86016	; 0x15000
    17c4:	ldr	pc, [ip, #1712]!	; 0x6b0

000017c8 <geteuid@plt>:
    17c8:	add	ip, pc, #0, 12
    17cc:	add	ip, ip, #86016	; 0x15000
    17d0:	ldr	pc, [ip, #1704]!	; 0x6a8

000017d4 <perror@plt>:
    17d4:	add	ip, pc, #0, 12
    17d8:	add	ip, ip, #86016	; 0x15000
    17dc:	ldr	pc, [ip, #1696]!	; 0x6a0

000017e0 <__fxstat64@plt>:
    17e0:	add	ip, pc, #0, 12
    17e4:	add	ip, ip, #86016	; 0x15000
    17e8:	ldr	pc, [ip, #1688]!	; 0x698

000017ec <__memcpy_chk@plt>:
    17ec:	add	ip, pc, #0, 12
    17f0:	add	ip, ip, #86016	; 0x15000
    17f4:	ldr	pc, [ip, #1680]!	; 0x690

000017f8 <selinux_set_callback@plt>:
    17f8:	add	ip, pc, #0, 12
    17fc:	add	ip, ip, #86016	; 0x15000
    1800:	ldr	pc, [ip, #1672]!	; 0x688

00001804 <strtoll@plt>:
    1804:	add	ip, pc, #0, 12
    1808:	add	ip, ip, #86016	; 0x15000
    180c:	ldr	pc, [ip, #1664]!	; 0x680

00001810 <waitpid@plt>:
    1810:	add	ip, pc, #0, 12
    1814:	add	ip, ip, #86016	; 0x15000
    1818:	ldr	pc, [ip, #1656]!	; 0x678

0000181c <strcpy@plt>:
    181c:			; <UNDEFINED> instruction: 0xe7fd4778
    1820:	add	ip, pc, #0, 12
    1824:	add	ip, ip, #86016	; 0x15000
    1828:	ldr	pc, [ip, #1644]!	; 0x66c

0000182c <chroot@plt>:
    182c:	add	ip, pc, #0, 12
    1830:	add	ip, ip, #86016	; 0x15000
    1834:	ldr	pc, [ip, #1636]!	; 0x664

00001838 <matchpathcon@plt>:
    1838:	add	ip, pc, #0, 12
    183c:	add	ip, ip, #86016	; 0x15000
    1840:	ldr	pc, [ip, #1628]!	; 0x65c

00001844 <open64@plt>:
    1844:	add	ip, pc, #0, 12
    1848:	add	ip, ip, #86016	; 0x15000
    184c:	ldr	pc, [ip, #1620]!	; 0x654

00001850 <puts@plt>:
    1850:	add	ip, pc, #0, 12
    1854:	add	ip, ip, #86016	; 0x15000
    1858:	ldr	pc, [ip, #1612]!	; 0x64c

0000185c <malloc@plt>:
    185c:	add	ip, pc, #0, 12
    1860:	add	ip, ip, #86016	; 0x15000
    1864:	ldr	pc, [ip, #1604]!	; 0x644

00001868 <__libc_start_main@plt>:
    1868:	add	ip, pc, #0, 12
    186c:	add	ip, ip, #86016	; 0x15000
    1870:	ldr	pc, [ip, #1596]!	; 0x63c

00001874 <strerror@plt>:
    1874:	add	ip, pc, #0, 12
    1878:	add	ip, ip, #86016	; 0x15000
    187c:	ldr	pc, [ip, #1588]!	; 0x634

00001880 <getprevcon@plt>:
    1880:	add	ip, pc, #0, 12
    1884:	add	ip, ip, #86016	; 0x15000
    1888:	ldr	pc, [ip, #1580]!	; 0x62c

0000188c <closelog@plt>:
    188c:	add	ip, pc, #0, 12
    1890:	add	ip, ip, #86016	; 0x15000
    1894:	ldr	pc, [ip, #1572]!	; 0x624

00001898 <__gmon_start__@plt>:
    1898:	add	ip, pc, #0, 12
    189c:	add	ip, ip, #86016	; 0x15000
    18a0:	ldr	pc, [ip, #1564]!	; 0x61c

000018a4 <rename@plt>:
    18a4:	add	ip, pc, #0, 12
    18a8:	add	ip, ip, #86016	; 0x15000
    18ac:	ldr	pc, [ip, #1556]!	; 0x614

000018b0 <getopt_long@plt>:
    18b0:	add	ip, pc, #0, 12
    18b4:	add	ip, ip, #86016	; 0x15000
    18b8:	ldr	pc, [ip, #1548]!	; 0x60c

000018bc <kill@plt>:
    18bc:	add	ip, pc, #0, 12
    18c0:	add	ip, ip, #86016	; 0x15000
    18c4:	ldr	pc, [ip, #1540]!	; 0x604

000018c8 <__ctype_b_loc@plt>:
    18c8:	add	ip, pc, #0, 12
    18cc:	add	ip, ip, #86016	; 0x15000
    18d0:	ldr	pc, [ip, #1532]!	; 0x5fc

000018d4 <getpid@plt>:
    18d4:	add	ip, pc, #0, 12
    18d8:	add	ip, ip, #86016	; 0x15000
    18dc:	ldr	pc, [ip, #1524]!	; 0x5f4

000018e0 <exit@plt>:
    18e0:	add	ip, pc, #0, 12
    18e4:	add	ip, ip, #86016	; 0x15000
    18e8:	ldr	pc, [ip, #1516]!	; 0x5ec

000018ec <putpwent@plt>:
    18ec:	add	ip, pc, #0, 12
    18f0:	add	ip, ip, #86016	; 0x15000
    18f4:	ldr	pc, [ip, #1508]!	; 0x5e4

000018f8 <feof@plt>:
    18f8:	add	ip, pc, #0, 12
    18fc:	add	ip, ip, #86016	; 0x15000
    1900:	ldr	pc, [ip, #1500]!	; 0x5dc

00001904 <strlen@plt>:
    1904:	add	ip, pc, #0, 12
    1908:	add	ip, ip, #86016	; 0x15000
    190c:	ldr	pc, [ip, #1492]!	; 0x5d4

00001910 <strchr@plt>:
    1910:	add	ip, pc, #0, 12
    1914:	add	ip, ip, #86016	; 0x15000
    1918:	ldr	pc, [ip, #1484]!	; 0x5cc

0000191c <fchown@plt>:
    191c:	add	ip, pc, #0, 12
    1920:	add	ip, ip, #86016	; 0x15000
    1924:	ldr	pc, [ip, #1476]!	; 0x5c4

00001928 <execve@plt>:
    1928:	add	ip, pc, #0, 12
    192c:	add	ip, ip, #86016	; 0x15000
    1930:	ldr	pc, [ip, #1468]!	; 0x5bc

00001934 <setreuid@plt>:
    1934:	add	ip, pc, #0, 12
    1938:	add	ip, ip, #86016	; 0x15000
    193c:	ldr	pc, [ip, #1460]!	; 0x5b4

00001940 <getpwnam_r@plt>:
    1940:	add	ip, pc, #0, 12
    1944:	add	ip, ip, #86016	; 0x15000
    1948:	ldr	pc, [ip, #1452]!	; 0x5ac

0000194c <setfscreatecon@plt>:
    194c:	add	ip, pc, #0, 12
    1950:	add	ip, ip, #86016	; 0x15000
    1954:	ldr	pc, [ip, #1444]!	; 0x5a4

00001958 <__open64_2@plt>:
    1958:	add	ip, pc, #0, 12
    195c:	add	ip, ip, #86016	; 0x15000
    1960:	ldr	pc, [ip, #1436]!	; 0x59c

00001964 <__errno_location@plt>:
    1964:	add	ip, pc, #0, 12
    1968:	add	ip, ip, #86016	; 0x15000
    196c:	ldr	pc, [ip, #1428]!	; 0x594

00001970 <snprintf@plt>:
    1970:	add	ip, pc, #0, 12
    1974:	add	ip, ip, #86016	; 0x15000
    1978:	ldr	pc, [ip, #1420]!	; 0x58c

0000197c <__vasprintf_chk@plt>:
    197c:	add	ip, pc, #0, 12
    1980:	add	ip, ip, #86016	; 0x15000
    1984:	ldr	pc, [ip, #1412]!	; 0x584

00001988 <getgid@plt>:
    1988:	add	ip, pc, #0, 12
    198c:	add	ip, ip, #86016	; 0x15000
    1990:	ldr	pc, [ip, #1404]!	; 0x57c

00001994 <memset@plt>:
    1994:	add	ip, pc, #0, 12
    1998:	add	ip, ip, #86016	; 0x15000
    199c:	ldr	pc, [ip, #1396]!	; 0x574

000019a0 <strncpy@plt>:
    19a0:	add	ip, pc, #0, 12
    19a4:	add	ip, ip, #86016	; 0x15000
    19a8:	ldr	pc, [ip, #1388]!	; 0x56c

000019ac <setusershell@plt>:
    19ac:	add	ip, pc, #0, 12
    19b0:	add	ip, ip, #86016	; 0x15000
    19b4:	ldr	pc, [ip, #1380]!	; 0x564

000019b8 <__printf_chk@plt>:
    19b8:	add	ip, pc, #0, 12
    19bc:	add	ip, ip, #86016	; 0x15000
    19c0:	ldr	pc, [ip, #1372]!	; 0x55c

000019c4 <security_getenforce@plt>:
    19c4:	add	ip, pc, #0, 12
    19c8:	add	ip, ip, #86016	; 0x15000
    19cc:	ldr	pc, [ip, #1364]!	; 0x554

000019d0 <__fgets_chk@plt>:
    19d0:	add	ip, pc, #0, 12
    19d4:	add	ip, ip, #86016	; 0x15000
    19d8:	ldr	pc, [ip, #1356]!	; 0x54c

000019dc <link@plt>:
    19dc:	add	ip, pc, #0, 12
    19e0:	add	ip, ip, #86016	; 0x15000
    19e4:	ldr	pc, [ip, #1348]!	; 0x544

000019e8 <write@plt>:
    19e8:	add	ip, pc, #0, 12
    19ec:	add	ip, ip, #86016	; 0x15000
    19f0:	ldr	pc, [ip, #1340]!	; 0x53c

000019f4 <fileno@plt>:
    19f4:	add	ip, pc, #0, 12
    19f8:	add	ip, ip, #86016	; 0x15000
    19fc:	ldr	pc, [ip, #1332]!	; 0x534

00001a00 <__fprintf_chk@plt>:
    1a00:	add	ip, pc, #0, 12
    1a04:	add	ip, ip, #86016	; 0x15000
    1a08:	ldr	pc, [ip, #1324]!	; 0x52c

00001a0c <access@plt>:
    1a0c:	add	ip, pc, #0, 12
    1a10:	add	ip, ip, #86016	; 0x15000
    1a14:	ldr	pc, [ip, #1316]!	; 0x524

00001a18 <fclose@plt>:
    1a18:	add	ip, pc, #0, 12
    1a1c:	add	ip, ip, #86016	; 0x15000
    1a20:	ldr	pc, [ip, #1308]!	; 0x51c

00001a24 <setregid@plt>:
    1a24:	add	ip, pc, #0, 12
    1a28:	add	ip, ip, #86016	; 0x15000
    1a2c:	ldr	pc, [ip, #1300]!	; 0x514

00001a30 <fcntl64@plt>:
    1a30:	add	ip, pc, #0, 12
    1a34:	add	ip, ip, #86016	; 0x15000
    1a38:	ldr	pc, [ip, #1292]!	; 0x50c

00001a3c <__syslog_chk@plt>:
    1a3c:	add	ip, pc, #0, 12
    1a40:	add	ip, ip, #86016	; 0x15000
    1a44:	ldr	pc, [ip, #1284]!	; 0x504

00001a48 <setlocale@plt>:
    1a48:	add	ip, pc, #0, 12
    1a4c:	add	ip, ip, #86016	; 0x15000
    1a50:	ldr	pc, [ip, #1276]!	; 0x4fc

00001a54 <fork@plt>:
    1a54:	add	ip, pc, #0, 12
    1a58:	add	ip, ip, #86016	; 0x15000
    1a5c:	ldr	pc, [ip, #1268]!	; 0x4f4

00001a60 <ulckpwdf@plt>:
    1a60:			; <UNDEFINED> instruction: 0xe7fd4778
    1a64:	add	ip, pc, #0, 12
    1a68:	add	ip, ip, #86016	; 0x15000
    1a6c:	ldr	pc, [ip, #1256]!	; 0x4e8

00001a70 <strrchr@plt>:
    1a70:	add	ip, pc, #0, 12
    1a74:	add	ip, ip, #86016	; 0x15000
    1a78:	ldr	pc, [ip, #1248]!	; 0x4e0

00001a7c <utime@plt>:
    1a7c:	add	ip, pc, #0, 12
    1a80:	add	ip, ip, #86016	; 0x15000
    1a84:	ldr	pc, [ip, #1240]!	; 0x4d8

00001a88 <audit_log_user_avc_message@plt>:
    1a88:	add	ip, pc, #0, 12
    1a8c:	add	ip, ip, #86016	; 0x15000
    1a90:	ldr	pc, [ip, #1232]!	; 0x4d0

00001a94 <fputc@plt>:
    1a94:	add	ip, pc, #0, 12
    1a98:	add	ip, ip, #86016	; 0x15000
    1a9c:	ldr	pc, [ip, #1224]!	; 0x4c8

00001aa0 <setuid@plt>:
    1aa0:	add	ip, pc, #0, 12
    1aa4:	add	ip, ip, #86016	; 0x15000
    1aa8:	ldr	pc, [ip, #1216]!	; 0x4c0

00001aac <openlog@plt>:
    1aac:	add	ip, pc, #0, 12
    1ab0:	add	ip, ip, #86016	; 0x15000
    1ab4:	ldr	pc, [ip, #1208]!	; 0x4b8

00001ab8 <putc@plt>:
    1ab8:	add	ip, pc, #0, 12
    1abc:	add	ip, ip, #86016	; 0x15000
    1ac0:	ldr	pc, [ip, #1200]!	; 0x4b0

00001ac4 <fopen64@plt>:
    1ac4:	add	ip, pc, #0, 12
    1ac8:	add	ip, ip, #86016	; 0x15000
    1acc:	ldr	pc, [ip, #1192]!	; 0x4a8

00001ad0 <qsort@plt>:
    1ad0:	add	ip, pc, #0, 12
    1ad4:	add	ip, ip, #86016	; 0x15000
    1ad8:	ldr	pc, [ip, #1184]!	; 0x4a0

00001adc <pam_acct_mgmt@plt>:
    1adc:	add	ip, pc, #0, 12
    1ae0:	add	ip, ip, #86016	; 0x15000
    1ae4:	ldr	pc, [ip, #1176]!	; 0x498

00001ae8 <freecon@plt>:
    1ae8:	add	ip, pc, #0, 12
    1aec:	add	ip, ip, #86016	; 0x15000
    1af0:	ldr	pc, [ip, #1168]!	; 0x490

00001af4 <bindtextdomain@plt>:
    1af4:	add	ip, pc, #0, 12
    1af8:	add	ip, ip, #86016	; 0x15000
    1afc:	ldr	pc, [ip, #1160]!	; 0x488

00001b00 <umask@plt>:
    1b00:	add	ip, pc, #0, 12
    1b04:	add	ip, ip, #86016	; 0x15000
    1b08:	ldr	pc, [ip, #1152]!	; 0x480

00001b0c <pam_authenticate@plt>:
    1b0c:	add	ip, pc, #0, 12
    1b10:	add	ip, ip, #86016	; 0x15000
    1b14:	ldr	pc, [ip, #1144]!	; 0x478

00001b18 <fseek@plt>:
    1b18:	add	ip, pc, #0, 12
    1b1c:	add	ip, ip, #86016	; 0x15000
    1b20:	ldr	pc, [ip, #1136]!	; 0x470

00001b24 <__xstat64@plt>:
    1b24:	add	ip, pc, #0, 12
    1b28:	add	ip, ip, #86016	; 0x15000
    1b2c:	ldr	pc, [ip, #1128]!	; 0x468

00001b30 <fputs@plt>:
    1b30:	add	ip, pc, #0, 12
    1b34:	add	ip, ip, #86016	; 0x15000
    1b38:	ldr	pc, [ip, #1120]!	; 0x460

00001b3c <strncmp@plt>:
    1b3c:	add	ip, pc, #0, 12
    1b40:	add	ip, ip, #86016	; 0x15000
    1b44:	ldr	pc, [ip, #1112]!	; 0x458

00001b48 <abort@plt>:
    1b48:	add	ip, pc, #0, 12
    1b4c:	add	ip, ip, #86016	; 0x15000
    1b50:	ldr	pc, [ip, #1104]!	; 0x450

00001b54 <getc@plt>:
    1b54:	add	ip, pc, #0, 12
    1b58:	add	ip, ip, #86016	; 0x15000
    1b5c:	ldr	pc, [ip, #1096]!	; 0x448

00001b60 <realpath@plt>:
    1b60:	add	ip, pc, #0, 12
    1b64:	add	ip, ip, #86016	; 0x15000
    1b68:	ldr	pc, [ip, #1088]!	; 0x440

00001b6c <close@plt>:
    1b6c:	add	ip, pc, #0, 12
    1b70:	add	ip, ip, #86016	; 0x15000
    1b74:	ldr	pc, [ip, #1080]!	; 0x438

00001b78 <__lxstat64@plt>:
    1b78:	add	ip, pc, #0, 12
    1b7c:	add	ip, ip, #86016	; 0x15000
    1b80:	ldr	pc, [ip, #1072]!	; 0x430

00001b84 <getgrnam@plt>:
    1b84:	add	ip, pc, #0, 12
    1b88:	add	ip, ip, #86016	; 0x15000
    1b8c:	ldr	pc, [ip, #1064]!	; 0x428

00001b90 <__snprintf_chk@plt>:
    1b90:	add	ip, pc, #0, 12
    1b94:	add	ip, ip, #86016	; 0x15000
    1b98:	ldr	pc, [ip, #1056]!	; 0x420

00001b9c <__assert_fail@plt>:
    1b9c:	add	ip, pc, #0, 12
    1ba0:	add	ip, ip, #86016	; 0x15000
    1ba4:	ldr	pc, [ip, #1048]!	; 0x418

00001ba8 <fchmod@plt>:
    1ba8:	add	ip, pc, #0, 12
    1bac:	add	ip, ip, #86016	; 0x15000
    1bb0:	ldr	pc, [ip, #1040]!	; 0x410

Disassembly of section .text:

00001bb4 <.text>:
    1bb4:	stmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1bb8:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1bbc:	push	{r1, r3, r4, r5, r6, sl, lr}
    1bc0:			; <UNDEFINED> instruction: 0x460d4ff0
    1bc4:	ldrdlt	r5, [sp], r3
    1bc8:			; <UNDEFINED> instruction: 0xf8df4604
    1bcc:	ldmdavs	fp, {r2, r3, r4, r8, fp, sp, lr}
    1bd0:			; <UNDEFINED> instruction: 0xf04f930b
    1bd4:			; <UNDEFINED> instruction: 0xf0000300
    1bd8:	stmdavs	r8!, {r0, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1bdc:			; <UNDEFINED> instruction: 0xf000447e
    1be0:			; <UNDEFINED> instruction: 0xf8dffe77
    1be4:			; <UNDEFINED> instruction: 0xf8df3908
    1be8:			; <UNDEFINED> instruction: 0xf8df1908
    1bec:			; <UNDEFINED> instruction: 0xf8567908
    1bf0:	ldrbtmi	sl, [r9], #-3
    1bf4:			; <UNDEFINED> instruction: 0xf8df447f
    1bf8:			; <UNDEFINED> instruction: 0xf8df8900
    1bfc:	ldrbtmi	fp, [r8], #2304	; 0x900
    1c00:			; <UNDEFINED> instruction: 0x460244fb
    1c04:			; <UNDEFINED> instruction: 0xf8ca2006
    1c08:			; <UNDEFINED> instruction: 0xf7ff2000
    1c0c:			; <UNDEFINED> instruction: 0xf8dfef1e
    1c10:			; <UNDEFINED> instruction: 0x463818f0
    1c14:			; <UNDEFINED> instruction: 0xf7ff4479
    1c18:	ldrtmi	lr, [r8], -lr, ror #30
    1c1c:	stcl	7, cr15, [r8, #1020]	; 0x3fc
    1c20:	stmiaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1c24:	strtmi	r4, [r1], -sl, lsr #12
    1c28:			; <UNDEFINED> instruction: 0xf5084478
    1c2c:			; <UNDEFINED> instruction: 0xf00157ff
    1c30:	ldrcc	pc, [pc, -fp, lsr #17]
    1c34:	ldcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    1c38:	stmiacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1c3c:	tstcs	r1, r0, asr r2
    1c40:	blx	fec12e34 <fchmod@plt+0xfec1128c>
    1c44:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    1c48:			; <UNDEFINED> instruction: 0xf8df7058
    1c4c:	ldrbtmi	r0, [r8], #-2240	; 0xfffff740
    1c50:	svc	0x002cf7ff
    1c54:			; <UNDEFINED> instruction: 0xf8dfe011
    1c58:			; <UNDEFINED> instruction: 0xf04f08b8
    1c5c:			; <UNDEFINED> instruction: 0xf8df0c01
    1c60:			; <UNDEFINED> instruction: 0xf64118b4
    1c64:	ldrbtmi	r7, [r8], #-767	; 0xfffffd01
    1c68:	andgt	pc, r2, r0, lsl #17
    1c6c:	ldmdapl	r1!, {r6, r9, sl, lr}^
    1c70:			; <UNDEFINED> instruction: 0xf7ff6809
    1c74:			; <UNDEFINED> instruction: 0xf887ee96
    1c78:			; <UNDEFINED> instruction: 0xf8df9000
    1c7c:			; <UNDEFINED> instruction: 0xf04f289c
    1c80:	ldrbtmi	r0, [sl], #-2304	; 0xfffff700
    1c84:			; <UNDEFINED> instruction: 0x4629465b
    1c88:			; <UNDEFINED> instruction: 0xf8cd4620
    1c8c:	andls	r9, r2, #0
    1c90:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1c94:	mcrrne	10, 0, r9, r3, cr2
    1c98:	stmdacs	r8!, {r0, r3, ip, lr, pc}^
    1c9c:	adcshi	pc, ip, #0
    1ca0:	sbcsle	r2, r8, r3, ror r8
    1ca4:	rscle	r2, sp, r2, asr r8
    1ca8:			; <UNDEFINED> instruction: 0xf0002002
    1cac:			; <UNDEFINED> instruction: 0xf8dffd61
    1cb0:	ldmpl	r3!, {r2, r3, r5, r6, fp, ip, sp}^
    1cb4:	mrrcne	8, 1, r6, sl, cr11
    1cb8:	lfmle	f4, 2, [r5], #592	; 0x250
    1cbc:	lfmle	f4, 2, [pc], #-624	; 1a54 <fork@plt>
    1cc0:			; <UNDEFINED> instruction: 0xffdcf000
    1cc4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1cc8:	andhi	pc, r6, #0
    1ccc:			; <UNDEFINED> instruction: 0xf0016800
    1cd0:			; <UNDEFINED> instruction: 0x4607fabd
    1cd4:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1cd8:	andls	r2, r4, #0, 4
    1cdc:	ldmdavc	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1ce0:			; <UNDEFINED> instruction: 0xf0002c00
    1ce4:	stmiavs	ip!, {r0, r3, r7, pc}
    1ce8:	ldcl	7, cr15, [sl], #1020	; 0x3fc
    1cec:	andle	r4, r7, r4, lsl #5
    1cf0:	ldmdaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1cf4:			; <UNDEFINED> instruction: 0xf0014478
    1cf8:	stmdacs	r0, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    1cfc:	adchi	pc, r1, #64	; 0x40
    1d00:	stcl	7, cr15, [lr], #1020	; 0x3fc
    1d04:	stcl	7, cr15, [lr], {255}	; 0xff
    1d08:			; <UNDEFINED> instruction: 0xf0002800
    1d0c:	stmdavs	r1, {r3, r7, r9, pc}
    1d10:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    1d14:	ldmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1d18:	ldmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1d1c:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
    1d20:			; <UNDEFINED> instruction: 0xf7ff4478
    1d24:	strmi	lr, [r4], -lr, lsr #25
    1d28:			; <UNDEFINED> instruction: 0xf0002800
    1d2c:			; <UNDEFINED> instruction: 0xf8df80a6
    1d30:	andcs	r3, r5, #0, 16
    1d34:	ubfxne	pc, pc, #17, #29
    1d38:	ldmpl	r3!, {sp}^
    1d3c:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    1d40:	stc	7, cr15, [r0, #-1020]	; 0xfffffc04
    1d44:	ldrdcc	pc, [r0], -sl
    1d48:	movwls	r4, #13857	; 0x3621
    1d4c:	stmdals	r4, {r1, ip, pc}
    1d50:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1d54:	blls	e8564 <fchmod@plt+0xe69bc>
    1d58:	strtmi	r4, [r8], -r1, lsl #12
    1d5c:	mrscs	r9, (UNDEF: 17)
    1d60:	mcr	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1d64:	andcs	r2, r6, r0, lsl #2
    1d68:	mcr	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1d6c:			; <UNDEFINED> instruction: 0xf0002800
    1d70:			; <UNDEFINED> instruction: 0xf7ff823d
    1d74:			; <UNDEFINED> instruction: 0x4605ecf4
    1d78:			; <UNDEFINED> instruction: 0xf0002800
    1d7c:			; <UNDEFINED> instruction: 0xf8df8237
    1d80:			; <UNDEFINED> instruction: 0x200617b8
    1d84:			; <UNDEFINED> instruction: 0xf7ff4479
    1d88:	strtmi	lr, [r1], -r0, ror #28
    1d8c:			; <UNDEFINED> instruction: 0xf7ff9804
    1d90:			; <UNDEFINED> instruction: 0xf8dfecf8
    1d94:	smlatbcs	r1, r8, r7, r2
    1d98:			; <UNDEFINED> instruction: 0x4603447a
    1d9c:			; <UNDEFINED> instruction: 0xf7ff2003
    1da0:	strtmi	lr, [r9], -lr, asr #28
    1da4:			; <UNDEFINED> instruction: 0xf7ff2006
    1da8:			; <UNDEFINED> instruction: 0x4628ee50
    1dac:	stc	7, cr15, [r0], #1020	; 0x3fc
    1db0:	tstlt	r0, r4, lsl #16
    1db4:			; <UNDEFINED> instruction: 0xf7ff4621
    1db8:	ldrdcs	lr, [r1], -r8
    1dbc:	ldc	7, cr15, [r0, #1020]	; 0x3fc
    1dc0:	eorvc	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    1dc4:			; <UNDEFINED> instruction: 0xf0014638
    1dc8:			; <UNDEFINED> instruction: 0x4605f8db
    1dcc:	orrle	r2, r1, r0, lsl #16
    1dd0:	smmlscc	ip, pc, r8, pc	; <UNPREDICTABLE>
    1dd4:			; <UNDEFINED> instruction: 0xf8df2205
    1dd8:	ldmpl	r3!, {r3, r5, r6, r8, r9, sl, ip}^
    1ddc:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1de0:	ldc	7, cr15, [r0], #1020	; 0x3fc
    1de4:	strls	r2, [r0, -r1, lsl #2]
    1de8:	ldrdcc	pc, [r0], -sl
    1dec:	strtmi	r4, [r0], -r2, lsl #12
    1df0:	mcr	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    1df4:	stc2	0, cr15, [r8, #-0]
    1df8:	ldrdhi	pc, [r8], -r5
    1dfc:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
    1e00:			; <UNDEFINED> instruction: 0xf0404540
    1e04:	stmibvs	r8!, {r0, r1, r2, r4, r5, r7, r9, pc}
    1e08:	ldc2	0, cr15, [ip], {0}
    1e0c:			; <UNDEFINED> instruction: 0xf47f2800
    1e10:	strmi	sl, [r1], -sl, ror #30
    1e14:			; <UNDEFINED> instruction: 0xf7ff2006
    1e18:	stmdacs	r0, {r3, r4, r9, sl, fp, sp, lr, pc}
    1e1c:	sbcshi	pc, r6, #0
    1e20:	ldc	7, cr15, [ip], {255}	; 0xff
    1e24:	stmdacs	r0, {r2, r9, sl, lr}
    1e28:	sbcshi	pc, r0, #0
    1e2c:			; <UNDEFINED> instruction: 0x1714f8df
    1e30:	ldrbtmi	r2, [r9], #-6
    1e34:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1e38:			; <UNDEFINED> instruction: 0x270cf8df
    1e3c:	tstcs	r1, fp, lsr #16
    1e40:	andcs	r4, r4, sl, ror r4
    1e44:	ldcl	7, cr15, [sl, #1020]!	; 0x3fc
    1e48:	andcs	r4, r6, r1, lsr #12
    1e4c:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
    1e50:			; <UNDEFINED> instruction: 0xf7ff4620
    1e54:			; <UNDEFINED> instruction: 0xf8dfec4e
    1e58:	andcs	r1, r5, #244, 12	; 0xf400000
    1e5c:			; <UNDEFINED> instruction: 0x36d0f8df
    1e60:	ldmpl	r3!, {r0, r3, r4, r5, r6, sl, lr}^
    1e64:	ldmdavs	ip, {sp}
    1e68:	stcl	7, cr15, [ip], #-1020	; 0xfffffc04
    1e6c:	tstcs	r1, fp, lsr #16
    1e70:	strtmi	r4, [r0], -r2, lsl #12
    1e74:	stcl	7, cr15, [r4, #1020]	; 0x3fc
    1e78:	strmi	lr, [r1], -r1, ror #2
    1e7c:			; <UNDEFINED> instruction: 0xf7ff9804
    1e80:	strmi	lr, [r4], -r6, asr #28
    1e84:			; <UNDEFINED> instruction: 0xf47f2800
    1e88:			; <UNDEFINED> instruction: 0x4601af52
    1e8c:			; <UNDEFINED> instruction: 0xf7ff9804
    1e90:	strmi	lr, [r4], -r6, lsr #28
    1e94:			; <UNDEFINED> instruction: 0xf47f2800
    1e98:	strmi	sl, [r1], -sl, asr #30
    1e9c:			; <UNDEFINED> instruction: 0xf7ff9804
    1ea0:			; <UNDEFINED> instruction: 0xf8dfec64
    1ea4:	ldrbtmi	r3, [fp], #-1708	; 0xfffff954
    1ea8:	stccs	8, cr7, [r0], {156}	; 0x9c
    1eac:	sbcshi	pc, r0, r0
    1eb0:	ssatmi	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    1eb4:	ssatne	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    1eb8:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    1ebc:			; <UNDEFINED> instruction: 0xf0014620
    1ec0:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    1ec4:	adchi	pc, pc, r0, asr #32
    1ec8:			; <UNDEFINED> instruction: 0x3690f8df
    1ecc:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1ed0:	strtmi	fp, [r0], -fp, lsl #22
    1ed4:	ldc2	0, cr15, [r6], #-0
    1ed8:			; <UNDEFINED> instruction: 0xf8dfb9b8
    1edc:	andcs	r3, r5, #84, 12	; 0x5400000
    1ee0:			; <UNDEFINED> instruction: 0x167cf8df
    1ee4:			; <UNDEFINED> instruction: 0xf8df2000
    1ee8:	ldmpl	r3!, {r2, r3, r4, r5, r6, r9, sl, lr}^
    1eec:	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
    1ef0:			; <UNDEFINED> instruction: 0xf7ff681d
    1ef4:			; <UNDEFINED> instruction: 0xf8daec28
    1ef8:	mrscs	r3, (UNDEF: 1)
    1efc:	strmi	r9, [r2], -r0, lsl #8
    1f00:			; <UNDEFINED> instruction: 0xf7ff4628
    1f04:			; <UNDEFINED> instruction: 0xf000ed7e
    1f08:			; <UNDEFINED> instruction: 0x4620fc7f
    1f0c:			; <UNDEFINED> instruction: 0xf7ff2101
    1f10:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    1f14:			; <UNDEFINED> instruction: 0xf8dfd1e1
    1f18:	tstcs	r0, r0, asr r6
    1f1c:			; <UNDEFINED> instruction: 0x4628447d
    1f20:	ldcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
    1f24:	stmdacs	r0, {r2, r9, sl, lr}
    1f28:	sbchi	pc, r2, r0, asr #32
    1f2c:	strtmi	r2, [r8], -r1, lsl #2
    1f30:	stcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
    1f34:			; <UNDEFINED> instruction: 0xf0402800
    1f38:	andcs	r8, r0, r3, asr r1
    1f3c:	ldc	7, cr15, [r0, #1020]!	; 0x3fc
    1f40:			; <UNDEFINED> instruction: 0xf0402800
    1f44:			; <UNDEFINED> instruction: 0xf00081ed
    1f48:			; <UNDEFINED> instruction: 0xf001feb1
    1f4c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    1f50:	rsbshi	pc, r9, #0
    1f54:			; <UNDEFINED> instruction: 0x3614f8df
    1f58:	strcs	r2, [r1, #-66]	; 0xffffffbe
    1f5c:	andsvc	r4, sp, fp, ror r4
    1f60:	blx	ffebdf6e <fchmod@plt+0xffebc3c6>
    1f64:	stmdacs	r0, {r2, r9, sl, lr}
    1f68:	subhi	pc, r0, #0
    1f6c:			; <UNDEFINED> instruction: 0xf0014638
    1f70:			; <UNDEFINED> instruction: 0x4604fbfb
    1f74:			; <UNDEFINED> instruction: 0xf0002800
    1f78:	sfmgt	f0, 1, [pc], {126}	; 0x7e
    1f7c:			; <UNDEFINED> instruction: 0xf8df46c4
    1f80:	ldrbtmi	lr, [lr], #1520	; 0x5f0
    1f84:	andeq	lr, pc, ip, lsr #17
    1f88:	muleq	r7, r4, r8
    1f8c:	andeq	lr, r7, ip, lsl #17
    1f90:			; <UNDEFINED> instruction: 0xf8cd4640
    1f94:			; <UNDEFINED> instruction: 0xf001e028
    1f98:	stmdacs	r0, {r0, r1, sl, fp, ip, sp, lr, pc}
    1f9c:			; <UNDEFINED> instruction: 0x81a6f000
    1fa0:	ldc2	0, cr15, [sl], {1}
    1fa4:	stmdacs	r0, {r2, r9, sl, lr}
    1fa8:	cmnhi	r0, r0	; <UNPREDICTABLE>
    1fac:	ldc2	0, cr15, [sl], {1}
    1fb0:	stmdacs	r0, {r2, r9, sl, lr}
    1fb4:	sbcshi	pc, r2, r0
    1fb8:	ldrcc	pc, [r8, #2271]!	; 0x8df
    1fbc:	andcs	r2, r6, r0, lsl #2
    1fc0:	andsvc	r4, r9, fp, ror r4
    1fc4:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    1fc8:			; <UNDEFINED> instruction: 0xf0002800
    1fcc:			; <UNDEFINED> instruction: 0xf7ff80ba
    1fd0:	strmi	lr, [r4], -r6, asr #23
    1fd4:			; <UNDEFINED> instruction: 0xf0002800
    1fd8:			; <UNDEFINED> instruction: 0xf8df80b4
    1fdc:	mulcs	r6, ip, r5
    1fe0:	ldrpl	pc, [r8, #2271]	; 0x8df
    1fe4:			; <UNDEFINED> instruction: 0xf7ff4479
    1fe8:			; <UNDEFINED> instruction: 0xf8dfed30
    1fec:			; <UNDEFINED> instruction: 0x463b2594
    1ff0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1ff4:	ldrbtmi	r2, [sp], #-6
    1ff8:			; <UNDEFINED> instruction: 0xf7ff9500
    1ffc:	strtmi	lr, [r1], -r0, lsr #26
    2000:			; <UNDEFINED> instruction: 0xf7ff2006
    2004:	strtmi	lr, [r0], -r2, lsr #26
    2008:	bl	1cc000c <fchmod@plt+0x1cbe464>
    200c:	ldrbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2010:			; <UNDEFINED> instruction: 0xf0014478
    2014:	andcs	pc, r1, r1, asr #19
    2018:	blx	19be024 <fchmod@plt+0x19bc47c>
    201c:	ldc	7, cr15, [r6], #-1020	; 0xfffffc04
    2020:			; <UNDEFINED> instruction: 0xf7ff2000
    2024:			; <UNDEFINED> instruction: 0xf8dfec5e
    2028:	andcs	r3, r5, #8, 10	; 0x2000000
    202c:	ldrbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2030:	ldmpl	r3!, {sp}^
    2034:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    2038:	bl	fe14003c <fchmod@plt+0xfe13e494>
    203c:	strls	r2, [r0], #-257	; 0xfffffeff
    2040:	ldrdcc	pc, [r0], -sl
    2044:	strtmi	r4, [r8], -r2, lsl #12
    2048:	ldcl	7, cr15, [sl], {255}	; 0xff
    204c:	blx	ff73e056 <fchmod@plt+0xff73c4ae>
    2050:	ldrcc	pc, [r8, #-2271]!	; 0xfffff721
    2054:	rscsvc	pc, pc, #68157440	; 0x4100000
    2058:	ldrbtmi	r6, [fp], #-2473	; 0xfffff657
    205c:			; <UNDEFINED> instruction: 0x461d4618
    2060:	ldc	7, cr15, [lr], {255}	; 0xff
    2064:	strne	pc, [r8, #-2271]!	; 0xfffff721
    2068:	mvnsvc	pc, #68157440	; 0x4100000
    206c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2070:	strbtpl	r4, [ip], #1568	; 0x620
    2074:	bl	19c0078 <fchmod@plt+0x19be4d0>
    2078:			; <UNDEFINED> instruction: 0x4601463a
    207c:			; <UNDEFINED> instruction: 0xf7ff2001
    2080:			; <UNDEFINED> instruction: 0xf8dfec9c
    2084:	andcs	r1, r5, #16, 10	; 0x4000000
    2088:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    208c:	bl	16c0090 <fchmod@plt+0x16be4e8>
    2090:	bl	ff7c0094 <fchmod@plt+0xff7be4ec>
    2094:	strne	pc, [r0, #-2271]	; 0xfffff721
    2098:	andcs	r4, r5, #32, 12	; 0x2000000
    209c:			; <UNDEFINED> instruction: 0xf7ff4479
    20a0:			; <UNDEFINED> instruction: 0xf44feb52
    20a4:	strmi	r5, [r2], -r0, lsl #2
    20a8:			; <UNDEFINED> instruction: 0xf0014628
    20ac:	ldrbt	pc, [pc], r3, lsl #18	; <UNPREDICTABLE>
    20b0:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    20b4:			; <UNDEFINED> instruction: 0xf8df2205
    20b8:	andcs	r3, r0, r8, ror r4
    20bc:	ldmpl	r3!, {r0, r3, r4, r5, r6, sl, lr}^
    20c0:			; <UNDEFINED> instruction: 0xf7ff681c
    20c4:	strls	lr, [r0, #-2880]	; 0xfffff4c0
    20c8:			; <UNDEFINED> instruction: 0xf8da2101
    20cc:	strmi	r3, [r2], -r0
    20d0:			; <UNDEFINED> instruction: 0xf7ff4620
    20d4:			; <UNDEFINED> instruction: 0xe730ec96
    20d8:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    20dc:			; <UNDEFINED> instruction: 0xf8df2205
    20e0:	ldmpl	r3!, {r6, r7, sl, ip}^
    20e4:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    20e8:	bl	b400ec <fchmod@plt+0xb3e544>
    20ec:			; <UNDEFINED> instruction: 0xf8da2101
    20f0:	strmi	r3, [r2], -r0
    20f4:			; <UNDEFINED> instruction: 0xf7ff4620
    20f8:	strtmi	lr, [r9], -r4, lsl #25
    20fc:			; <UNDEFINED> instruction: 0xf7ff2006
    2100:	stmdacs	r0, {r2, r5, r7, sl, fp, sp, lr, pc}
    2104:			; <UNDEFINED> instruction: 0xf7ffd062
    2108:	strmi	lr, [r4], -sl, lsr #22
    210c:	subsle	r2, sp, r0, lsl #16
    2110:	ldrne	pc, [r0], #2271	; 0x8df
    2114:	ldrbtmi	r2, [r9], #-6
    2118:	ldc	7, cr15, [r6], {255}	; 0xff
    211c:	b	ff840120 <fchmod@plt+0xff83e578>
    2120:	strcs	pc, [r4], #2271	; 0x8df
    2124:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2128:	andcs	r4, r4, r3, lsl #12
    212c:	stc	7, cr15, [r6], {255}	; 0xff
    2130:	andcs	r4, r6, r1, lsr #12
    2134:	stc	7, cr15, [r8], {255}	; 0xff
    2138:			; <UNDEFINED> instruction: 0xf7ff4620
    213c:			; <UNDEFINED> instruction: 0xf000eada
    2140:			; <UNDEFINED> instruction: 0xf8dffb63
    2144:	ldrtmi	r4, [fp], -r8, ror #8
    2148:	strbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    214c:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    2150:	ldrbtmi	r2, [sl], #-6
    2154:			; <UNDEFINED> instruction: 0xf7ff9400
    2158:			; <UNDEFINED> instruction: 0xe757ec72
    215c:	andcs	r4, r5, #244, 22	; 0x3d000
    2160:	ldrbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2164:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    2168:			; <UNDEFINED> instruction: 0xf7ff681e
    216c:			; <UNDEFINED> instruction: 0xf8daeaec
    2170:	movwls	r3, #12288	; 0x3000
    2174:			; <UNDEFINED> instruction: 0xf0019002
    2178:	bls	c0d0c <fchmod@plt+0xbf164>
    217c:	strmi	r9, [r1], -r3, lsl #22
    2180:	tstls	r0, r0, lsr r6
    2184:			; <UNDEFINED> instruction: 0xf7ff4629
    2188:			; <UNDEFINED> instruction: 0x4621ec3c
    218c:			; <UNDEFINED> instruction: 0xf7ff2006
    2190:			; <UNDEFINED> instruction: 0xb3b8ec5c
    2194:	b	ff8c0198 <fchmod@plt+0xff8be5f0>
    2198:	orrslt	r4, r8, #4, 12	; 0x400000
    219c:	ldrne	pc, [r8], #-2271	; 0xfffff721
    21a0:	ldrbtmi	r2, [r9], #-6
    21a4:	mrrc	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    21a8:	blx	ff2be1b4 <fchmod@plt+0xff2bc60c>
    21ac:	strcs	pc, [ip], #-2271	; 0xfffff721
    21b0:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    21b4:	andcs	r4, r3, r3, lsl #12
    21b8:	mcrr	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    21bc:	andcs	r4, r6, r1, lsr #12
    21c0:	mcrr	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    21c4:			; <UNDEFINED> instruction: 0xf7ff4620
    21c8:	usat	lr, #21, r4, lsl #21
    21cc:	b	fe2401d0 <fchmod@plt+0xfe23e628>
    21d0:	strdcs	r4, [r1, -fp]
    21d4:			; <UNDEFINED> instruction: 0x4603447a
    21d8:			; <UNDEFINED> instruction: 0xf7ff2004
    21dc:			; <UNDEFINED> instruction: 0xe7aeec30
    21e0:			; <UNDEFINED> instruction: 0x462049f8
    21e4:	andcs	r4, r5, #215040	; 0x34800
    21e8:			; <UNDEFINED> instruction: 0xe7684479
    21ec:	stmdals	r4, {r0, r5, r9, sl, lr}
    21f0:	b	ff1c01f4 <fchmod@plt+0xff1be64c>
    21f4:	strdcs	r4, [r1, -r4]
    21f8:			; <UNDEFINED> instruction: 0x4603447a
    21fc:			; <UNDEFINED> instruction: 0xf7ff2003
    2200:	ldrb	lr, [r5, #3102]	; 0xc1e
    2204:	blx	fe73e210 <fchmod@plt+0xfe73c668>
    2208:	strdcs	r4, [r1, -r0]
    220c:			; <UNDEFINED> instruction: 0x4603447a
    2210:			; <UNDEFINED> instruction: 0xf7ff2003
    2214:			; <UNDEFINED> instruction: 0xe6cfec14
    2218:			; <UNDEFINED> instruction: 0xf0002000
    221c:	blmi	ff140cc8 <fchmod@plt+0xff13f120>
    2220:	stmibmi	fp!, {r0, r2, r9, sp}^
    2224:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    2228:			; <UNDEFINED> instruction: 0xf7ff681c
    222c:			; <UNDEFINED> instruction: 0xf8daea8c
    2230:	mrscs	r3, (UNDEF: 1)
    2234:	strtmi	r4, [r0], -r2, lsl #12
    2238:	bl	ff8c023c <fchmod@plt+0xff8be694>
    223c:			; <UNDEFINED> instruction: 0xf7ff2001
    2240:	tstcs	r0, r0, asr fp
    2244:			; <UNDEFINED> instruction: 0xf7ff2006
    2248:	stmdacs	r0, {sl, fp, sp, lr, pc}
    224c:	sbchi	pc, r6, r0
    2250:	b	fe140254 <fchmod@plt+0xfe13e6ac>
    2254:	stmdacs	r0, {r2, r9, sl, lr}
    2258:	sbchi	pc, r0, r0
    225c:	ldrdcs	r4, [r6], -sp
    2260:			; <UNDEFINED> instruction: 0xf7ff4479
    2264:	bmi	ff73d234 <fchmod@plt+0xff73b68c>
    2268:	tstcs	r1, fp, lsr #16
    226c:	andcs	r4, r4, sl, ror r4
    2270:	bl	ff940274 <fchmod@plt+0xff93e6cc>
    2274:	andcs	r4, r6, r1, lsr #12
    2278:	bl	ff9c027c <fchmod@plt+0xff9be6d4>
    227c:			; <UNDEFINED> instruction: 0xf7ff4620
    2280:	ldmibmi	r6, {r3, r4, r5, r9, fp, sp, lr, pc}^
    2284:	blmi	fea8aaa0 <fchmod@plt+0xfea88ef8>
    2288:	strb	r4, [sl, #1145]!	; 0x479
    228c:	andcs	r4, r5, #168, 22	; 0x2a000
    2290:	ldmpl	r3!, {r0, r1, r4, r6, r7, r8, fp, lr}^
    2294:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    2298:	b	154029c <fchmod@plt+0x153e6f4>
    229c:	ldrdcc	pc, [r0], -sl
    22a0:	andls	r9, r2, r3, lsl #6
    22a4:	blx	133e2b0 <fchmod@plt+0x133c708>
    22a8:	blls	e8ab8 <fchmod@plt+0xe6f10>
    22ac:	ldrtmi	r4, [r0], -r1, lsl #12
    22b0:	strtmi	r9, [r9], -r0, lsl #2
    22b4:	bl	fe9402b8 <fchmod@plt+0xfe93e710>
    22b8:	andcs	r4, r6, r1, lsr #12
    22bc:	bl	ff1402c0 <fchmod@plt+0xff13e718>
    22c0:			; <UNDEFINED> instruction: 0xf0002800
    22c4:			; <UNDEFINED> instruction: 0xf7ff80f1
    22c8:	strmi	lr, [r4], -sl, asr #20
    22cc:			; <UNDEFINED> instruction: 0xf0002800
    22d0:	stmibmi	r4, {r0, r1, r3, r5, r6, r7, pc}^
    22d4:	ldrbtmi	r2, [r9], #-6
    22d8:	bl	fedc02dc <fchmod@plt+0xfedbe734>
    22dc:	blx	c3e2e8 <fchmod@plt+0xc3c740>
    22e0:	strtmi	r4, [r9], -r1, asr #21
    22e4:			; <UNDEFINED> instruction: 0x4603447a
    22e8:	ldr	r2, [pc, -r3]
    22ec:	andcs	r4, r5, #144, 22	; 0x24000
    22f0:	ldmpl	r3!, {r1, r2, r3, r4, r5, r7, r8, fp, lr}^
    22f4:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    22f8:	b	9402fc <fchmod@plt+0x93e754>
    22fc:	ldrdcc	pc, [r0], -sl
    2300:	andls	r9, r2, r3, lsl #6
    2304:	blx	73e310 <fchmod@plt+0x73c768>
    2308:	bls	a9320 <fchmod@plt+0xa7778>
    230c:	strls	r9, [r1], #-2819	; 0xfffff4fd
    2310:	ldrtmi	r4, [r0], -r1, lsl #12
    2314:	strtmi	r9, [r9], -r0, lsl #2
    2318:	bl	1cc031c <fchmod@plt+0x1cbe774>
    231c:	blx	1d3e324 <fchmod@plt+0x1d3c77c>
    2320:	andcs	r2, r6, r0, lsl #2
    2324:	bl	fe440328 <fchmod@plt+0xfe43e780>
    2328:	suble	r2, r8, r0, lsl #16
    232c:	b	5c0330 <fchmod@plt+0x5be788>
    2330:	stmdacs	r0, {r2, r9, sl, lr}
    2334:	stmibmi	lr!, {r0, r1, r6, ip, lr, pc}
    2338:	ldrbtmi	r2, [r9], #-6
    233c:	bl	fe140340 <fchmod@plt+0xfe13e798>
    2340:	smlatbcs	r1, ip, sl, r4
    2344:	ldrbtmi	r2, [sl], #-3
    2348:	bl	1e4034c <fchmod@plt+0x1e3e7a4>
    234c:	andcs	r4, r6, r1, lsr #12
    2350:	bl	1ec0354 <fchmod@plt+0x1ebe7ac>
    2354:			; <UNDEFINED> instruction: 0xf7ff4620
    2358:	stmibmi	r7!, {r2, r3, r6, r7, r8, fp, sp, lr, pc}
    235c:	andcs	r2, r0, r5, lsl #4
    2360:			; <UNDEFINED> instruction: 0xf7ff4479
    2364:	blmi	1cbcb2c <fchmod@plt+0x1cbaf84>
    2368:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    236c:	bl	ff840370 <fchmod@plt+0xff83e7c8>
    2370:	blx	12be378 <fchmod@plt+0x12bc7d0>
    2374:	andcs	r4, r6, r1, lsr #12
    2378:	bl	19c037c <fchmod@plt+0x19be7d4>
    237c:			; <UNDEFINED> instruction: 0xf0002800
    2380:			; <UNDEFINED> instruction: 0xf7ff80a7
    2384:	strmi	lr, [r4], -ip, ror #19
    2388:			; <UNDEFINED> instruction: 0xf0002800
    238c:	ldmibmi	fp, {r0, r5, r7, pc}
    2390:	ldrbtmi	r2, [r9], #-6
    2394:	bl	1640398 <fchmod@plt+0x163e7f0>
    2398:	stmdavs	fp!, {r0, r3, r4, r7, r9, fp, lr}
    239c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    23a0:			; <UNDEFINED> instruction: 0xf7ff2004
    23a4:	strtmi	lr, [r1], -ip, asr #22
    23a8:			; <UNDEFINED> instruction: 0xf7ff2006
    23ac:	strtmi	lr, [r0], -lr, asr #22
    23b0:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23b4:	andcs	r4, r5, #2408448	; 0x24c000
    23b8:	ldrbtmi	r4, [r9], #-2909	; 0xfffff4a3
    23bc:	bmi	fe4bb908 <fchmod@plt+0xfe4b9d60>
    23c0:	andcs	r2, r3, r1, lsl #2
    23c4:			; <UNDEFINED> instruction: 0xf7ff447a
    23c8:			; <UNDEFINED> instruction: 0xe7c6eb3a
    23cc:	smlabbcs	r1, pc, sl, r4	; <UNPREDICTABLE>
    23d0:	andcs	r6, r4, fp, lsr #16
    23d4:			; <UNDEFINED> instruction: 0xf7ff447a
    23d8:	ldr	lr, [ip, #-2866]!	; 0xfffff4ce
    23dc:	smlabbcs	r1, ip, sl, r4
    23e0:	andcs	r6, r4, fp, lsr #16
    23e4:			; <UNDEFINED> instruction: 0xf7ff447a
    23e8:	strb	lr, [sl, -sl, lsr #22]
    23ec:	andcs	r4, r5, #80, 22	; 0x14000
    23f0:	ldmpl	r3!, {r3, r7, r8, fp, lr}^
    23f4:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    23f8:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23fc:	ldrdcc	pc, [r0], -sl
    2400:	andls	r9, r2, r3, lsl #6
    2404:			; <UNDEFINED> instruction: 0xf99cf001
    2408:	blls	e8c18 <fchmod@plt+0xe7070>
    240c:	ldrtmi	r4, [r0], -r1, lsl #12
    2410:	strtmi	r9, [r9], -r0, lsl #2
    2414:	b	ffd40418 <fchmod@plt+0xffd3e870>
    2418:	andcs	r4, r6, r1, lsr #12
    241c:	bl	540420 <fchmod@plt+0x53e878>
    2420:	suble	r2, fp, r0, lsl #16
    2424:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2428:	stmdacs	r0, {r2, r9, sl, lr}
    242c:	ldmdbmi	sl!, {r1, r2, r6, ip, lr, pc}^
    2430:	ldrbtmi	r2, [r9], #-6
    2434:	bl	240438 <fchmod@plt+0x23e890>
    2438:			; <UNDEFINED> instruction: 0xf982f001
    243c:			; <UNDEFINED> instruction: 0x46294a77
    2440:			; <UNDEFINED> instruction: 0x4603447a
    2444:	blmi	ebbe10 <fchmod@plt+0xeba268>
    2448:	ldmdbmi	r5!, {r0, r2, r9, sp}^
    244c:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    2450:			; <UNDEFINED> instruction: 0xf7ff681c
    2454:			; <UNDEFINED> instruction: 0xf8dae978
    2458:	movwls	r3, #12288	; 0x3000
    245c:			; <UNDEFINED> instruction: 0xf0019002
    2460:	bls	c0a24 <fchmod@plt+0xbee7c>
    2464:	strmi	r9, [r1], -r3, lsl #22
    2468:	tstls	r0, r0, lsr #12
    246c:			; <UNDEFINED> instruction: 0xf7ff2101
    2470:			; <UNDEFINED> instruction: 0xf000eac8
    2474:	blmi	bc0ba0 <fchmod@plt+0xbbeff8>
    2478:	stmdbmi	sl!, {r0, r2, r9, sp}^
    247c:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    2480:			; <UNDEFINED> instruction: 0xf7ff681c
    2484:			; <UNDEFINED> instruction: 0xf8dae960
    2488:	movwls	r3, #12288	; 0x3000
    248c:			; <UNDEFINED> instruction: 0xf0019002
    2490:	bls	c09f4 <fchmod@plt+0xbee4c>
    2494:	strls	r9, [r0, -r3, lsl #22]
    2498:	strtmi	r4, [r0], -r1, lsl #12
    249c:	strtmi	r9, [r9], -r1, lsl #2
    24a0:	b	febc04a4 <fchmod@plt+0xfebbe8fc>
    24a4:			; <UNDEFINED> instruction: 0xf9b0f000
    24a8:			; <UNDEFINED> instruction: 0xf94af001
    24ac:	tstcs	r1, lr, asr sl
    24b0:			; <UNDEFINED> instruction: 0x4603447a
    24b4:			; <UNDEFINED> instruction: 0xf7ff2003
    24b8:	strb	lr, [r0], -r2, asr #21
    24bc:			; <UNDEFINED> instruction: 0xf940f001
    24c0:	tstcs	r1, sl, asr sl
    24c4:			; <UNDEFINED> instruction: 0x4603447a
    24c8:			; <UNDEFINED> instruction: 0xf7ff2004
    24cc:			; <UNDEFINED> instruction: 0xe636eab8
    24d0:	tstcs	r1, r7, asr sl
    24d4:	andcs	r6, r4, fp, lsr #16
    24d8:			; <UNDEFINED> instruction: 0xf7ff447a
    24dc:			; <UNDEFINED> instruction: 0xe769eab0
    24e0:	andeq	r5, r1, r8, lsr #4
    24e4:	andeq	r0, r0, r8, ror #3
    24e8:	andeq	r5, r1, r8, lsl #4
    24ec:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    24f0:	andeq	r3, r0, sl, asr #23
    24f4:	andeq	r3, r0, ip, lsr #18
    24f8:	andeq	r5, r1, lr, ror #17
    24fc:	andeq	r5, r1, ip, lsl #8
    2500:	strdeq	r3, [r0], -r8
    2504:	andeq	r3, r0, r0, lsl #18
    2508:	andeq	r5, r1, r8, lsr #17
    250c:	ldrdeq	r3, [r0], -lr
    2510:	andeq	r5, r1, r2, lsl #17
    2514:	andeq	r0, r0, r4, lsl r2
    2518:			; <UNDEFINED> instruction: 0x000038b2
    251c:	andeq	r0, r0, ip, ror #3
    2520:	andeq	r5, r1, ip, lsl #16
    2524:	andeq	r3, r0, r8, lsr r8
    2528:	andeq	r5, r1, r6, ror #5
    252c:	andeq	r3, r0, ip, lsl #16
    2530:	strdeq	r0, [r0], -r4
    2534:	andeq	r3, r0, r4, asr #17
    2538:	andeq	r3, r0, r0, ror r7
    253c:			; <UNDEFINED> instruction: 0x00003eb0
    2540:	andeq	r3, r0, r0, ror #14
    2544:	andeq	r3, r0, r2, asr #13
    2548:	andeq	r3, r0, ip, ror r7
    254c:	andeq	r3, r0, r8, ror r7
    2550:	andeq	r5, r1, r2, asr #12
    2554:	andeq	r5, r1, r4, lsr r6
    2558:			; <UNDEFINED> instruction: 0x000037ba
    255c:	andeq	r5, r1, ip, lsl r6
    2560:	andeq	r3, r0, r8, lsr #15
    2564:	strdeq	r5, [r1], -lr
    2568:	ldrdeq	r5, [r1], -r0
    256c:	andeq	r5, r1, ip, lsl #11
    2570:	andeq	r5, r1, sl, ror #10
    2574:	andeq	r5, r1, r8, lsr #10
    2578:	andeq	r3, r0, r0, lsl r5
    257c:	strdeq	r5, [r1], -r6
    2580:	andeq	r3, r0, lr, lsl r8
    2584:	andeq	r3, r0, r0, lsr #16
    2588:	andeq	r3, r0, r8, asr #12
    258c:	muleq	r1, r2, r4
    2590:	andeq	r3, r0, r2, lsr #11
    2594:	andeq	r3, r0, sl, lsr #11
    2598:	andeq	r3, r0, ip, asr #11
    259c:	strdeq	r3, [r0], -r4
    25a0:	andeq	r3, r0, r8, ror r4
    25a4:	ldrdeq	r3, [r0], -lr
    25a8:	andeq	r3, r0, lr, asr r4
    25ac:	muleq	r1, lr, r3
    25b0:			; <UNDEFINED> instruction: 0x000036be
    25b4:	andeq	r3, r0, r2, ror r3
    25b8:	andeq	r3, r0, r2, asr r3
    25bc:	andeq	r3, r0, r6, asr #6
    25c0:			; <UNDEFINED> instruction: 0x000033b0
    25c4:	andeq	r3, r0, r8, ror #9
    25c8:	andeq	r3, r0, r0, asr sl
    25cc:	andeq	r3, r0, ip, ror #5
    25d0:	andeq	r3, r0, r6, lsr r3
    25d4:	muleq	r0, r4, r2
    25d8:	andeq	r3, r0, r0, asr r3
    25dc:	andeq	r3, r0, r0, asr r3
    25e0:	andeq	r3, r0, ip, lsr #10
    25e4:	andeq	r3, r0, lr, lsl r2
    25e8:	andeq	r3, r0, r8, lsl #10
    25ec:	muleq	r0, ip, r4
    25f0:			; <UNDEFINED> instruction: 0x000031ba
    25f4:	andeq	r3, r0, lr, lsr #7
    25f8:	andeq	r3, r0, r4, lsr #7
    25fc:	andeq	r3, r0, r2, ror #2
    2600:	andeq	r3, r0, lr, lsl r2
    2604:	andeq	r3, r0, lr, lsl r2
    2608:	andeq	r3, r0, r0, lsr r3
    260c:	andeq	r3, r0, r8, ror #3
    2610:	ldrdeq	r3, [r0], -r8
    2614:	andeq	r3, r0, r4, asr r3
    2618:	andeq	r3, r0, r2, asr #1
    261c:	andeq	r3, r0, ip, lsl r3
    2620:	ldrdeq	r3, [r0], -r2
    2624:	andeq	r3, r0, lr, ror #5
    2628:	andeq	r3, r0, ip, lsr r3
    262c:	muleq	r0, r8, r2
    2630:	andeq	r3, r0, r4, ror #1
    2634:	bleq	3e778 <fchmod@plt+0x3cbd0>
    2638:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    263c:	strbtmi	fp, [sl], -r2, lsl #24
    2640:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2644:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2648:	ldrmi	sl, [sl], #776	; 0x308
    264c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2650:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2654:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2658:			; <UNDEFINED> instruction: 0xf85a4b06
    265c:	stmdami	r6, {r0, r1, ip, sp}
    2660:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2664:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2668:	b	1bc066c <fchmod@plt+0x1bbeac4>
    266c:	andeq	r4, r1, ip, ror r7
    2670:	ldrdeq	r0, [r0], -ip
    2674:	andeq	r0, r0, r0, lsl #4
    2678:	andeq	r0, r0, r8, lsl #4
    267c:	ldr	r3, [pc, #20]	; 2698 <fchmod@plt+0xaf0>
    2680:	ldr	r2, [pc, #20]	; 269c <fchmod@plt+0xaf4>
    2684:	add	r3, pc, r3
    2688:	ldr	r2, [r3, r2]
    268c:	cmp	r2, #0
    2690:	bxeq	lr
    2694:	b	1898 <__gmon_start__@plt>
    2698:	andeq	r4, r1, ip, asr r7
    269c:	strdeq	r0, [r0], -r8
    26a0:	blmi	1d46c0 <fchmod@plt+0x1d2b18>
    26a4:	bmi	1d388c <fchmod@plt+0x1d1ce4>
    26a8:	addmi	r4, r3, #2063597568	; 0x7b000000
    26ac:	andle	r4, r3, sl, ror r4
    26b0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    26b4:	ldrmi	fp, [r8, -r3, lsl #2]
    26b8:	svclt	0x00004770
    26bc:	andeq	r4, r1, r0, asr #28
    26c0:	andeq	r4, r1, ip, lsr lr
    26c4:	andeq	r4, r1, r8, lsr r7
    26c8:	andeq	r0, r0, r4, ror #3
    26cc:	stmdbmi	r9, {r3, fp, lr}
    26d0:	bmi	2538b8 <fchmod@plt+0x251d10>
    26d4:	bne	2538c0 <fchmod@plt+0x251d18>
    26d8:	svceq	0x00cb447a
    26dc:			; <UNDEFINED> instruction: 0x01a1eb03
    26e0:	andle	r1, r3, r9, asr #32
    26e4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    26e8:	ldrmi	fp, [r8, -r3, lsl #2]
    26ec:	svclt	0x00004770
    26f0:	andeq	r4, r1, r4, lsl lr
    26f4:	andeq	r4, r1, r0, lsl lr
    26f8:	andeq	r4, r1, ip, lsl #14
    26fc:	andeq	r0, r0, ip, lsl #4
    2700:	blmi	2afb28 <fchmod@plt+0x2adf80>
    2704:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2708:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    270c:	blmi	270cc0 <fchmod@plt+0x26f118>
    2710:	ldrdlt	r5, [r3, -r3]!
    2714:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2718:			; <UNDEFINED> instruction: 0xf7fe6818
    271c:			; <UNDEFINED> instruction: 0xf7ffefb8
    2720:	blmi	1c2624 <fchmod@plt+0x1c0a7c>
    2724:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2728:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    272c:	ldrdeq	r4, [r1], -lr
    2730:	ldrdeq	r4, [r1], -ip
    2734:	andeq	r0, r0, r0, ror #3
    2738:	andeq	r4, r1, sl, ror #17
    273c:			; <UNDEFINED> instruction: 0x00014dbe
    2740:	svclt	0x0000e7c4
    2744:	addlt	fp, r2, r0, lsl r5
    2748:			; <UNDEFINED> instruction: 0xf7ff4604
    274c:	and	lr, r2, r0, lsr r9
    2750:	svc	0x0090f7fe
    2754:			; <UNDEFINED> instruction: 0xf7feb150
    2758:	strtmi	lr, [r1], -ip, lsr #31
    275c:	mvnsle	r2, r0, lsl #16
    2760:			; <UNDEFINED> instruction: 0xf7fe9001
    2764:	stmdals	r1, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2768:	ldclt	0, cr11, [r0, #-8]
    276c:	ldrb	r2, [r7, r1]!
    2770:			; <UNDEFINED> instruction: 0x4605b570
    2774:	ldrbtmi	r4, [lr], #-3612	; 0xfffff1e4
    2778:	blmi	72f5c0 <fchmod@plt+0x72da18>
    277c:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    2780:	andcs	r4, r5, #442368	; 0x6c000
    2784:	ldrbtmi	r2, [r9], #-0
    2788:	svc	0x00dcf7fe
    278c:	tstcs	r1, r9, lsl fp
    2790:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    2794:	strtmi	r4, [r0], -r2, lsl #12
    2798:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    279c:	andcs	r4, r5, #360448	; 0x58000
    27a0:	ldrbtmi	r2, [r9], #-0
    27a4:	svc	0x00cef7fe
    27a8:			; <UNDEFINED> instruction: 0xf7ff4621
    27ac:	ldmdbmi	r3, {r1, r6, r7, r8, fp, sp, lr, pc}
    27b0:	andcs	r2, r0, r5, lsl #4
    27b4:			; <UNDEFINED> instruction: 0xf7fe4479
    27b8:	strtmi	lr, [r1], -r6, asr #31
    27bc:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    27c0:	andcs	r4, r5, #245760	; 0x3c000
    27c4:	ldrbtmi	r2, [r9], #-0
    27c8:	svc	0x00bcf7fe
    27cc:			; <UNDEFINED> instruction: 0xf7ff4621
    27d0:			; <UNDEFINED> instruction: 0x4621e9b0
    27d4:			; <UNDEFINED> instruction: 0xf7ff200a
    27d8:			; <UNDEFINED> instruction: 0x4628e95e
    27dc:	stm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    27e0:	ldmpl	r3!, {r3, r8, r9, fp, lr}^
    27e4:	bfi	r6, ip, (invalid: 16:11)
    27e8:	andeq	r4, r1, lr, ror #12
    27ec:	strdeq	r0, [r0], -r4
    27f0:	andeq	r2, r0, r2, ror #24
    27f4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    27f8:	andeq	r2, r0, lr, ror #24
    27fc:	andeq	r2, r0, r0, lsr #25
    2800:	andeq	r2, r0, sl, asr #25
    2804:	andeq	r0, r0, r4, lsl #4
    2808:			; <UNDEFINED> instruction: 0x4c2a4b29
    280c:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
    2810:	strlt	r7, [r0, #-2075]	; 0xfffff7e5
    2814:	stmdblt	r3!, {r0, r2, r7, ip, sp, pc}
    2818:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    281c:			; <UNDEFINED> instruction: 0xf7ff2001
    2820:			; <UNDEFINED> instruction: 0xf000e860
    2824:			; <UNDEFINED> instruction: 0x4605ffdf
    2828:	mvnsle	r2, r0, lsl #16
    282c:	andcs	r4, r5, #34816	; 0x8800
    2830:	stmiapl	r3!, {r1, r5, r8, fp, lr}^
    2834:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    2838:	svc	0x0084f7fe
    283c:	andls	r4, r2, r0, lsr #22
    2840:	stmiapl	r3!, {r0, r1, ip, pc}^
    2844:	movwls	r6, #10267	; 0x281b
    2848:			; <UNDEFINED> instruction: 0xff7af000
    284c:	blls	a9060 <fchmod@plt+0xa74b8>
    2850:	ldrtmi	r4, [r0], -r1, lsl #12
    2854:	mrscs	r9, (UNDEF: 17)
    2858:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    285c:	andcs	r4, r6, r9, lsr #12
    2860:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2864:			; <UNDEFINED> instruction: 0xf7feb1c8
    2868:			; <UNDEFINED> instruction: 0x4604ef7a
    286c:	ldmdbmi	r5, {r3, r5, r7, r8, ip, sp, pc}
    2870:	ldrbtmi	r2, [r9], #-6
    2874:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2878:			; <UNDEFINED> instruction: 0xff62f000
    287c:	tstcs	r1, r2, lsl sl
    2880:			; <UNDEFINED> instruction: 0x4603447a
    2884:			; <UNDEFINED> instruction: 0xf7ff2003
    2888:			; <UNDEFINED> instruction: 0x4621e8da
    288c:			; <UNDEFINED> instruction: 0xf7ff2006
    2890:			; <UNDEFINED> instruction: 0x4620e8dc
    2894:	svc	0x002cf7fe
    2898:			; <UNDEFINED> instruction: 0xf000e7be
    289c:	bmi	3025e8 <fchmod@plt+0x300a40>
    28a0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    28a4:	andcs	r4, r3, r3, lsl #12
    28a8:	stmia	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    28ac:	svclt	0x0000e7b4
    28b0:	ldrdeq	r4, [r1], -ip
    28b4:	ldrdeq	r4, [r1], -r6
    28b8:	strdeq	r0, [r0], -r4
    28bc:	andeq	r2, r0, r4, lsr #25
    28c0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    28c4:	andeq	r2, r0, r2, lsl #25
    28c8:	andeq	r2, r0, r8, ror ip
    28cc:	andeq	r2, r0, r6, asr ip
    28d0:			; <UNDEFINED> instruction: 0x212fb510
    28d4:			; <UNDEFINED> instruction: 0xf7ff4604
    28d8:	smlabtlt	r8, ip, r8, lr
    28dc:	ldclt	0, cr3, [r0, #-4]
    28e0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    28e4:	subcs	fp, r0, r8, lsl #10
    28e8:	stc2	0, cr15, [r2], {0}
    28ec:	andcs	r4, r0, #2048	; 0x800
    28f0:	andsvs	r4, r8, fp, ror r4
    28f4:	stclt	0, cr6, [r8, #-8]
    28f8:	strdeq	r6, [r1], -ip
    28fc:	svcmi	0x00f0e92d
    2900:	blmi	152eb24 <fchmod@plt+0x152cf7c>
    2904:	movwls	r4, #21627	; 0x547b
    2908:	rsble	r2, r8, r0, lsl #18
    290c:	strmi	r4, [r7], -sp, lsl #12
    2910:	svc	0x00f8f7fe
    2914:	ldrbtmi	r4, [lr], #-3664	; 0xfffff1b0
    2918:	strtmi	r4, [r8], -r4, lsl #12
    291c:	svc	0x00f2f7fe
    2920:	cfstrsne	mvf4, [r1], #16
    2924:	strcc	r9, [r1], #-260	; 0xfffffefc
    2928:			; <UNDEFINED> instruction: 0xf0004608
    292c:	strls	pc, [r1, -r1, ror #24]
    2930:			; <UNDEFINED> instruction: 0xf04f9904
    2934:	andcs	r3, r1, #-67108861	; 0xfc000003
    2938:	strls	r9, [r0], -r2, lsl #10
    293c:			; <UNDEFINED> instruction: 0xf7ff4607
    2940:	addmi	lr, r4, #40, 18	; 0xa0000
    2944:	teqcs	sp, r6, ror #2
    2948:			; <UNDEFINED> instruction: 0xf7fe4638
    294c:	stmdacs	r0, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2950:	blmi	10b6aa8 <fchmod@plt+0x10b4f00>
    2954:	bleq	1fd7dc <fchmod@plt+0x1fbc34>
    2958:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    295c:			; <UNDEFINED> instruction: 0xf1b8a800
    2960:	subsle	r0, r1, r0, lsl #30
    2964:	streq	pc, [r4], -sl, lsr #3
    2968:			; <UNDEFINED> instruction: 0xf8562400
    296c:	ldrbmi	r5, [sl], -r4, lsl #30
    2970:	b	13d4258 <fchmod@plt+0x13d26b0>
    2974:	strtmi	r0, [r9], -r4, lsl #19
    2978:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    297c:			; <UNDEFINED> instruction: 0xf815b928
    2980:	blcs	e9b4 <fchmod@plt+0xce0c>
    2984:	blcs	f725ec <fchmod@plt+0xf70a44>
    2988:	strcc	sp, [r1], #-45	; 0xffffffd3
    298c:	mvnle	r4, r4, asr #10
    2990:	stclne	13, cr4, [r3], #-204	; 0xffffff34
    2994:	ldrbtmi	r0, [sp], #-161	; 0xffffff5f
    2998:	ldreq	r6, [fp, -fp, rrx]
    299c:	tstcc	r4, r8, lsl pc
    29a0:	eorvc	pc, r4, sl, asr #16
    29a4:	movwcs	sp, #5
    29a8:	andcc	pc, r1, sl, asr #16
    29ac:	pop	{r0, r1, r2, ip, sp, pc}
    29b0:	usub8mi	r8, r0, r0
    29b4:			; <UNDEFINED> instruction: 0xf7fe3144
    29b8:			; <UNDEFINED> instruction: 0x4682eef0
    29bc:	eorsle	r2, r2, r0, lsl #16
    29c0:	blmi	a28ddc <fchmod@plt+0xa27234>
    29c4:	stmiapl	fp, {r1, r3, r5, fp, sp, lr}^
    29c8:	addsmi	r6, r1, #1638400	; 0x190000
    29cc:			; <UNDEFINED> instruction: 0xf8c3bf08
    29d0:	blmi	96a9d8 <fchmod@plt+0x968e30>
    29d4:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    29d8:	addeq	r6, r9, r8, lsl r0
    29dc:			; <UNDEFINED> instruction: 0xf000e7e3
    29e0:			; <UNDEFINED> instruction: 0x4607fc35
    29e4:	strtmi	lr, [r8], -pc, lsr #15
    29e8:	mcr	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    29ec:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
    29f0:			; <UNDEFINED> instruction: 0xf843681b
    29f4:	andlt	r7, r7, r9
    29f8:	svchi	0x00f0e8bd
    29fc:	andlt	r4, r7, r8, lsr r6
    2a00:	svcmi	0x00f0e8bd
    2a04:	mrclt	7, 3, APSR_nzcv, cr2, cr14, {7}
    2a08:	tstcs	r4, r1, lsl #4
    2a0c:			; <UNDEFINED> instruction: 0xf8ca605a
    2a10:	strb	r7, [r8, r0]
    2a14:	rsbcs	r4, r4, #22528	; 0x5800
    2a18:	ldmdami	r7, {r1, r2, r4, r8, fp, lr}
    2a1c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2a20:			; <UNDEFINED> instruction: 0xf7ff4478
    2a24:	ldmdbmi	r5, {r2, r3, r4, r5, r7, fp, sp, lr, pc}
    2a28:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2a2c:	mcr	7, 4, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2a30:	blmi	4e924c <fchmod@plt+0x4e76a4>
    2a34:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    2a38:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a3c:	movwcs	lr, #2517	; 0x9d5
    2a40:	rsbvs	r3, fp, r1, lsl #22
    2a44:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    2a48:	mrc	7, 2, APSR_nzcv, cr2, cr14, {7}
    2a4c:	ldrdge	lr, [r0, -r5]
    2a50:	str	r0, [r8, r9, lsl #1]!
    2a54:	andeq	r4, r1, r0, ror #9
    2a58:	andeq	r2, r0, sl, lsr pc
    2a5c:	muleq	r1, r4, fp
    2a60:	andeq	r6, r1, r6, asr fp
    2a64:	andeq	r0, r0, r0, lsl r2
    2a68:	andeq	r6, r1, r8, lsl fp
    2a6c:	strdeq	r6, [r1], -lr
    2a70:	andeq	r2, r0, r0, lsr #30
    2a74:	andeq	r2, r0, sl, lsr lr
    2a78:	andeq	r2, r0, r0, asr #28
    2a7c:	andeq	r2, r0, lr, asr #28
    2a80:	strdeq	r0, [r0], -r4
    2a84:	svcmi	0x00f0e92d
    2a88:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    2a8c:	blhi	bdf48 <fchmod@plt+0xbc3a0>
    2a90:	blmi	fd5390 <fchmod@plt+0xfd37e8>
    2a94:			; <UNDEFINED> instruction: 0xf2ad447a
    2a98:	ldmpl	r3, {r2, r3, r4, r8, sl, fp, lr}^
    2a9c:			; <UNDEFINED> instruction: 0xf8cd681b
    2aa0:			; <UNDEFINED> instruction: 0xf04f3414
    2aa4:	stclle	3, cr0, [r8, #-0]
    2aa8:			; <UNDEFINED> instruction: 0xf1a14b3a
    2aac:			; <UNDEFINED> instruction: 0xf8df0904
    2ab0:			; <UNDEFINED> instruction: 0xf04fa0e8
    2ab4:	ldrbtmi	r0, [fp], #-2817	; 0xfffff4ff
    2ab8:	blmi	e276cc <fchmod@plt+0xe25b24>
    2abc:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    2ac0:	bcc	43e2e8 <fchmod@plt+0x43c740>
    2ac4:	svcvs	0x0004f859
    2ac8:			; <UNDEFINED> instruction: 0xf7fe4630
    2acc:			; <UNDEFINED> instruction: 0xf5b0ef1c
    2ad0:	eorle	r6, pc, #128, 30	; 0x200
    2ad4:			; <UNDEFINED> instruction: 0x4630213d
    2ad8:	svc	0x001af7fe
    2adc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2ae0:			; <UNDEFINED> instruction: 0xf8dad03a
    2ae4:	ldrbmi	r4, [r5], -r0
    2ae8:	sub	fp, r8, r4, lsr #18
    2aec:	svcmi	0x0004f855
    2af0:	suble	r2, r4, r0, lsl #24
    2af4:			; <UNDEFINED> instruction: 0xf7fe4620
    2af8:	strtmi	lr, [r1], -r6, lsl #30
    2afc:	ldrtmi	r4, [r0], -r2, lsl #12
    2b00:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b04:	mvnsle	r2, r0, lsl #16
    2b08:	blne	fefedf24 <fchmod@plt+0xfefec37c>
    2b0c:	ldrtmi	r4, [r1], -r4, lsl #12
    2b10:	orrvs	pc, r0, #1325400064	; 0x4f000000
    2b14:			; <UNDEFINED> instruction: 0x4628463a
    2b18:	mrc	7, 0, APSR_nzcv, cr10, cr14, {7}
    2b1c:	bne	43e384 <fchmod@plt+0x43c7dc>
    2b20:	strtmi	r2, [r0], -r5, lsl #4
    2b24:			; <UNDEFINED> instruction: 0xf7fe55ec
    2b28:	strtmi	lr, [sl], -lr, lsl #28
    2b2c:	andcs	r4, r1, r1, lsl #12
    2b30:	svc	0x0042f7fe
    2b34:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    2b38:	bmi	677250 <fchmod@plt+0x6756a8>
    2b3c:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    2b40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2b44:	ldrcc	pc, [r4], #-2269	; 0xfffff723
    2b48:	tstle	sp, sl, asr r0
    2b4c:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
    2b50:	blhi	bde4c <fchmod@plt+0xbc2a4>
    2b54:	svchi	0x00f0e8bd
    2b58:			; <UNDEFINED> instruction: 0xac059a03
    2b5c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    2b60:	andlt	pc, r4, sp, asr #17
    2b64:			; <UNDEFINED> instruction: 0x46204619
    2b68:	andcs	r9, r1, #0, 4
    2b6c:			; <UNDEFINED> instruction: 0xf7ff4493
    2b70:			; <UNDEFINED> instruction: 0xf8d9e810
    2b74:	strtmi	r1, [r0], -r0
    2b78:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    2b7c:			; <UNDEFINED> instruction: 0x4630e7da
    2b80:			; <UNDEFINED> instruction: 0xf7ff2100
    2b84:			; <UNDEFINED> instruction: 0xe7d5febb
    2b88:	ldcl	7, cr15, [r4, #1016]!	; 0x3f8
    2b8c:	andeq	r4, r1, r0, asr r3
    2b90:	andeq	r0, r0, r8, ror #3
    2b94:	ldrdeq	r2, [r0], -sl
    2b98:	muleq	r1, r0, r5
    2b9c:	ldrdeq	r2, [r0], -r6
    2ba0:	andeq	r4, r1, r6, lsr #5
    2ba4:	mvnsmi	lr, #737280	; 0xb4000
    2ba8:	bmi	c55870 <fchmod@plt+0xc53cc8>
    2bac:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2bb0:			; <UNDEFINED> instruction: 0xf8d6681e
    2bb4:			; <UNDEFINED> instruction: 0xf1b99000
    2bb8:	suble	r0, r5, r0, lsl #30
    2bbc:	ldrsbthi	pc, [r4], pc	; <UNPREDICTABLE>
    2bc0:	ldrbtmi	r4, [r8], #1591	; 0x637
    2bc4:	ldrdmi	pc, [r0], -r8
    2bc8:	stmdblt	r4!, {r0, r2, r6, r9, sl, lr}
    2bcc:			; <UNDEFINED> instruction: 0xf855e047
    2bd0:	stccs	15, cr4, [r0], {4}
    2bd4:	strtmi	sp, [r0], -r3, asr #32
    2bd8:	mrc	7, 4, APSR_nzcv, cr4, cr14, {7}
    2bdc:	strmi	r4, [r2], -r1, lsr #12
    2be0:			; <UNDEFINED> instruction: 0xf7fe4648
    2be4:	stmdacs	r0, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    2be8:	ldmdavs	fp!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    2bec:			; <UNDEFINED> instruction: 0x463bb153
    2bf0:			; <UNDEFINED> instruction: 0xf843685a
    2bf4:	bcs	d80c <fchmod@plt+0xbc64>
    2bf8:			; <UNDEFINED> instruction: 0xf8d7d1fa
    2bfc:			; <UNDEFINED> instruction: 0xf1b99000
    2c00:	bicsle	r0, pc, r0, lsl #30
    2c04:	mvnslt	r6, r5, lsr r8
    2c08:	ldrbtmi	r4, [pc], #-3867	; 2c10 <fchmod@plt+0x1068>
    2c0c:			; <UNDEFINED> instruction: 0xf1076bbc
    2c10:	mvnslt	r0, r8, lsr r8
    2c14:			; <UNDEFINED> instruction: 0xf7fe4620
    2c18:			; <UNDEFINED> instruction: 0x4621ee76
    2c1c:	strtmi	r4, [r8], -r2, lsl #12
    2c20:	svc	0x008cf7fe
    2c24:	strmi	r2, [r3], -pc, lsr #2
    2c28:	ldmdblt	fp!, {r3, r5, r9, sl, lr}^
    2c2c:	mrc	7, 3, APSR_nzcv, cr0, cr14, {7}
    2c30:	ldmdavs	r3!, {r5, r6, r8, ip, sp, pc}
    2c34:	ldrtmi	fp, [r3], -r3, asr #2
    2c38:			; <UNDEFINED> instruction: 0xf843685a
    2c3c:	bcs	d854 <fchmod@plt+0xbcac>
    2c40:	ldmdavs	r5!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    2c44:	mvnle	r2, r0, lsl #26
    2c48:	mvnshi	lr, #12386304	; 0xbd0000
    2c4c:	svcmi	0x0004f858
    2c50:	bicsle	r2, pc, r0, lsl #24
    2c54:	svcpl	0x0004f856
    2c58:	bicsle	r2, r7, r0, lsl #26
    2c5c:			; <UNDEFINED> instruction: 0xf857e7f4
    2c60:			; <UNDEFINED> instruction: 0xf1b99f04
    2c64:			; <UNDEFINED> instruction: 0xd1ad0f00
    2c68:	svclt	0x0000e7cc
    2c6c:	andeq	r4, r1, r8, lsr r2
    2c70:	andeq	r0, r0, r0, lsl r2
    2c74:	andeq	r4, r1, sl, lsl #9
    2c78:	andeq	r4, r1, r2, asr #8
    2c7c:			; <UNDEFINED> instruction: 0xf7feb538
    2c80:	strmi	lr, [r4], -ip, lsl #26
    2c84:	stc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    2c88:	tstlt	ip, r5, lsl #12
    2c8c:	stmdblt	r3!, {r0, r1, r5, fp, ip, sp, lr}
    2c90:	pop	{r3, r5, r9, sl, lr}
    2c94:			; <UNDEFINED> instruction: 0xf0004038
    2c98:	strtmi	fp, [r0], -pc, lsl #20
    2c9c:			; <UNDEFINED> instruction: 0xf970f000
    2ca0:	rscsle	r2, r5, r0, lsl #16
    2ca4:	adcmi	r6, fp, #8585216	; 0x830000
    2ca8:	ldfltd	f5, [r8, #-968]!	; 0xfffffc38
    2cac:	andcs	r4, r4, r3, lsr sl
    2cb0:	ldrlt	r4, [r0, #-2867]	; 0xfffff4cd
    2cb4:	addlt	r4, r6, sl, ror r4
    2cb8:	andcs	r5, r0, #13828096	; 0xd30000
    2cbc:	strtmi	r4, [r1], -ip, ror #12
    2cc0:	movwls	r6, #22555	; 0x581b
    2cc4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2cc8:	stmib	sp, {r8, r9, sp}^
    2ccc:	stmib	sp, {r1, r8, r9, sp}^
    2cd0:			; <UNDEFINED> instruction: 0xf7fe2300
    2cd4:			; <UNDEFINED> instruction: 0x4621ecf4
    2cd8:			; <UNDEFINED> instruction: 0xf04f2009
    2cdc:			; <UNDEFINED> instruction: 0xf04f32ff
    2ce0:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    2ce4:	stmib	sp, {r1, r8, r9, sp}^
    2ce8:			; <UNDEFINED> instruction: 0xf7fe2300
    2cec:	strtmi	lr, [r1], -r8, ror #25
    2cf0:			; <UNDEFINED> instruction: 0xf7fe2000
    2cf4:	strtmi	lr, [r1], -r4, ror #25
    2cf8:			; <UNDEFINED> instruction: 0xf7fe2002
    2cfc:	strtmi	lr, [r1], -r0, ror #25
    2d00:			; <UNDEFINED> instruction: 0xf7fe2001
    2d04:			; <UNDEFINED> instruction: 0x4621ecdc
    2d08:			; <UNDEFINED> instruction: 0xf7fe2007
    2d0c:			; <UNDEFINED> instruction: 0x4621ecd8
    2d10:			; <UNDEFINED> instruction: 0xf7fe2005
    2d14:			; <UNDEFINED> instruction: 0x4621ecd4
    2d18:			; <UNDEFINED> instruction: 0xf7fe2003
    2d1c:	ldrdcs	lr, [r1, -r0]
    2d20:			; <UNDEFINED> instruction: 0xf7fe200e
    2d24:	tstcs	r1, r4, lsl #26
    2d28:			; <UNDEFINED> instruction: 0xf7fe4608
    2d2c:	tstcs	r1, r0, lsl #26
    2d30:			; <UNDEFINED> instruction: 0xf7fe2002
    2d34:	strdcs	lr, [r1, -ip]
    2d38:			; <UNDEFINED> instruction: 0xf7fe200d
    2d3c:	strdcs	lr, [r1, -r8]
    2d40:			; <UNDEFINED> instruction: 0xf7fe2003
    2d44:	strdcs	lr, [r1, -r4]
    2d48:			; <UNDEFINED> instruction: 0xf7fe200f
    2d4c:	strdcs	lr, [r1, -r0]
    2d50:			; <UNDEFINED> instruction: 0xf7fe2014
    2d54:	smlattcs	r1, ip, ip, lr
    2d58:			; <UNDEFINED> instruction: 0xf7fe2016
    2d5c:	eorscs	lr, pc, r8, ror #25
    2d60:	mcr	7, 6, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2d64:	blmi	195588 <fchmod@plt+0x1939e0>
    2d68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2d6c:	blls	15cddc <fchmod@plt+0x15b234>
    2d70:	qaddle	r4, sl, r1
    2d74:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
    2d78:	ldcl	7, cr15, [ip], #1016	; 0x3f8
    2d7c:	andeq	r4, r1, r0, lsr r1
    2d80:	andeq	r0, r0, r8, ror #3
    2d84:	andeq	r4, r1, ip, ror r0
    2d88:	svcmi	0x00f0e92d
    2d8c:	blmi	1c4a5cc <fchmod@plt+0x1c48a24>
    2d90:	ldrbtmi	fp, [fp], #-133	; 0xffffff7b
    2d94:	stclle	3, cr9, [ip, #-8]
    2d98:			; <UNDEFINED> instruction: 0x81bcf8df
    2d9c:	ldrmi	r4, [r4], -r2, lsl #13
    2da0:	ldrbtmi	r2, [r8], #1281	; 0x501
    2da4:	strtmi	r2, [r1], r0, lsl #14
    2da8:	bllt	140f00 <fchmod@plt+0x13f358>
    2dac:	ldrbmi	r4, [r8], -r1, asr #12
    2db0:	stcl	7, cr15, [r0], #-1016	; 0xfffffc08
    2db4:	ldrbmi	fp, [r8], -r8, lsr #2
    2db8:			; <UNDEFINED> instruction: 0xf7fe4651
    2dbc:			; <UNDEFINED> instruction: 0x462bec5c
    2dc0:	svccs	0x0000b928
    2dc4:	adcsmi	sp, r5, #56, 2
    2dc8:	suble	r4, sl, fp, lsr #12
    2dcc:	addsmi	r6, lr, #2555904	; 0x270000
    2dd0:	streq	pc, [r1, #-261]	; 0xfffffefb
    2dd4:	cmnlt	r7, #59136	; 0xe700
    2dd8:	ldcl	7, cr15, [r6, #1016]	; 0x3f8
    2ddc:			; <UNDEFINED> instruction: 0xf7fe4604
    2de0:			; <UNDEFINED> instruction: 0x4601edd4
    2de4:			; <UNDEFINED> instruction: 0xf7fe4620
    2de8:	stmdacs	r0, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}
    2dec:			; <UNDEFINED> instruction: 0xf7fed151
    2df0:			; <UNDEFINED> instruction: 0x4604ec78
    2df4:	ldcl	7, cr15, [r4], #-1016	; 0xfffffc08
    2df8:	strtmi	r4, [r0], -r1, lsl #12
    2dfc:	ldc	7, cr15, [sl, #1016]	; 0x3f8
    2e00:	stmdacs	r0, {r2, r9, sl, lr}
    2e04:	ldmdavc	fp!, {r0, r2, r6, r8, ip, lr, pc}
    2e08:			; <UNDEFINED> instruction: 0xf0402b2f
    2e0c:	strmi	r8, [r1], -sp, lsl #1
    2e10:			; <UNDEFINED> instruction: 0xf7fe4638
    2e14:			; <UNDEFINED> instruction: 0x4605edfc
    2e18:	cmnle	pc, r0, lsl #16
    2e1c:			; <UNDEFINED> instruction: 0xf7fe4638
    2e20:	strmi	lr, [r4], -lr, asr #25
    2e24:	cmnle	r3, r0, lsl #16
    2e28:			; <UNDEFINED> instruction: 0xf7fe4638
    2e2c:	stmdacs	r0, {r8, sl, fp, sp, lr, pc}
    2e30:	andlt	sp, r5, lr, asr #2
    2e34:	svchi	0x00f0e8bd
    2e38:	andcs	r9, r5, #2, 26	; 0x80
    2e3c:	andcs	r4, r0, r7, asr #22
    2e40:	stmiapl	fp!, {r0, r1, r2, r6, r8, fp, lr}^
    2e44:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2e48:	ldcl	7, cr15, [ip], #-1016	; 0xfffffc08
    2e4c:	tstcs	r1, r5, asr #22
    2e50:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2e54:	strtmi	r4, [r0], -r2, lsl #12
    2e58:	ldcl	7, cr15, [r2, #1016]	; 0x3f8
    2e5c:			; <UNDEFINED> instruction: 0xf7fe2003
    2e60:	cdpls	13, 0, cr14, cr2, cr0, {2}
    2e64:	blmi	f4b680 <fchmod@plt+0xf49ad8>
    2e68:	ldmdbmi	pc!, {r3, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    2e6c:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    2e70:			; <UNDEFINED> instruction: 0xf7fe681d
    2e74:	blmi	efe01c <fchmod@plt+0xefc474>
    2e78:			; <UNDEFINED> instruction: 0xf8d92101
    2e7c:	ldmpl	r3!, {lr}^
    2e80:	ldmdavs	fp, {sl, ip, pc}
    2e84:	strtmi	r4, [r8], -r2, lsl #12
    2e88:	ldc	7, cr15, [sl, #1016]!	; 0x3f8
    2e8c:			; <UNDEFINED> instruction: 0xf7fe2003
    2e90:	stcls	13, cr14, [r2, #-160]	; 0xffffff60
    2e94:	blmi	c4b6b0 <fchmod@plt+0xc49b08>
    2e98:	ldmdbmi	r4!, {sp}
    2e9c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    2ea0:			; <UNDEFINED> instruction: 0xf7fe681c
    2ea4:	blmi	bfdfec <fchmod@plt+0xbfc444>
    2ea8:	stmiapl	fp!, {r0, r1, ip, pc}^
    2eac:	movwls	r6, #10267	; 0x281b
    2eb0:	ldcl	7, cr15, [r8, #-1016]	; 0xfffffc08
    2eb4:			; <UNDEFINED> instruction: 0xf7fe6800
    2eb8:	ldmib	sp, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}^
    2ebc:	strmi	r3, [r1], -r2, lsl #4
    2ec0:	tstls	r0, r0, lsr #12
    2ec4:			; <UNDEFINED> instruction: 0xf7fe2101
    2ec8:	mulcs	r1, ip, sp
    2ecc:	stc	7, cr15, [r8, #-1016]	; 0xfffffc08
    2ed0:	strtmi	r4, [r0], -r7, lsr #18
    2ed4:	andcs	r4, r5, #33792	; 0x8400
    2ed8:	cfstrsls	mvf4, [r2, #-484]	; 0xfffffe1c
    2edc:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2ee0:	ldc	7, cr15, [r0], #-1016	; 0xfffffc08
    2ee4:	andls	r4, r3, pc, lsl fp
    2ee8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2eec:			; <UNDEFINED> instruction: 0xf7fe9302
    2ef0:	stmdavs	r0, {r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    2ef4:	ldc	7, cr15, [lr], #1016	; 0x3f8
    2ef8:	andcc	lr, r2, #3620864	; 0x374000
    2efc:	strtmi	r4, [r0], -r1, lsl #12
    2f00:	smlabtvc	r0, sp, r9, lr
    2f04:			; <UNDEFINED> instruction: 0xf7fe2101
    2f08:	andcs	lr, r3, ip, ror sp
    2f0c:	stcl	7, cr15, [r8], #1016	; 0x3f8
    2f10:			; <UNDEFINED> instruction: 0x46284918
    2f14:	andcs	r4, r5, #17408	; 0x4400
    2f18:			; <UNDEFINED> instruction: 0xe7de4479
    2f1c:			; <UNDEFINED> instruction: 0x46204916
    2f20:	andcs	r4, r5, #14336	; 0x3800
    2f24:			; <UNDEFINED> instruction: 0xe7d84479
    2f28:	andcs	r9, r5, #2, 26	; 0x80
    2f2c:	ldmdbmi	r3, {r0, r1, r3, r8, r9, fp, lr}
    2f30:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    2f34:			; <UNDEFINED> instruction: 0xf7fe681c
    2f38:	blmi	2bdf58 <fchmod@plt+0x2bc3b0>
    2f3c:	stmiapl	fp!, {r0, r8, sp}^
    2f40:	ldmdavs	fp, {r8, r9, sl, ip, pc}
    2f44:	strtmi	r4, [r0], -r2, lsl #12
    2f48:	ldcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    2f4c:			; <UNDEFINED> instruction: 0xf7fe2003
    2f50:	svclt	0x0000ecc8
    2f54:	andeq	r4, r1, r2, asr r0
    2f58:	andeq	r2, r0, r2, lsr #23
    2f5c:	strdeq	r0, [r0], -r4
    2f60:	andeq	r2, r0, r8, lsl #22
    2f64:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2f68:	strdeq	r2, [r0], -lr
    2f6c:	strdeq	r2, [r0], -r6
    2f70:	andeq	r2, r0, ip, asr fp
    2f74:	andeq	r2, r0, ip, ror #21
    2f78:			; <UNDEFINED> instruction: 0x00002ab4
    2f7c:	andeq	r2, r0, r6, lsl #21
    2f80:	blmi	1155898 <fchmod@plt+0x1153cf0>
    2f84:	push	{r1, r3, r4, r5, r6, sl, lr}
    2f88:			; <UNDEFINED> instruction: 0x46804ff0
    2f8c:	ldrdlt	r5, [r5], r3
    2f90:			; <UNDEFINED> instruction: 0xf8df201c
    2f94:	ldmdavs	fp, {r3, r8, sp, pc}
    2f98:			; <UNDEFINED> instruction: 0xf04f9303
    2f9c:			; <UNDEFINED> instruction: 0xf7fe0300
    2fa0:	ldrbtmi	lr, [sl], #3166	; 0xc5e
    2fa4:	rsble	r2, r5, r0, lsl #16
    2fa8:			; <UNDEFINED> instruction: 0xf10d2400
    2fac:	strmi	r0, [r7], -r8, lsl #18
    2fb0:	vst1.8	{d20-d22}, [pc :128], r6
    2fb4:	strtmi	r7, [r0], -r0, lsl #23
    2fb8:			; <UNDEFINED> instruction: 0x96024659
    2fbc:	bl	ffb40fbc <fchmod@plt+0xffb3f414>
    2fc0:			; <UNDEFINED> instruction: 0xb3284604
    2fc4:	stcl	7, cr15, [lr], {254}	; 0xfe
    2fc8:			; <UNDEFINED> instruction: 0x4622465b
    2fcc:	andvs	r4, r6, r9, lsr r6
    2fd0:			; <UNDEFINED> instruction: 0xf8cd4605
    2fd4:	strbmi	r9, [r0], -r0
    2fd8:	ldc	7, cr15, [r2], #1016	; 0x3f8
    2fdc:	blls	b1424 <fchmod@plt+0xaf87c>
    2fe0:	ldrhtle	r4, [fp], -fp
    2fe4:	blcs	89d098 <fchmod@plt+0x89b4f0>
    2fe8:			; <UNDEFINED> instruction: 0xf1bbd125
    2fec:	svclt	0x00384f80
    2ff0:	bleq	fe2fd934 <fchmod@plt+0xfe2fbd8c>
    2ff4:			; <UNDEFINED> instruction: 0xf1bbd3df
    2ff8:			; <UNDEFINED> instruction: 0xd01c3fff
    2ffc:	blcc	fffff140 <fchmod@plt+0xffffd598>
    3000:	ldrbmi	r4, [r9], -r0, lsr #12
    3004:			; <UNDEFINED> instruction: 0xf7fe9602
    3008:	strmi	lr, [r4], -r8, asr #23
    300c:	bicsle	r2, r9, r0, lsl #16
    3010:	andcs	r4, r5, #35840	; 0x8c00
    3014:			; <UNDEFINED> instruction: 0xf85a4923
    3018:	ldrbtmi	r3, [r9], #-3
    301c:			; <UNDEFINED> instruction: 0xf7fe681c
    3020:	blmi	87de70 <fchmod@plt+0x87c2c8>
    3024:			; <UNDEFINED> instruction: 0x4602447b
    3028:	strtmi	r2, [r0], -r1, lsl #2
    302c:	stcl	7, cr15, [r8], #1016	; 0x3f8
    3030:			; <UNDEFINED> instruction: 0xf7fe200d
    3034:			; <UNDEFINED> instruction: 0x4620ec56
    3038:			; <UNDEFINED> instruction: 0xf7fe2400
    303c:			; <UNDEFINED> instruction: 0x4638eb5a
    3040:	bl	15c1040 <fchmod@plt+0x15bf498>
    3044:	blmi	5158b0 <fchmod@plt+0x513d08>
    3048:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    304c:	blls	dd0bc <fchmod@plt+0xdb514>
    3050:	tstle	ip, sl, asr r0
    3054:	andlt	r4, r5, r0, lsr #12
    3058:	svchi	0x00f0e8bd
    305c:			; <UNDEFINED> instruction: 0xf0004638
    3060:	strmi	pc, [r3], -r7, lsl #24
    3064:	ldrmi	r4, [ip], -r0, lsr #12
    3068:	bl	10c1068 <fchmod@plt+0x10bf4c0>
    306c:			; <UNDEFINED> instruction: 0xf7fe4638
    3070:	strb	lr, [r7, r0, asr #22]!
    3074:	andcs	r4, r5, #10240	; 0x2800
    3078:			; <UNDEFINED> instruction: 0xf85a490d
    307c:	ldrbtmi	r3, [r9], #-3
    3080:			; <UNDEFINED> instruction: 0xf7fe681c
    3084:	blmi	2fde0c <fchmod@plt+0x2fc264>
    3088:			; <UNDEFINED> instruction: 0x4602447b
    308c:			; <UNDEFINED> instruction: 0xf7fee7cc
    3090:	svclt	0x0000eb72
    3094:	andeq	r3, r1, r0, ror #28
    3098:	andeq	r0, r0, r8, ror #3
    309c:	andeq	r3, r1, r2, asr #28
    30a0:	strdeq	r0, [r0], -r4
    30a4:	andeq	r2, r0, r6, asr #20
    30a8:	andeq	r2, r0, r0, asr sl
    30ac:	muleq	r1, ip, sp
    30b0:	andeq	r2, r0, r2, ror #19
    30b4:	andeq	r2, r0, ip, ror #19
    30b8:	blmi	11559d0 <fchmod@plt+0x1153e28>
    30bc:	push	{r1, r3, r4, r5, r6, sl, lr}
    30c0:			; <UNDEFINED> instruction: 0x46804ff0
    30c4:	ldrdlt	r5, [r5], r3
    30c8:			; <UNDEFINED> instruction: 0xf8df201c
    30cc:	ldmdavs	fp, {r3, r8, sp, pc}
    30d0:			; <UNDEFINED> instruction: 0xf04f9303
    30d4:			; <UNDEFINED> instruction: 0xf7fe0300
    30d8:	ldrbtmi	lr, [sl], #3010	; 0xbc2
    30dc:	rsble	r2, r5, r0, lsl #16
    30e0:			; <UNDEFINED> instruction: 0xf10d2400
    30e4:	strmi	r0, [r7], -r8, lsl #18
    30e8:	vst1.8	{d20-d22}, [pc :128], r6
    30ec:	strtmi	r7, [r0], -r0, lsl #23
    30f0:			; <UNDEFINED> instruction: 0x96024659
    30f4:	bl	14410f4 <fchmod@plt+0x143f54c>
    30f8:			; <UNDEFINED> instruction: 0xb3284604
    30fc:	ldc	7, cr15, [r2], #-1016	; 0xfffffc08
    3100:			; <UNDEFINED> instruction: 0x4622465b
    3104:	andvs	r4, r6, r9, lsr r6
    3108:			; <UNDEFINED> instruction: 0xf8cd4605
    310c:	strbmi	r9, [r0], -r0
    3110:	b	fe7c1110 <fchmod@plt+0xfe7bf568>
    3114:	blls	b155c <fchmod@plt+0xaf9b4>
    3118:	ldrhtle	r4, [fp], -fp
    311c:	blcs	89d1d0 <fchmod@plt+0x89b628>
    3120:			; <UNDEFINED> instruction: 0xf1bbd125
    3124:	svclt	0x00384f80
    3128:	bleq	fe2fda6c <fchmod@plt+0xfe2fbec4>
    312c:			; <UNDEFINED> instruction: 0xf1bbd3df
    3130:			; <UNDEFINED> instruction: 0xd01c3fff
    3134:	blcc	fffff278 <fchmod@plt+0xffffd6d0>
    3138:	ldrbmi	r4, [r9], -r0, lsr #12
    313c:			; <UNDEFINED> instruction: 0xf7fe9602
    3140:	strmi	lr, [r4], -ip, lsr #22
    3144:	bicsle	r2, r9, r0, lsl #16
    3148:	andcs	r4, r5, #35840	; 0x8c00
    314c:			; <UNDEFINED> instruction: 0xf85a4923
    3150:	ldrbtmi	r3, [r9], #-3
    3154:			; <UNDEFINED> instruction: 0xf7fe681c
    3158:	blmi	87dd38 <fchmod@plt+0x87c190>
    315c:			; <UNDEFINED> instruction: 0x4602447b
    3160:	strtmi	r2, [r0], -r1, lsl #2
    3164:	mcrr	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    3168:			; <UNDEFINED> instruction: 0xf7fe200d
    316c:			; <UNDEFINED> instruction: 0x4620ebba
    3170:			; <UNDEFINED> instruction: 0xf7fe2400
    3174:			; <UNDEFINED> instruction: 0x4638eabe
    3178:	b	feec1178 <fchmod@plt+0xfeebf5d0>
    317c:	blmi	5159e8 <fchmod@plt+0x513e40>
    3180:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3184:	blls	dd1f4 <fchmod@plt+0xdb64c>
    3188:	tstle	ip, sl, asr r0
    318c:	andlt	r4, r5, r0, lsr #12
    3190:	svchi	0x00f0e8bd
    3194:			; <UNDEFINED> instruction: 0xf0004638
    3198:	strmi	pc, [r3], -fp, ror #22
    319c:	ldrmi	r4, [ip], -r0, lsr #12
    31a0:	b	fe9c11a0 <fchmod@plt+0xfe9bf5f8>
    31a4:			; <UNDEFINED> instruction: 0xf7fe4638
    31a8:	strb	lr, [r7, r4, lsr #21]!
    31ac:	andcs	r4, r5, #10240	; 0x2800
    31b0:			; <UNDEFINED> instruction: 0xf85a490d
    31b4:	ldrbtmi	r3, [r9], #-3
    31b8:			; <UNDEFINED> instruction: 0xf7fe681c
    31bc:	blmi	2fdcd4 <fchmod@plt+0x2fc12c>
    31c0:			; <UNDEFINED> instruction: 0x4602447b
    31c4:			; <UNDEFINED> instruction: 0xf7fee7cc
    31c8:	svclt	0x0000ead6
    31cc:	andeq	r3, r1, r8, lsr #26
    31d0:	andeq	r0, r0, r8, ror #3
    31d4:	andeq	r3, r1, sl, lsl #26
    31d8:	strdeq	r0, [r0], -r4
    31dc:	andeq	r2, r0, lr, lsl #18
    31e0:	andeq	r2, r0, r4, lsr #18
    31e4:	andeq	r3, r1, r4, ror #24
    31e8:	andeq	r2, r0, sl, lsr #17
    31ec:	andeq	r2, r0, r0, asr #17
    31f0:	addlt	fp, r5, r0, lsr r5
    31f4:	bl	cc11f4 <fchmod@plt+0xcbf64c>
    31f8:	ldrbtmi	r4, [ip], #-3088	; 0xfffff3f0
    31fc:	andlt	fp, r5, r8, lsl #2
    3200:	blmi	3f26c8 <fchmod@plt+0x3f0b20>
    3204:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    3208:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    320c:			; <UNDEFINED> instruction: 0xf7fe681d
    3210:	blmi	37dc80 <fchmod@plt+0x37c0d8>
    3214:	stmiapl	r3!, {r0, r1, ip, pc}^
    3218:	movwls	r6, #10267	; 0x281b
    321c:	bl	fe8c121c <fchmod@plt+0xfe8bf674>
    3220:			; <UNDEFINED> instruction: 0xf7fe6800
    3224:	ldmib	sp, {r3, r5, r8, r9, fp, sp, lr, pc}^
    3228:	strmi	r3, [r1], -r2, lsl #4
    322c:	tstls	r0, r8, lsr #12
    3230:			; <UNDEFINED> instruction: 0xf7fe2101
    3234:	andcs	lr, sp, r6, ror #23
    3238:	bl	14c1238 <fchmod@plt+0x14bf690>
    323c:	andeq	r3, r1, sl, ror #23
    3240:	strdeq	r0, [r0], -r4
    3244:	andeq	r2, r0, r2, lsl #17
    3248:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    324c:	addlt	fp, r3, r0, lsl #10
    3250:			; <UNDEFINED> instruction: 0xf7fe9001
    3254:	andcc	lr, r1, r8, asr fp
    3258:			; <UNDEFINED> instruction: 0xffcaf7ff
    325c:	andlt	r9, r3, r1, lsl #18
    3260:	bl	1413dc <fchmod@plt+0x13f834>
    3264:	blt	ff6c1264 <fchmod@plt+0xff6bf6bc>
    3268:	ldrblt	fp, [r8, #776]!	; 0x308
    326c:	stmdavc	r4, {r1, r2, r9, sl, lr}
    3270:			; <UNDEFINED> instruction: 0x460fb1dc
    3274:	strtmi	r4, [r1], -r5, lsl #12
    3278:			; <UNDEFINED> instruction: 0xf815e002
    327c:	teqlt	r9, r1, lsl #30
    3280:			; <UNDEFINED> instruction: 0xf7fe4638
    3284:	stmdacs	r0, {r1, r2, r6, r8, r9, fp, sp, lr, pc}
    3288:			; <UNDEFINED> instruction: 0xf04fd0f7
    328c:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    3290:	bl	6c1290 <fchmod@plt+0x6bf6e8>
    3294:	and	r6, r2, r2, lsl #16
    3298:	svcmi	0x0001f816
    329c:			; <UNDEFINED> instruction: 0xf832b12c
    32a0:	ldrbeq	r3, [fp], #-20	; 0xffffffec
    32a4:	strdcs	sp, [r1], -r8
    32a8:			; <UNDEFINED> instruction: 0x4620bdf8
    32ac:			; <UNDEFINED> instruction: 0xf04fbdf8
    32b0:			; <UNDEFINED> instruction: 0x477030ff
    32b4:			; <UNDEFINED> instruction: 0x460eb5f0
    32b8:	adcslt	r4, r7, r0, lsr sp
    32bc:	mcrcs	12, 6, r4, cr8, cr0, {1}
    32c0:	ldmdbmi	r0!, {r0, r2, r3, r4, r5, r6, sl, lr}
    32c4:	strmi	r4, [r7], -r3, lsl #12
    32c8:	ldrbtmi	r5, [r9], #-2348	; 0xfffff6d4
    32cc:	andeq	pc, r1, pc, asr #32
    32d0:	strbcs	fp, [r8], r8, lsr #30
    32d4:	ldrtls	r6, [r5], #-2084	; 0xfffff7dc
    32d8:	streq	pc, [r0], #-79	; 0xffffffb1
    32dc:			; <UNDEFINED> instruction: 0xf7fe4c2a
    32e0:	blmi	abe098 <fchmod@plt+0xabc4f0>
    32e4:	cfstrsge	mvf4, [r3, #-496]	; 0xfffffe10
    32e8:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    32ec:	ldmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    32f0:	ldrtmi	r4, [r2], -r7, lsr #22
    32f4:	biccs	r4, r8, r8, lsr #12
    32f8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    32fc:	bl	1a412fc <fchmod@plt+0x1a3f754>
    3300:	andle	r4, r9, r5, lsl #5
    3304:	blmi	795b98 <fchmod@plt+0x793ff0>
    3308:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    330c:	blls	d5d37c <fchmod@plt+0xd5b7d4>
    3310:	teqle	r0, sl, asr r0
    3314:	ldcllt	0, cr11, [r0, #220]!	; 0xdc
    3318:			; <UNDEFINED> instruction: 0xf7fe210a
    331c:			; <UNDEFINED> instruction: 0x4604eafa
    3320:	rscle	r2, pc, r0, lsl #16
    3324:	andvc	r2, r3, r0, lsl #6
    3328:	mulcs	ip, sp, r8
    332c:	bcs	27b38 <fchmod@plt+0x25f90>
    3330:			; <UNDEFINED> instruction: 0xf7fed0e8
    3334:	bls	7de64 <fchmod@plt+0x7c2bc>
    3338:	stmdavs	r0, {r0, r1, r5, r6, r9, sl, fp, ip}
    333c:	ldmdavc	ip, {r0, r2, sp, lr, pc}
    3340:			; <UNDEFINED> instruction: 0xf8303b01
    3344:	strteq	r4, [r4], #20
    3348:	adcmi	sp, fp, #8388608	; 0x800000
    334c:	rscsle	r4, r6, #26214400	; 0x1900000
    3350:	subvc	r2, fp, r0, lsl #6
    3354:			; <UNDEFINED> instruction: 0xf815e002
    3358:	tstlt	sl, r1, lsl #30
    335c:	andscc	pc, r2, r0, lsr r8	; <UNPREDICTABLE>
    3360:	ldrbtle	r0, [r8], #1179	; 0x49b
    3364:	strtmi	r3, [r9], -r1, lsl #28
    3368:			; <UNDEFINED> instruction: 0x46324638
    336c:	bl	64136c <fchmod@plt+0x63f7c4>
    3370:	ldrpl	r2, [fp, #768]!	; 0x300
    3374:			; <UNDEFINED> instruction: 0xf7fee7c6
    3378:	svclt	0x0000e9fe
    337c:	andeq	r3, r1, r4, lsr #22
    3380:	andeq	r0, r0, r8, ror #3
    3384:	andeq	r2, r0, r6, ror #15
    3388:	andeq	r3, r1, r0, lsl #22
    338c:	andeq	r0, r0, r4, lsl #4
    3390:	strdeq	r0, [r0], -ip
    3394:	ldrdeq	r3, [r1], -ip
    3398:	mvnsmi	lr, sp, lsr #18
    339c:	cdpmi	0, 4, cr11, cr5, cr10, {4}
    33a0:	andls	sl, r7, r3, lsl #22
    33a4:	stmdami	r4, {r2, r9, fp, sp, pc}^
    33a8:	cfstrdmi	mvd4, [r4, #-504]	; 0xfffffe08
    33ac:	mcrrmi	9, 0, sl, r4, cr5	; <UNPREDICTABLE>
    33b0:	ldrbtmi	r5, [sp], #-2096	; 0xfffff7d0
    33b4:	mcrmi	4, 2, r4, cr3, cr12, {3}
    33b8:	andls	r6, r9, r0, lsl #16
    33bc:	andeq	pc, r0, pc, asr #32
    33c0:	strls	r4, [r5, #-2113]	; 0xfffff7bf
    33c4:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    33c8:	strls	r9, [r8, #-1030]	; 0xfffffbfa
    33cc:	strls	r4, [r4, #-1150]	; 0xfffffb82
    33d0:	ldc2l	0, cr15, [r6], {0}
    33d4:			; <UNDEFINED> instruction: 0x9c03b9f0
    33d8:	strcs	pc, [r7, #-964]	; 0xfffffc3c
    33dc:	ldrbteq	pc, [pc], #-20	; 33e4 <fchmod@plt+0x183c>	; <UNPREDICTABLE>
    33e0:	stfcsd	f5, [r1, #-176]	; 0xffffff50
    33e4:	ldclcs	15, cr11, [pc, #-96]!	; 338c <fchmod@plt+0x17e4>
    33e8:	movwcs	fp, #7948	; 0x1f0c
    33ec:			; <UNDEFINED> instruction: 0xf0832300
    33f0:	stccs	3, cr0, [r0, #-4]
    33f4:	movwcs	fp, #3848	; 0xf08
    33f8:	teqle	r6, r0, lsl #22
    33fc:	blmi	b95cd0 <fchmod@plt+0xb94128>
    3400:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3404:	blls	25d474 <fchmod@plt+0x25b8cc>
    3408:	cmple	r0, sl, asr r0
    340c:	andlt	r4, sl, r0, lsr #12
    3410:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3414:	strtmi	r4, [r8], -lr, lsr #22
    3418:	andcs	r4, r5, #753664	; 0xb8000
    341c:	ldrbtcc	pc, [pc], #79	; 3424 <fchmod@plt+0x187c>	; <UNPREDICTABLE>
    3420:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    3424:			; <UNDEFINED> instruction: 0xf7fe681d
    3428:	blmi	afda68 <fchmod@plt+0xafbec0>
    342c:	ldmpl	r3!, {r0, r8, sp}^
    3430:			; <UNDEFINED> instruction: 0x4602681b
    3434:			; <UNDEFINED> instruction: 0xf7fe4628
    3438:	ldrb	lr, [pc, r4, ror #21]
    343c:	andcs	r4, r5, #36, 22	; 0x9000
    3440:			; <UNDEFINED> instruction: 0xf04f4926
    3444:	ldmpl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}^
    3448:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    344c:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3450:	blls	d58dc <fchmod@plt+0xd3d34>
    3454:	cmneq	pc, #3	; <UNPREDICTABLE>
    3458:	strtmi	r4, [r8], -r2, lsl #12
    345c:	tstcs	r1, r5, ror r8
    3460:	stmdavs	fp!, {r8, r9, ip, pc}
    3464:	b	ff341464 <fchmod@plt+0xff33f8bc>
    3468:	blmi	67d390 <fchmod@plt+0x67b7e8>
    346c:	ldmdbmi	ip, {r0, r2, r9, sp}
    3470:	ldrbtmi	r5, [r9], #-2295	; 0xfffff709
    3474:	ldrdhi	pc, [r0], -r7
    3478:	stmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    347c:	tstcs	r1, r6, lsl fp
    3480:	strls	r5, [r0, #-2294]	; 0xfffff70a
    3484:			; <UNDEFINED> instruction: 0x46026833
    3488:			; <UNDEFINED> instruction: 0xf7fe4640
    348c:	ldmdbmi	r5, {r1, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    3490:	andcs	r4, r5, #32, 12	; 0x2000000
    3494:	ldmdavs	sp!, {r0, r3, r4, r5, r6, sl, lr}
    3498:	ldmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    349c:	tstcs	r1, r3, lsr r8
    34a0:	ldrbtcc	pc, [pc], #79	; 34a8 <fchmod@plt+0x1900>	; <UNPREDICTABLE>
    34a4:	strtmi	r4, [r8], -r2, lsl #12
    34a8:	b	feac14a8 <fchmod@plt+0xfeabf900>
    34ac:			; <UNDEFINED> instruction: 0xf7fee7a6
    34b0:	svclt	0x0000e962
    34b4:	andeq	r3, r1, ip, lsr sl
    34b8:	andeq	r0, r0, r8, ror #3
    34bc:	andeq	r2, r0, sl, lsl #14
    34c0:	andeq	r2, r0, r0, lsl r7
    34c4:	andeq	r3, r1, r8, lsl sl
    34c8:	andeq	r2, r0, r2, lsl #14
    34cc:	andeq	r3, r1, r4, ror #19
    34d0:	strdeq	r0, [r0], -r4
    34d4:			; <UNDEFINED> instruction: 0x000026b6
    34d8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    34dc:			; <UNDEFINED> instruction: 0x000026b8
    34e0:	andeq	r2, r0, r2, asr #13
    34e4:	andeq	r2, r0, r4, asr #12
    34e8:	blmi	1615a4c <fchmod@plt+0x1613ea4>
    34ec:	bmi	16146d8 <fchmod@plt+0x1612b30>
    34f0:	mvnsmi	lr, sp, lsr #18
    34f4:	stmiapl	fp, {r3, r7, ip, sp, pc}^
    34f8:	andcs	r4, r4, r6, lsl #12
    34fc:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    3500:			; <UNDEFINED> instruction: 0xf04f9307
    3504:	movwcs	r0, #768	; 0x300
    3508:	movwcs	lr, #18893	; 0x49cd
    350c:	movwls	r9, #13062	; 0x3306
    3510:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3514:	ldrbtmi	r4, [pc], #-3919	; 351c <fchmod@plt+0x1974>
    3518:			; <UNDEFINED> instruction: 0xf0002800
    351c:			; <UNDEFINED> instruction: 0x232d808f
    3520:	ldrbeq	r7, [r3, r3]!
    3524:	streq	pc, [r2, #-6]
    3528:	strble	r4, [r2, #-1540]	; 0xfffff9fc
    352c:	subvc	r2, r3, r5, asr r3
    3530:	cmple	r4, r0, lsl #26
    3534:	stmdami	r8, {r0, r2, r7, ip, sp, lr}^
    3538:	bge	ee148 <fchmod@plt+0xec5a0>
    353c:	ldrbtmi	sl, [r8], #-2308	; 0xfffff6fc
    3540:			; <UNDEFINED> instruction: 0xf0009405
    3544:			; <UNDEFINED> instruction: 0x4603fc1d
    3548:	ldrmi	r4, [ip], -r0, lsr #12
    354c:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3550:	cmple	r7, r0, lsl #24
    3554:			; <UNDEFINED> instruction: 0xf3c59d02
    3558:			; <UNDEFINED> instruction: 0xf0152607
    355c:	cmple	r5, pc, ror r5
    3560:	svclt	0x00182e00
    3564:	eorle	r2, r7, pc, ror lr
    3568:	andcs	r4, r5, #60, 22	; 0xf000
    356c:			; <UNDEFINED> instruction: 0x4628493c
    3570:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    3574:			; <UNDEFINED> instruction: 0xf8d84479
    3578:			; <UNDEFINED> instruction: 0xf7fe4000
    357c:	blmi	e7d914 <fchmod@plt+0xe7bd6c>
    3580:	strmi	r2, [r2], -r1, lsl #2
    3584:	ldmpl	ip!, {r5, r9, sl, lr}^
    3588:	stmdavs	r3!, {r9, sl, ip, pc}
    358c:	b	e4158c <fchmod@plt+0xe3f9e4>
    3590:			; <UNDEFINED> instruction: 0x46284935
    3594:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3598:	ldrdvs	pc, [r0], -r8
    359c:	ldm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    35a0:	tstcs	r1, r3, lsr #16
    35a4:	ldrbcc	pc, [pc, #79]!	; 35fb <fchmod@plt+0x1a53>	; <UNPREDICTABLE>
    35a8:	ldrtmi	r4, [r0], -r2, lsl #12
    35ac:	b	a415ac <fchmod@plt+0xa3fa04>
    35b0:	stmdblt	sp!, {r1, sp, lr, pc}^
    35b4:	ldm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35b8:	blmi	915e70 <fchmod@plt+0x9142c8>
    35bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    35c0:	blls	1dd630 <fchmod@plt+0x1dba88>
    35c4:	teqle	ip, sl, asr r0
    35c8:	andlt	r4, r8, r8, lsr #12
    35cc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    35d0:	andcs	r2, r1, #134217728	; 0x8000000
    35d4:	strtpl	r2, [r1], #327	; 0x147
    35d8:	strbtpl	r2, [r2], #512	; 0x200
    35dc:	movwcs	lr, #14251	; 0x37ab
    35e0:	ldrb	r2, [r7, r2, lsl #4]!
    35e4:	andcs	r4, r5, #29696	; 0x7400
    35e8:	andcs	r4, r0, r1, lsr #18
    35ec:	ldrbcc	pc, [pc, #79]!	; 3643 <fchmod@plt+0x1a9b>	; <UNPREDICTABLE>
    35f0:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    35f4:			; <UNDEFINED> instruction: 0xf7fe681c
    35f8:	blmi	6bd898 <fchmod@plt+0x6bbcf0>
    35fc:	ldmpl	fp!, {r0, r8, sp}^
    3600:			; <UNDEFINED> instruction: 0x4602681b
    3604:			; <UNDEFINED> instruction: 0xf7fe4620
    3608:			; <UNDEFINED> instruction: 0xe7d5e9fc
    360c:			; <UNDEFINED> instruction: 0x46204b13
    3610:	andcs	r4, r5, #24, 18	; 0x60000
    3614:	ldrbcc	pc, [pc, #79]!	; 366b <fchmod@plt+0x1ac3>	; <UNPREDICTABLE>
    3618:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    361c:			; <UNDEFINED> instruction: 0xf7fe681c
    3620:	ldmdbmi	r0, {r1, r4, r7, fp, sp, lr, pc}
    3624:			; <UNDEFINED> instruction: 0xf0039b02
    3628:			; <UNDEFINED> instruction: 0x4602037f
    362c:	ldmdapl	ip!, {r5, r9, sl, lr}^
    3630:	movwls	r2, #257	; 0x101
    3634:			; <UNDEFINED> instruction: 0xf7fe6823
    3638:	ldr	lr, [sp, r4, ror #19]!
    363c:	ldrbcc	pc, [pc, #79]!	; 3693 <fchmod@plt+0x1aeb>	; <UNPREDICTABLE>
    3640:			; <UNDEFINED> instruction: 0xf7fee7ba
    3644:	svclt	0x0000e898
    3648:	strdeq	r3, [r1], -r8
    364c:	andeq	r0, r0, r8, ror #3
    3650:	andeq	r2, r0, r8, asr r6
    3654:	andeq	r3, r1, lr, asr #17
    3658:	andeq	r2, r0, r2, lsr #12
    365c:	strdeq	r0, [r0], -r4
    3660:	andeq	r2, r0, r0, ror #12
    3664:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3668:	ldrdeq	r2, [r0], -lr
    366c:	andeq	r3, r1, r8, lsr #16
    3670:	andeq	r2, r0, r2, lsl #11
    3674:	andeq	r2, r0, r2, lsl #11
    3678:	ldrbmi	r6, [r0, -r0, lsl #16]!
    367c:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
    3680:	stmdavs	sl, {r0, r1, r3, r5, r6, r8, ip, sp, pc}
    3684:	teqlt	sl, r2, asr r8
    3688:	ldmvs	r3, {r0, r3, r4, r7, fp, sp, lr}
    368c:	movwle	r4, #12953	; 0x3299
    3690:	andcs	fp, r1, ip, lsl #31
    3694:	ldrbmi	r2, [r0, -r0]!
    3698:	rscscc	pc, pc, pc, asr #32
    369c:	andcs	r4, r1, r0, ror r7
    36a0:	svclt	0x00004770
    36a4:	eorsle	r2, r7, r0, lsl #16
    36a8:			; <UNDEFINED> instruction: 0x460db530
    36ac:	addlt	r4, r3, ip, lsl r9
    36b0:	stmdavs	r0, {r2, r9, sl, lr}
    36b4:	tstls	r1, r9, ror r4
    36b8:	ldc2l	7, cr15, [r6, #1020]	; 0x3fc
    36bc:	eorle	r3, r8, r1
    36c0:	stmdavs	r0!, {r0, r8, fp, ip, pc}^
    36c4:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
    36c8:	eorle	r3, r2, r1
    36cc:	movwcc	r6, #6307	; 0x18a3
    36d0:	stmiavs	r3!, {r0, r1, r2, r3, r4, ip, lr, pc}^
    36d4:	andsle	r3, ip, r1, lsl #6
    36d8:	stmdbvs	r0!, {r0, r8, fp, ip, pc}
    36dc:	stc2l	7, cr15, [r4, #1020]	; 0x3fc
    36e0:	andsle	r3, r6, r1
    36e4:	stmdbvs	r0!, {r0, r8, fp, ip, pc}^
    36e8:	ldc2	7, cr15, [lr, #1020]!	; 0x3fc
    36ec:	andsle	r3, r0, r1
    36f0:	stmibvs	r0!, {r0, r8, fp, ip, pc}
    36f4:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
    36f8:	andle	r3, sl, r1
    36fc:	strtmi	r4, [r0], -r9, lsr #12
    3700:	ldm	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3704:			; <UNDEFINED> instruction: 0xf04f3001
    3708:	svclt	0x001830ff
    370c:	andlt	r2, r3, r0
    3710:			; <UNDEFINED> instruction: 0xf04fbd30
    3714:	udf	#41743	; 0xa30f
    3718:	rscscc	pc, pc, pc, asr #32
    371c:	svclt	0x00004770
    3720:	andeq	r1, r0, r8, asr sp
    3724:	blt	fef3f72c <fchmod@plt+0xfef3db84>
    3728:	stmlt	r2, {ip, sp, lr, pc}
    372c:	stmialt	r0!, {ip, sp, lr, pc}
    3730:	stmdami	r2, {r0, r9, sl, lr}
    3734:			; <UNDEFINED> instruction: 0xf0014478
    3738:	svclt	0x0000b831
    373c:	andeq	r3, r1, r4, lsl #19
    3740:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    3744:	svclt	0x00004770
    3748:	andeq	r3, r1, r6, ror r9
    374c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    3750:	stmdalt	r8, {r0, ip, sp, lr, pc}^
    3754:	andeq	r3, r1, sl, ror #18
    3758:	stmdami	r2, {r0, r9, sl, lr}
    375c:			; <UNDEFINED> instruction: 0xf0014478
    3760:	svclt	0x0000b8b1
    3764:	andeq	r3, r1, ip, asr r9
    3768:	stmdami	r2, {r0, r9, sl, lr}
    376c:			; <UNDEFINED> instruction: 0xf0014478
    3770:	svclt	0x0000bd01
    3774:	andeq	r3, r1, ip, asr #18
    3778:			; <UNDEFINED> instruction: 0x4604b538
    377c:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    3780:			; <UNDEFINED> instruction: 0x461d4618
    3784:	ldc2	0, cr15, [sl, #-4]
    3788:	stmvs	r3, {r1, sp, lr, pc}
    378c:	andle	r4, r4, r3, lsr #5
    3790:			; <UNDEFINED> instruction: 0xf0014628
    3794:	stmdacs	r0, {r0, r1, r2, r5, r8, sl, fp, ip, sp, lr, pc}
    3798:	ldfltd	f5, [r8, #-988]!	; 0xfffffc24
    379c:	andeq	r3, r1, sl, lsr r9
    37a0:	stmdami	r2, {r0, r9, sl, lr}
    37a4:			; <UNDEFINED> instruction: 0xf0014478
    37a8:	svclt	0x0000bb21
    37ac:	andeq	r3, r1, r4, lsl r9
    37b0:	stmdami	r2, {r0, r9, sl, lr}
    37b4:			; <UNDEFINED> instruction: 0xf0014478
    37b8:	svclt	0x0000bc61
    37bc:	andeq	r3, r1, r4, lsl #18
    37c0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    37c4:	ldcllt	0, cr15, [sl], #4
    37c8:	strdeq	r3, [r1], -r6
    37cc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    37d0:	stclt	0, cr15, [r8, #-4]
    37d4:	andeq	r3, r1, sl, ror #17
    37d8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    37dc:	blt	fe2bf7e8 <fchmod@plt+0xfe2bdc40>
    37e0:	ldrdeq	r3, [r1], -lr
    37e4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    37e8:	blt	fe5bf7f4 <fchmod@plt+0xfe5bdc4c>
    37ec:	ldrdeq	r3, [r1], -r2
    37f0:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    37f4:	ldreq	pc, [r8], #-2259	; 0xfffff72d
    37f8:	svclt	0x00004770
    37fc:	andeq	r3, r1, r6, asr #17
    3800:	stmdami	r2, {r0, r9, sl, lr}
    3804:			; <UNDEFINED> instruction: 0xf0014478
    3808:	svclt	0x0000bc17
    380c:			; <UNDEFINED> instruction: 0x000138b4
    3810:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    3814:	svclt	0x00004770
    3818:	andeq	r3, r1, r6, lsr #17
    381c:	stmdami	r3, {r1, r8, fp, lr}
    3820:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3824:	ldmdblt	ip!, {r0, ip, sp, lr, pc}^
    3828:			; <UNDEFINED> instruction: 0xfffffe59
    382c:	muleq	r1, r6, r8
    3830:			; <UNDEFINED> instruction: 0x4604b538
    3834:			; <UNDEFINED> instruction: 0xf7fd6800
    3838:	stmdavs	r5!, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    383c:			; <UNDEFINED> instruction: 0x4628b155
    3840:	stmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3844:	strmi	r2, [r2], -r0, lsl #2
    3848:			; <UNDEFINED> instruction: 0xf7fe4628
    384c:	stmdavs	r0!, {r2, r5, r7, fp, sp, lr, pc}^
    3850:	svc	0x004ef7fd
    3854:			; <UNDEFINED> instruction: 0xf7fd6920
    3858:	stmdbvs	r0!, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}^
    385c:	svc	0x0048f7fd
    3860:			; <UNDEFINED> instruction: 0xf7fd69a0
    3864:	strtmi	lr, [r0], -r6, asr #30
    3868:	ldrhtmi	lr, [r8], -sp
    386c:	svclt	0x003ef7fd
    3870:	tstcs	r1, r8, lsr r5
    3874:	andscs	r4, ip, r5, lsl #12
    3878:	mcr	7, 7, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    387c:	movwlt	r4, #34308	; 0x8604
    3880:	movwcs	lr, #10709	; 0x29d5
    3884:	stmib	r4, {r3, r5, fp, sp, lr}^
    3888:			; <UNDEFINED> instruction: 0xf7fd2302
    388c:	strmi	lr, [r3], -r8, ror #30
    3890:	biclt	r6, r8, r0, lsr #32
    3894:			; <UNDEFINED> instruction: 0xf7fd6868
    3898:	strmi	lr, [r3], -r2, ror #30
    389c:	orrslt	r6, r8, r0, rrx
    38a0:			; <UNDEFINED> instruction: 0xf7fd6928
    38a4:			; <UNDEFINED> instruction: 0x4603ef5c
    38a8:	cmnlt	r8, r0, lsr #2
    38ac:			; <UNDEFINED> instruction: 0xf7fd6968
    38b0:			; <UNDEFINED> instruction: 0x4603ef56
    38b4:	teqlt	r8, r0, ror #2
    38b8:			; <UNDEFINED> instruction: 0xf7fd69a8
    38bc:			; <UNDEFINED> instruction: 0x4603ef50
    38c0:	smlatblt	r8, r0, r1, r6
    38c4:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    38c8:	ldrmi	r4, [ip], -r0, lsr #12
    38cc:			; <UNDEFINED> instruction: 0xffb0f7ff
    38d0:	svclt	0x0000e7f8
    38d4:	tstcs	r1, lr, lsl #8
    38d8:	addlt	fp, r9, r0, ror r5
    38dc:	blge	357260 <fchmod@plt+0x3556b8>
    38e0:			; <UNDEFINED> instruction: 0x46044d5f
    38e4:			; <UNDEFINED> instruction: 0xf853447e
    38e8:	stmdage	r6, {r2, r8, r9, fp, sp}
    38ec:	stmdavs	sp!, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
    38f0:			; <UNDEFINED> instruction: 0xf04f9507
    38f4:	movwls	r0, #21760	; 0x5500
    38f8:	stmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    38fc:	ldrbtmi	r4, [sp], #-3417	; 0xfffff2a7
    3900:	blle	acd908 <fchmod@plt+0xacbd60>
    3904:	ldrbtmi	r4, [lr], #-3672	; 0xfffff1a8
    3908:	stcne	8, cr6, [r1], {48}	; 0x30
    390c:	mcrrne	0, 5, sp, r3, cr4
    3910:	stccs	0, cr13, [r3], {3}
    3914:	stccs	0, cr13, [r0], {68}	; 0x44
    3918:	tstcs	r0, r6, lsr r0
    391c:			; <UNDEFINED> instruction: 0xf7fe2006
    3920:	movtlt	lr, #34964	; 0x8894
    3924:	svc	0x001af7fd
    3928:	stmdacs	r0, {r2, r9, sl, lr}
    392c:	addhi	pc, r6, r0
    3930:	andcs	r4, r6, lr, asr #18
    3934:			; <UNDEFINED> instruction: 0xf7fe4479
    3938:	bmi	137db60 <fchmod@plt+0x137bfb8>
    393c:	tstcs	r1, r6, lsl #22
    3940:	andcs	r4, r4, sl, ror r4
    3944:	ldmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3948:	andcs	r4, r6, r1, lsr #12
    394c:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3950:			; <UNDEFINED> instruction: 0xf7fd4620
    3954:	stmdals	r6, {r1, r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    3958:	mcr	7, 6, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    395c:	blmi	1016278 <fchmod@plt+0x10146d0>
    3960:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3964:	blls	1dd9d4 <fchmod@plt+0x1dbe2c>
    3968:	qdsuble	r4, sl, r5
    396c:	andlt	r2, r9, r0
    3970:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3974:	ldrbmi	fp, [r0, -r3]!
    3978:	tstcs	r1, pc, lsr sl
    397c:	andcs	r9, r4, r6, lsl #22
    3980:			; <UNDEFINED> instruction: 0xf7fe447a
    3984:	ubfx	lr, ip, #16, #7
    3988:	strtmi	r9, [r3], -r6, lsl #20
    398c:	msrmi	(UNDEF: 98), r0
    3990:	stmib	sp, {r1, sl, ip, pc}^
    3994:			; <UNDEFINED> instruction: 0xf7fe4400
    3998:	stmdacs	r0, {r3, r4, r5, r6, fp, sp, lr, pc}
    399c:			; <UNDEFINED> instruction: 0xe7daddbd
    39a0:	bls	18c5a8 <fchmod@plt+0x18aa00>
    39a4:	cmpmi	r3, r0, asr #4	; <UNPREDICTABLE>
    39a8:	movwcc	lr, #6605	; 0x19cd
    39ac:			; <UNDEFINED> instruction: 0xf7fe9300
    39b0:	stmdacs	r0, {r2, r3, r5, r6, fp, sp, lr, pc}
    39b4:			; <UNDEFINED> instruction: 0xe7ceddb1
    39b8:	mrc	7, 7, APSR_nzcv, cr4, cr13, {7}
    39bc:	eorsvs	r1, r0, r2, asr #24
    39c0:			; <UNDEFINED> instruction: 0xf7fdd1a7
    39c4:	stmdavs	r2, {r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    39c8:	cmpeq	sp, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    39cc:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
    39d0:	svclt	0x00182a16
    39d4:	adcle	r2, r0, r0, lsl #22
    39d8:	andcs	r4, r5, #40, 18	; 0xa0000
    39dc:	ldrbtmi	r2, [r9], #-0
    39e0:	mrc	7, 5, APSR_nzcv, cr0, cr13, {7}
    39e4:	stmiapl	fp!, {r1, r2, r5, r8, r9, fp, lr}^
    39e8:			; <UNDEFINED> instruction: 0xf7fe6819
    39ec:	smlatbcs	r0, r2, r8, lr
    39f0:			; <UNDEFINED> instruction: 0xf7fe2006
    39f4:			; <UNDEFINED> instruction: 0xb1b8e82a
    39f8:	mrc	7, 5, APSR_nzcv, cr0, cr13, {7}
    39fc:			; <UNDEFINED> instruction: 0xb3284605
    3a00:	andcs	r4, r6, r0, lsr #18
    3a04:			; <UNDEFINED> instruction: 0xf7fe4479
    3a08:	bmi	7fda90 <fchmod@plt+0x7fbee8>
    3a0c:	andcs	r2, r4, r1, lsl #2
    3a10:			; <UNDEFINED> instruction: 0xf7fe447a
    3a14:			; <UNDEFINED> instruction: 0x4629e814
    3a18:			; <UNDEFINED> instruction: 0xf7fe2006
    3a1c:			; <UNDEFINED> instruction: 0x4628e816
    3a20:	mcr	7, 3, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3a24:			; <UNDEFINED> instruction: 0xe7726830
    3a28:	andcs	r4, r4, r8, lsl sl
    3a2c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3a30:	stmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a34:			; <UNDEFINED> instruction: 0xe76a6830
    3a38:	mrc	7, 4, APSR_nzcv, cr12, cr13, {7}
    3a3c:	tstcs	r1, r4, lsl sl
    3a40:	andcs	r9, r4, r6, lsl #22
    3a44:			; <UNDEFINED> instruction: 0xf7fd447a
    3a48:			; <UNDEFINED> instruction: 0xe784effa
    3a4c:	andcs	r4, r4, r1, lsl sl
    3a50:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3a54:	svc	0x00f2f7fd
    3a58:	smmlar	r8, r0, r8, r6
    3a5c:	andeq	r3, r1, r0, lsl #10
    3a60:	andeq	r0, r0, r8, ror #3
    3a64:	andeq	r3, r1, r6, ror #9
    3a68:	ldrdeq	r3, [r1], -sl
    3a6c:	andeq	r1, r0, r0, asr #23
    3a70:	strdeq	r2, [r0], -ip
    3a74:	andeq	r3, r1, r4, lsl #9
    3a78:			; <UNDEFINED> instruction: 0x000022bc
    3a7c:	andeq	r2, r0, lr, lsl r2
    3a80:	strdeq	r0, [r0], -r4
    3a84:	strdeq	r1, [r0], -r0
    3a88:	andeq	r2, r0, ip, lsl #4
    3a8c:	andeq	r2, r0, lr, ror #3
    3a90:	strdeq	r2, [r0], -r8
    3a94:	andeq	r2, r0, sl, asr #3
    3a98:	blmi	8d6328 <fchmod@plt+0x8d4780>
    3a9c:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
    3aa0:	addlt	r4, r3, r2, lsr #26
    3aa4:			; <UNDEFINED> instruction: 0x460458d3
    3aa8:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    3aac:			; <UNDEFINED> instruction: 0xf04f9301
    3ab0:	movwcs	r0, #768	; 0x300
    3ab4:	stmdavc	fp!, {r8, r9, ip, pc}
    3ab8:	stmdavc	r8!, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
    3abc:	bmi	732144 <fchmod@plt+0x73059c>
    3ac0:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    3ac4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3ac8:	subsmi	r9, sl, r1, lsl #22
    3acc:	andlt	sp, r3, r8, lsr #2
    3ad0:			; <UNDEFINED> instruction: 0xf7fdbd30
    3ad4:	andcs	lr, r1, #12928	; 0x3280
    3ad8:	stmdacs	r0, {r1, r3, r5, ip, sp, lr}
    3adc:	ldrdcs	fp, [r0], -r4
    3ae0:	rsbvc	r2, r8, r1
    3ae4:	rscle	r2, sl, r0, lsl #16
    3ae8:	strbtmi	r4, [sl], -r0, lsr #12
    3aec:			; <UNDEFINED> instruction: 0xf7fd2100
    3af0:	stmdacs	r0, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
    3af4:	stmdals	r0, {r0, r3, r8, r9, fp, ip, lr, pc}
    3af8:	svc	0x0028f7fd
    3afc:	blle	28db04 <fchmod@plt+0x28bf5c>
    3b00:			; <UNDEFINED> instruction: 0xf7fd9800
    3b04:	strdcs	lr, [r0], -r2
    3b08:			; <UNDEFINED> instruction: 0xf7fde7d9
    3b0c:	stmdacs	r0, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    3b10:	strdcs	sp, [r1], -r1
    3b14:			; <UNDEFINED> instruction: 0xf7fde7d3
    3b18:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    3b1c:	udf	#36096	; 0x8d00
    3b20:	mcr	7, 1, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    3b24:	andeq	r3, r1, r6, asr #6
    3b28:	andeq	r0, r0, r8, ror #3
    3b2c:	andeq	r5, r1, ip, asr #20
    3b30:	andeq	r3, r1, r2, lsr #6
    3b34:	cfstr32mi	mvfx11, [sp], {16}
    3b38:	stmdavc	r3!, {r2, r3, r4, r5, r6, sl, lr}
    3b3c:	stmdavc	r0!, {r0, r1, r3, r6, r8, ip, sp, pc}^
    3b40:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
    3b44:			; <UNDEFINED> instruction: 0xf7fd2000
    3b48:	stmdacc	r0, {r1, r8, r9, sl, fp, sp, lr, pc}
    3b4c:	andcs	fp, r1, r8, lsl pc
    3b50:			; <UNDEFINED> instruction: 0xf7fdbd10
    3b54:	movwcs	lr, #7562	; 0x1d8a
    3b58:	stmdacs	r0, {r0, r1, r5, ip, sp, lr}
    3b5c:	ldrdcs	fp, [r0], -r4
    3b60:	rsbvc	r2, r0, r1
    3b64:	rscle	r2, ip, r0, lsl #16
    3b68:	svclt	0x0000e7ec
    3b6c:			; <UNDEFINED> instruction: 0x000159bc
    3b70:	blmi	1016474 <fchmod@plt+0x10148cc>
    3b74:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    3b78:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    3b7c:	cfmsuba32mi	mvax0, mvax4, mvfx14, mvfx5
    3b80:	movwls	r6, #22555	; 0x581b
    3b84:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3b88:	stcl	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    3b8c:			; <UNDEFINED> instruction: 0x4604447e
    3b90:	bmi	eb20d8 <fchmod@plt+0xeb0530>
    3b94:	ldrbtmi	r4, [sl], #-2871	; 0xfffff4c9
    3b98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3b9c:	subsmi	r9, sl, r5, lsl #22
    3ba0:	strtmi	sp, [r0], -r4, ror #2
    3ba4:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    3ba8:	andcs	r4, r0, r5, lsr r9
    3bac:			; <UNDEFINED> instruction: 0xf7fd4479
    3bb0:	stmdage	r4, {r2, r5, r9, sl, fp, sp, lr, pc}
    3bb4:	mcr	7, 3, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    3bb8:	stmdbls	r4, {r5, r6, r8, fp, ip, sp, pc}
    3bbc:	bmi	c55470 <fchmod@plt+0xc538c8>
    3bc0:	ldrbtmi	r9, [sl], #-0
    3bc4:			; <UNDEFINED> instruction: 0xf7fd4608
    3bc8:			; <UNDEFINED> instruction: 0x4604ed9a
    3bcc:			; <UNDEFINED> instruction: 0xf7fd9804
    3bd0:	ldrb	lr, [lr, ip, lsl #31]
    3bd4:	andcs	r4, r5, #44, 22	; 0xb000
    3bd8:	andcs	r4, r0, ip, lsr #18
    3bdc:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    3be0:			; <UNDEFINED> instruction: 0xf7fd681d
    3be4:	blmi	abf2ac <fchmod@plt+0xabd704>
    3be8:	ldmpl	r3!, {r0, r1, ip, pc}^
    3bec:	movwls	r6, #10267	; 0x281b
    3bf0:	mrc	7, 5, APSR_nzcv, cr8, cr13, {7}
    3bf4:	stmdavs	r0, {r2, r9, sl, lr}
    3bf8:	mrc	7, 1, APSR_nzcv, cr12, cr13, {7}
    3bfc:	andcc	lr, r2, #3620864	; 0x374000
    3c00:	strtmi	r4, [r8], -r1, lsl #12
    3c04:	mrscs	r9, (UNDEF: 17)
    3c08:	mrc	7, 7, APSR_nzcv, cr10, cr13, {7}
    3c0c:	andcs	r2, r6, r0, lsl #2
    3c10:	svc	0x001af7fd
    3c14:			; <UNDEFINED> instruction: 0xf7fdb1f8
    3c18:	strmi	lr, [r5], -r2, lsr #27
    3c1c:	ldmdbmi	sp, {r3, r4, r6, r7, r8, ip, sp, pc}
    3c20:	ldrbtmi	r2, [r9], #-6
    3c24:	svc	0x0010f7fd
    3c28:			; <UNDEFINED> instruction: 0xf7fd6820
    3c2c:	bmi	6bf4c4 <fchmod@plt+0x6bd91c>
    3c30:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3c34:	andcs	r4, r4, r3, lsl #12
    3c38:	svc	0x0000f7fd
    3c3c:	andcs	r4, r6, r9, lsr #12
    3c40:	svc	0x0002f7fd
    3c44:			; <UNDEFINED> instruction: 0xf7fd4628
    3c48:			; <UNDEFINED> instruction: 0xf7fded54
    3c4c:	mcrne	14, 0, lr, cr4, cr12, {5}
    3c50:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    3c54:	stmdavs	r0!, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    3c58:	mcr	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3c5c:	tstcs	r1, pc, lsl #20
    3c60:			; <UNDEFINED> instruction: 0x4603447a
    3c64:			; <UNDEFINED> instruction: 0xf7fd2004
    3c68:	strb	lr, [lr, sl, ror #29]!
    3c6c:	stc	7, cr15, [r2, #1012]	; 0x3f4
    3c70:	andeq	r3, r1, r0, ror r2
    3c74:	andeq	r0, r0, r8, ror #3
    3c78:	andeq	r3, r1, r8, asr r2
    3c7c:	andeq	r3, r1, lr, asr #4
    3c80:			; <UNDEFINED> instruction: 0xfffffd25
    3c84:	andeq	r1, r0, lr, ror #24
    3c88:	strdeq	r0, [r0], -r4
    3c8c:	andeq	r2, r0, lr, rrx
    3c90:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3c94:	ldrdeq	r1, [r0], -r2
    3c98:	andeq	r2, r0, r2, asr r0
    3c9c:	andeq	r2, r0, r4, lsr #32
    3ca0:	blmi	cd6570 <fchmod@plt+0xcd49c8>
    3ca4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    3ca8:	ldmpl	r3, {r3, r7, ip, sp, pc}^
    3cac:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    3cb0:			; <UNDEFINED> instruction: 0xf04f9307
    3cb4:			; <UNDEFINED> instruction: 0xf7fd0300
    3cb8:			; <UNDEFINED> instruction: 0xf5b0ee26
    3cbc:	suble	r6, r7, #128, 30	; 0x200
    3cc0:	mcrrne	12, 2, r4, r2, cr12
    3cc4:	vst1.8	{d20-d22}, [pc :128], r9
    3cc8:	ldrbtmi	r6, [ip], #-896	; 0xfffffc80
    3ccc:			; <UNDEFINED> instruction: 0xf7fd4620
    3cd0:	andcs	lr, r0, #9088	; 0x2380
    3cd4:	strbtmi	r4, [r9], -r0, lsr #12
    3cd8:	stmdavc	r3, {r2, r4, r9, sl, lr}
    3cdc:	bleq	141de8 <fchmod@plt+0x140240>
    3ce0:	svclt	0x00182b00
    3ce4:	andle	r2, r5, sl, lsr fp
    3ce8:	svccc	0x0001f810
    3cec:	svclt	0x00182b00
    3cf0:	mvnsle	r2, sl, lsr fp
    3cf4:	bllt	ed0500 <fchmod@plt+0xece958>
    3cf8:			; <UNDEFINED> instruction: 0xd1292a07
    3cfc:	stmdavc	r3, {r1, fp, ip, pc}
    3d00:	mcrls	3, 0, fp, cr3, cr3, {1}
    3d04:	tstlt	fp, #3342336	; 0x330000
    3d08:	ldmib	sp, {r0, r1, r3, r4, r8, sl, fp, lr}^
    3d0c:	ldrbtmi	r2, [sp], #-768	; 0xfffffd00
    3d10:	orrvs	pc, r1, r5, lsl #10
    3d14:	strvs	pc, [r0], #1285	; 0x505
    3d18:	strcs	pc, [r0], #-2245	; 0xfffff73b
    3d1c:	strcc	pc, [r4], #-2245	; 0xfffff73b
    3d20:	blx	fffbfd2c <fchmod@plt+0xfffbe184>
    3d24:	vrhadd.s8	d11, d21, d16
    3d28:	ldrtmi	r4, [r0], -ip, lsl #2
    3d2c:	blx	1e3fd38 <fchmod@plt+0x1e3e190>
    3d30:	ldmib	sp, {r4, r5, r6, r8, ip, sp, pc}^
    3d34:	strtmi	r2, [r0], -r5, lsl #6
    3d38:			; <UNDEFINED> instruction: 0xf8c59904
    3d3c:			; <UNDEFINED> instruction: 0xf8c52414
    3d40:			; <UNDEFINED> instruction: 0xf8c51410
    3d44:	and	r3, r4, r8, lsl r4
    3d48:			; <UNDEFINED> instruction: 0xf8002a06
    3d4c:	vstrle	d20, [r4, #4]
    3d50:	bmi	28bd58 <fchmod@plt+0x28a1b0>
    3d54:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    3d58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3d5c:	subsmi	r9, sl, r7, lsl #22
    3d60:	andlt	sp, r8, r1, lsl #2
    3d64:			; <UNDEFINED> instruction: 0xf7fdbd70
    3d68:	svclt	0x0000ed06
    3d6c:	andeq	r3, r1, r0, asr #2
    3d70:	andeq	r0, r0, r8, ror #3
    3d74:	andeq	r5, r1, lr, lsr #16
    3d78:	andeq	r5, r1, sl, ror #15
    3d7c:	andeq	r3, r1, lr, lsl #1
    3d80:	ldrbmi	lr, [r0, sp, lsr #18]!
    3d84:	svcmi	0x003f4681
    3d88:	strmi	fp, [sl], r4, lsl #1
    3d8c:	ldrbtmi	r4, [pc], #-1566	; 3d94 <fchmod@plt+0x21ec>
    3d90:	bcs	155e8 <fchmod@plt+0x13a40>
    3d94:	blmi	f37ef4 <fchmod@plt+0xf3634c>
    3d98:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    3d9c:	ldc	7, cr15, [sl], {253}	; 0xfd
    3da0:			; <UNDEFINED> instruction: 0xf8574b3a
    3da4:			; <UNDEFINED> instruction: 0xf8d88003
    3da8:			; <UNDEFINED> instruction: 0xf7fd0000
    3dac:			; <UNDEFINED> instruction: 0xf7fdec94
    3db0:			; <UNDEFINED> instruction: 0x4605ee52
    3db4:	mcrrne	3, 4, fp, r2, cr0
    3db8:	sub	sp, sl, r2, lsl #2
    3dbc:	subsle	r4, lr, r5, lsl #5
    3dc0:	ldrtmi	r2, [r1], -r0, lsl #4
    3dc4:			; <UNDEFINED> instruction: 0xf7fd4628
    3dc8:	mcrrne	13, 2, lr, r3, cr4
    3dcc:	mvnsle	r4, r4, lsl #12
    3dd0:	stcl	7, cr15, [r8, #1012]	; 0x3f4
    3dd4:	stmdacs	r4, {fp, sp, lr}
    3dd8:	blmi	b781a8 <fchmod@plt+0xb76600>
    3ddc:			; <UNDEFINED> instruction: 0xf8d84625
    3de0:	ldmdavs	r4!, {pc}
    3de4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    3de8:			; <UNDEFINED> instruction: 0xf7fd9303
    3dec:	bmi	a7f304 <fchmod@plt+0xa7d75c>
    3df0:	blls	cc1fc <fchmod@plt+0xca654>
    3df4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    3df8:	strbmi	r4, [r0], -r0
    3dfc:	mcr	7, 0, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3e00:	andlt	r4, r4, r8, lsr #12
    3e04:			; <UNDEFINED> instruction: 0x87f0e8bd
    3e08:	ldrbmi	r4, [r1], -r2, lsr #12
    3e0c:			; <UNDEFINED> instruction: 0xf7fd4648
    3e10:			; <UNDEFINED> instruction: 0xf7fded8c
    3e14:	stmdavs	r0, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
    3e18:	andsle	r2, r7, r2, lsl #16
    3e1c:			; <UNDEFINED> instruction: 0xf8d84b1c
    3e20:	ldmpl	fp!, {lr}^
    3e24:	movwls	r6, #14363	; 0x381b
    3e28:	stc	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    3e2c:	tstcs	r1, sl, lsl sl
    3e30:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    3e34:	andls	lr, r0, sp, asr #19
    3e38:			; <UNDEFINED> instruction: 0xf7fd4620
    3e3c:	rsbscs	lr, lr, r2, ror #27
    3e40:	stcl	7, cr15, [lr, #-1012]	; 0xfffffc0c
    3e44:	ldmpl	fp!, {r0, r2, r4, r8, r9, fp, lr}^
    3e48:			; <UNDEFINED> instruction: 0xe7a4681c
    3e4c:			; <UNDEFINED> instruction: 0xf7fd207f
    3e50:	blmi	3ff378 <fchmod@plt+0x3fd7d0>
    3e54:	ldrdmi	pc, [r0], -r8
    3e58:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    3e5c:			; <UNDEFINED> instruction: 0xf7fd9303
    3e60:	stmdavs	r0, {r1, r7, r8, sl, fp, sp, lr, pc}
    3e64:	stc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    3e68:	blls	d66a4 <fchmod@plt+0xd4afc>
    3e6c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3e70:	andls	pc, r0, sp, asr #17
    3e74:	strtmi	r9, [r0], -r1
    3e78:	stcl	7, cr15, [r2, #1012]	; 0x3f4
    3e7c:	strcs	lr, [r0, #-1984]	; 0xfffff840
    3e80:	svclt	0x0000e7be
    3e84:	andeq	r3, r1, r6, asr r0
    3e88:	andeq	r0, r0, r4, lsl #4
    3e8c:	strdeq	r0, [r0], -r4
    3e90:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3e94:	andeq	r1, r0, r0, ror #29
    3e98:	andeq	r1, r0, r6, lsl #29
    3e9c:	andeq	r0, r0, r0, lsl r2
    3ea0:	andeq	r1, r0, sl, asr #28
    3ea4:			; <UNDEFINED> instruction: 0x4605b538
    3ea8:	ldrmi	pc, [r8], #-2256	; 0xfffff730
    3eac:	stmiavs	r3!, {r2, r3, r4, r7, r8, ip, sp, pc}^
    3eb0:			; <UNDEFINED> instruction: 0xf8c56820
    3eb4:	tstlt	r8, r8, lsl r4
    3eb8:	ldc	7, cr15, [sl], {253}	; 0xfd
    3ebc:	tstlt	r8, r0, ror #16
    3ec0:	strcc	pc, [r0], #-2261	; 0xfffff72b
    3ec4:			; <UNDEFINED> instruction: 0x4798685b
    3ec8:			; <UNDEFINED> instruction: 0xf7fd4620
    3ecc:			; <UNDEFINED> instruction: 0xf8d5ec12
    3ed0:	cfstrscs	mvf4, [r0], {24}
    3ed4:	movwcs	sp, #491	; 0x1eb
    3ed8:	ldrcc	pc, [ip], #-2245	; 0xfffff73b
    3edc:	svclt	0x0000bd38
    3ee0:	cfstr32mi	mvfx11, [ip], {16}
    3ee4:	stmdavc	r3!, {r2, r3, r4, r5, r6, sl, lr}
    3ee8:	pop	{r0, r1, r3, r4, r8, fp, ip, sp, pc}
    3eec:			; <UNDEFINED> instruction: 0xf7fd4010
    3ef0:	stmdami	r9, {r0, r1, r2, r4, r5, r7, r8, sl, fp, ip, sp, pc}
    3ef4:			; <UNDEFINED> instruction: 0xf7ff4478
    3ef8:	stmdami	r8, {r0, r1, r2, r3, r6, r9, fp, ip, sp, lr, pc}
    3efc:			; <UNDEFINED> instruction: 0xf7ff4478
    3f00:	andcs	pc, r3, fp, asr #20
    3f04:	blx	ffc41f08 <fchmod@plt+0xffc40360>
    3f08:	eorvc	r2, r3, r0, lsl #6
    3f0c:			; <UNDEFINED> instruction: 0x4010e8bd
    3f10:	stclt	7, cr15, [r6, #1012]!	; 0x3f4
    3f14:	andeq	r5, r1, r0, lsr sl
    3f18:	andeq	r1, r0, ip, lsr r9
    3f1c:	strdeq	r1, [r0], -r8
    3f20:	ldrblt	fp, [r0, #-409]!	; 0xfffffe67
    3f24:	ldrmi	r4, [r5], -r6, lsl #12
    3f28:	stmdavs	r0!, {r2, r3, r9, sl, lr}^
    3f2c:	ldmdavs	r3!, {r4, r5, r8, ip, sp, pc}
    3f30:			; <UNDEFINED> instruction: 0x4798689b
    3f34:			; <UNDEFINED> instruction: 0xf7fd4629
    3f38:			; <UNDEFINED> instruction: 0xb120eb9e
    3f3c:	stccs	8, cr6, [r0], {228}	; 0xe4
    3f40:	strdcs	sp, [r0], -r3
    3f44:			; <UNDEFINED> instruction: 0x4620bd70
    3f48:	andcs	fp, r0, r0, ror sp
    3f4c:	svclt	0x00004770
    3f50:	strcs	pc, [r8], #-2271	; 0xfffff721
    3f54:	strcc	pc, [r8], #-2271	; 0xfffff721
    3f58:	push	{r1, r3, r4, r5, r6, sl, lr}
    3f5c:	strdlt	r4, [sp], r0	; <UNPREDICTABLE>
    3f60:			; <UNDEFINED> instruction: 0x460f58d3
    3f64:			; <UNDEFINED> instruction: 0xf8df4606
    3f68:	ldmdavs	fp, {r2, r3, r4, r5, r6, r7, r8, r9, pc}
    3f6c:			; <UNDEFINED> instruction: 0xf04f932b
    3f70:			; <UNDEFINED> instruction: 0xf7fd0300
    3f74:	ldrbtmi	lr, [r8], #3272	; 0xcc8
    3f78:	beq	300380 <fchmod@plt+0x2fe7d8>
    3f7c:	ldrbmi	r1, [r0], -r5, lsl #27
    3f80:	stcl	7, cr15, [ip], #-1012	; 0xfffffc0c
    3f84:	stmdacs	r0, {r2, r9, sl, lr}
    3f88:	mvnhi	pc, r0
    3f8c:			; <UNDEFINED> instruction: 0xf7fd4628
    3f90:	strmi	lr, [r1], r6, ror #24
    3f94:			; <UNDEFINED> instruction: 0xf0002800
    3f98:			; <UNDEFINED> instruction: 0xf7fd81dc
    3f9c:			; <UNDEFINED> instruction: 0xf8dfec9c
    3fa0:	ldrbmi	ip, [r1], -r8, asr #7
    3fa4:	mvnscc	pc, #79	; 0x4f
    3fa8:	andcs	r4, r1, #252, 8	; 0xfc000000
    3fac:	andgt	pc, r0, sp, asr #17
    3fb0:	andls	r9, r2, r1, lsl #12
    3fb4:			; <UNDEFINED> instruction: 0xf7fd4620
    3fb8:	stmiami	ip!, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    3fbc:			; <UNDEFINED> instruction: 0xf04f4629
    3fc0:	ldrbtmi	r3, [r8], #-1023	; 0xfffffc01
    3fc4:	andls	r2, r0, r1, lsl #4
    3fc8:	strls	r4, [r1], -r8, asr #12
    3fcc:	stcl	7, cr15, [r0, #1012]!	; 0x3f4
    3fd0:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    3fd4:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
    3fd8:			; <UNDEFINED> instruction: 0xf7fd4620
    3fdc:	mcrrne	12, 3, lr, r2, cr4
    3fe0:	rsble	r4, pc, r5, lsl #12
    3fe4:	ldcl	7, cr15, [r6], #-1012	; 0xfffffc0c
    3fe8:	beq	fe340424 <fchmod@plt+0xfe33e87c>
    3fec:			; <UNDEFINED> instruction: 0x23204ae0
    3ff0:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    3ff4:	ldrbmi	r4, [r0], -r4, lsl #13
    3ff8:			; <UNDEFINED> instruction: 0x2c00e9cd
    3ffc:			; <UNDEFINED> instruction: 0xf8cd2201
    4000:			; <UNDEFINED> instruction: 0xf7fdc01c
    4004:	ldrbmi	lr, [r0], -r6, asr #27
    4008:	ldcl	7, cr15, [ip], #-1012	; 0xfffffc0c
    400c:			; <UNDEFINED> instruction: 0xf1004651
    4010:	strtmi	r0, [r8], -r1, lsl #22
    4014:			; <UNDEFINED> instruction: 0xf7fd465a
    4018:	strmi	lr, [r3, #3304]	; 0xce8
    401c:	svccs	0x0000d01c
    4020:	addhi	pc, r7, r0, asr #32
    4024:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    4028:	stc	7, cr15, [r0, #1012]!	; 0x3f4
    402c:			; <UNDEFINED> instruction: 0xf7fd4620
    4030:	strtmi	lr, [r0], -lr, lsr #23
    4034:	bl	1742030 <fchmod@plt+0x1740488>
    4038:			; <UNDEFINED> instruction: 0xf7fd4648
    403c:	bmi	ff37edac <fchmod@plt+0xff37d204>
    4040:	ldrbtmi	r4, [sl], #-3015	; 0xfffff439
    4044:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4048:	subsmi	r9, sl, fp, lsr #22
    404c:	cmnhi	sp, r0, asr #32	; <UNPREDICTABLE>
    4050:	eorlt	r4, sp, r8, lsr #12
    4054:	svchi	0x00f0e8bd
    4058:			; <UNDEFINED> instruction: 0xf7fd4628
    405c:	strbmi	lr, [r9], -r8, lsl #27
    4060:			; <UNDEFINED> instruction: 0xf7fd4620
    4064:			; <UNDEFINED> instruction: 0x4605ecbc
    4068:	suble	r2, r8, r0, lsl #16
    406c:	strbmi	r2, [r8], -r2, lsl #2
    4070:	bl	ffa4206c <fchmod@plt+0xffa404c4>
    4074:	strmi	r1, [r5], -r3, asr #24
    4078:	addshi	pc, r9, r0
    407c:			; <UNDEFINED> instruction: 0x4651221f
    4080:	bl	8c207c <fchmod@plt+0x8c04d4>
    4084:	strtmi	r4, [r8], -r3, lsl #12
    4088:			; <UNDEFINED> instruction: 0xf7fd461d
    408c:	stccs	13, cr14, [r0, #-448]	; 0xfffffe40
    4090:	addshi	pc, r8, r0, asr #6
    4094:	stmdbge	r7, {r2, r3, r5, r8, r9, fp, sp, pc}
    4098:			; <UNDEFINED> instruction: 0x4650441d
    409c:	bleq	401e0 <fchmod@plt+0x3e638>
    40a0:	stclt	8, cr15, [r4], #-20	; 0xffffffec
    40a4:			; <UNDEFINED> instruction: 0xf8faf001
    40a8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    40ac:	svccs	0x0000d15a
    40b0:	sbchi	pc, r6, r0, asr #32
    40b4:			; <UNDEFINED> instruction: 0xf7fd4620
    40b8:			; <UNDEFINED> instruction: 0xf7fdeb6a
    40bc:	tstcs	r6, #84, 24	; 0x5400
    40c0:	ldr	r6, [r6, r3]!
    40c4:	svccs	0x0000463d
    40c8:	blmi	feaf839c <fchmod@plt+0xfeaf67f4>
    40cc:	bmi	feacd4d4 <fchmod@plt+0xfeacb92c>
    40d0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    40d4:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    40d8:	ldmdavs	r6, {r0, r1, r3, r4, fp, sp, lr}
    40dc:			; <UNDEFINED> instruction: 0xf7fd9305
    40e0:	stmdavs	r0, {r1, r6, sl, fp, sp, lr, pc}
    40e4:	bl	ff1c20e0 <fchmod@plt+0xff1c0538>
    40e8:	tstcs	r1, r5, lsl #22
    40ec:	strmi	r9, [r2], -r0, lsl #8
    40f0:	bmi	fe8e88fc <fchmod@plt+0xfe8e6d54>
    40f4:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    40f8:	stc	7, cr15, [r2], {253}	; 0xfd
    40fc:	bge	23df68 <fchmod@plt+0x23c3c0>
    4100:	andcs	r4, r3, r1, lsr #12
    4104:	stc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    4108:	teqle	sp, r0, lsl #16
    410c:	blcs	aad48 <fchmod@plt+0xa91a0>
    4110:			; <UNDEFINED> instruction: 0x4620d13a
    4114:			; <UNDEFINED> instruction: 0xf7fd2501
    4118:	ldmibmi	sl, {r1, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    411c:	strtcs	pc, [r4], #-2198	; 0xfffff76a
    4120:			; <UNDEFINED> instruction: 0xf0424479
    4124:			; <UNDEFINED> instruction: 0xf8860204
    4128:	stmdavs	fp, {r2, r5, sl, sp}^
    412c:	subvs	r4, fp, fp, lsr #8
    4130:	blmi	fe47df34 <fchmod@plt+0xfe47c38c>
    4134:			; <UNDEFINED> instruction: 0xf8584a91
    4138:			; <UNDEFINED> instruction: 0xf8583003
    413c:	ldmdavs	fp, {r1, sp}
    4140:	movwls	r6, #22550	; 0x5816
    4144:	stc	7, cr15, [lr], {253}	; 0xfd
    4148:			; <UNDEFINED> instruction: 0xf7fd6800
    414c:	blls	17efa4 <fchmod@plt+0x17d3fc>
    4150:	strls	r2, [r0], #-257	; 0xfffffeff
    4154:	andls	r4, r1, #2097152	; 0x200000
    4158:	ldrtmi	r4, [r0], -fp, lsl #21
    415c:			; <UNDEFINED> instruction: 0xf7fd447a
    4160:			; <UNDEFINED> instruction: 0xe75fec50
    4164:	ldrbmi	r9, [r9], -r7, lsl #16
    4168:	bl	fea42164 <fchmod@plt+0xfea405bc>
    416c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4170:	svccs	0x0000d15a
    4174:	addshi	pc, r8, r0, asr #32
    4178:			; <UNDEFINED> instruction: 0xf7fd4620
    417c:			; <UNDEFINED> instruction: 0xf7fdeb08
    4180:	tstcs	r1, #247808	; 0x3c800
    4184:	ldrb	r6, [r4, -r3]
    4188:	blmi	1f3074c <fchmod@plt+0x1f2eba4>
    418c:	ldmdami	sl!, {r0, r8, sp}^
    4190:			; <UNDEFINED> instruction: 0xf8584a7e
    4194:			; <UNDEFINED> instruction: 0xf8586003
    4198:	ldrbtmi	r0, [sl], #-0
    419c:	stmdavs	r3, {sl, ip, pc}
    41a0:			; <UNDEFINED> instruction: 0xf7fd6830
    41a4:	strtmi	lr, [r0], -lr, lsr #24
    41a8:	b	ffc421a4 <fchmod@plt+0xffc405fc>
    41ac:			; <UNDEFINED> instruction: 0xf7fde741
    41b0:			; <UNDEFINED> instruction: 0x4606ebda
    41b4:	strtmi	fp, [r0], -r7, lsl #19
    41b8:			; <UNDEFINED> instruction: 0xf7fd2500
    41bc:	tstcs	r6, #232, 20	; 0xe8000
    41c0:			; <UNDEFINED> instruction: 0xe7366033
    41c4:	strtmi	fp, [r0], -r7, lsl #22
    41c8:			; <UNDEFINED> instruction: 0xf7fd2500
    41cc:			; <UNDEFINED> instruction: 0xf7fdeae0
    41d0:	tstcs	r6, #206848	; 0x32800
    41d4:	str	r6, [ip, -r3]!
    41d8:	bmi	1a16f7c <fchmod@plt+0x1a153d4>
    41dc:			; <UNDEFINED> instruction: 0xf8586800
    41e0:			; <UNDEFINED> instruction: 0xf8583003
    41e4:	ldmdavs	fp, {r1, sp}
    41e8:	movwls	r6, #22549	; 0x5815
    41ec:	bl	10c21e8 <fchmod@plt+0x10c0640>
    41f0:	tstcs	r1, r5, lsl #22
    41f4:	andls	pc, r0, sp, asr #17
    41f8:	andls	r4, r1, #2097152	; 0x200000
    41fc:	strtmi	r4, [r8], -r4, ror #20
    4200:			; <UNDEFINED> instruction: 0xf7fd447a
    4204:			; <UNDEFINED> instruction: 0xe7d6ebfe
    4208:	tstcs	r1, ip, asr fp
    420c:	bmi	185637c <fchmod@plt+0x18547d4>
    4210:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    4214:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    4218:			; <UNDEFINED> instruction: 0xf8cd447a
    421c:	stmdavs	r3, {ip, pc}
    4220:			; <UNDEFINED> instruction: 0xf7fd6828
    4224:	strb	lr, [lr, lr, ror #23]
    4228:			; <UNDEFINED> instruction: 0xf7fd4648
    422c:			; <UNDEFINED> instruction: 0x4605eab0
    4230:	svccs	0x0000b1c0
    4234:	strtmi	sp, [r0], -sl, asr #2
    4238:			; <UNDEFINED> instruction: 0xf7fd2500
    423c:	ldrbt	lr, [r8], r8, lsr #21
    4240:	tstcs	r1, sp, asr #20
    4244:			; <UNDEFINED> instruction: 0xf8584b4d
    4248:			; <UNDEFINED> instruction: 0xf8582002
    424c:			; <UNDEFINED> instruction: 0xf8cd0003
    4250:	ldmdavs	r3, {r2, sp, pc}
    4254:	stmdavs	r0, {r4, r6, r9, fp, lr}
    4258:			; <UNDEFINED> instruction: 0xf8cd447a
    425c:			; <UNDEFINED> instruction: 0xf7fd9000
    4260:			; <UNDEFINED> instruction: 0xe727ebd0
    4264:	strtmi	r4, [r0], -r9, asr #12
    4268:	bl	fee42264 <fchmod@plt+0xfee406bc>
    426c:	suble	r2, r7, r0, lsl #16
    4270:	addsle	r2, r8, r0, lsl #30
    4274:	bmi	1056f7c <fchmod@plt+0x10553d4>
    4278:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    427c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    4280:	ldmdavs	r6, {r0, r1, r3, r4, fp, sp, lr}
    4284:			; <UNDEFINED> instruction: 0xf7fd9305
    4288:	stmdavs	r0, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    428c:	b	ffcc2288 <fchmod@plt+0xffcc06e0>
    4290:	tstcs	r1, r5, lsl #22
    4294:	andls	pc, r0, sp, asr #17
    4298:	andls	r4, r1, #2097152	; 0x200000
    429c:			; <UNDEFINED> instruction: 0x46304a3f
    42a0:			; <UNDEFINED> instruction: 0xf7fd447a
    42a4:	ldrb	lr, [lr, -lr, lsr #23]!
    42a8:	tstcs	r1, r4, lsr fp
    42ac:	bls	1d637c <fchmod@plt+0x1d47d4>
    42b0:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    42b4:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    42b8:	andls	pc, r0, sp, asr #17
    42bc:	ldmdavs	r0!, {r0, r1, fp, sp, lr}
    42c0:	bmi	de8acc <fchmod@plt+0xde6f24>
    42c4:			; <UNDEFINED> instruction: 0xf7fd447a
    42c8:			; <UNDEFINED> instruction: 0xe755eb9c
    42cc:	bmi	ad6f7c <fchmod@plt+0xad53d4>
    42d0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    42d4:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    42d8:	ldmdavs	r5, {r0, r1, r3, r4, fp, sp, lr}
    42dc:			; <UNDEFINED> instruction: 0xf7fd9305
    42e0:	stmdavs	r0, {r1, r6, r8, r9, fp, sp, lr, pc}
    42e4:	b	ff1c22e0 <fchmod@plt+0xff1c0738>
    42e8:	tstcs	r1, r5, lsl #22
    42ec:	andls	pc, r0, sp, asr #17
    42f0:	andls	r4, r1, #2097152	; 0x200000
    42f4:	strtmi	r4, [r8], -fp, lsr #20
    42f8:			; <UNDEFINED> instruction: 0xf7fd447a
    42fc:	ldr	lr, [sl, r2, lsl #23]
    4300:	strtmi	sl, [r1], -r8, lsl #20
    4304:			; <UNDEFINED> instruction: 0xf7fd2003
    4308:	strmi	lr, [r5], -lr, lsl #24
    430c:	blls	372a34 <fchmod@plt+0x370e8c>
    4310:			; <UNDEFINED> instruction: 0xf43f2b02
    4314:	svccs	0x0000aefe
    4318:	svcge	0x0045f43f
    431c:	tstcs	r1, r6, lsl sl
    4320:	strcs	r4, [r0, #-2838]	; 0xfffff4ea
    4324:	andeq	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    4328:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    432c:	stmdavs	r3, {r1, r2, r3, r4, r9, fp, lr}
    4330:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    4334:			; <UNDEFINED> instruction: 0xf7fd9400
    4338:	strtmi	lr, [r0], -r4, ror #22
    433c:	b	9c2338 <fchmod@plt+0x9c0790>
    4340:	svccs	0x0000e677
    4344:	svcge	0x0077f43f
    4348:			; <UNDEFINED> instruction: 0xf7fde7e8
    434c:			; <UNDEFINED> instruction: 0x4605ea14
    4350:			; <UNDEFINED> instruction: 0x4620e675
    4354:			; <UNDEFINED> instruction: 0xf7fd464d
    4358:	ldrbt	lr, [r0], -ip, asr #19
    435c:	andeq	r2, r1, ip, lsl #29
    4360:	andeq	r0, r0, r8, ror #3
    4364:	andeq	r2, r1, lr, ror #28
    4368:	andeq	r1, r0, r4, asr sp
    436c:	andeq	r1, r0, r2, asr #26
    4370:	andeq	r1, r0, r6, lsr #26
    4374:	andeq	r2, r1, r2, lsr #27
    4378:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    437c:	strdeq	r0, [r0], -r4
    4380:	andeq	r1, r0, r6, lsl ip
    4384:	strdeq	r5, [r1], -r4
    4388:			; <UNDEFINED> instruction: 0x00001bb0
    438c:	andeq	r1, r0, r2, lsl #23
    4390:	andeq	r1, r0, ip, lsl #22
    4394:	andeq	r1, r0, r4, lsr #22
    4398:	andeq	r1, r0, r0, lsl fp
    439c:	andeq	r1, r0, r4, lsr #22
    43a0:	ldrdeq	r1, [r0], -r8
    43a4:	andeq	r1, r0, ip, asr #21
    43a8:	andeq	r1, r0, ip, ror #19
    43ac:			; <UNDEFINED> instruction: 0x4606b5f8
    43b0:	rscsne	pc, pc, r0, asr #4
    43b4:			; <UNDEFINED> instruction: 0xf7fd460d
    43b8:	ldmdbmi	r3, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    43bc:			; <UNDEFINED> instruction: 0x46074479
    43c0:			; <UNDEFINED> instruction: 0xf7fd4630
    43c4:	strmi	lr, [r4], -r0, lsl #23
    43c8:			; <UNDEFINED> instruction: 0xf7fd4638
    43cc:			; <UNDEFINED> instruction: 0xb184eb9a
    43d0:			; <UNDEFINED> instruction: 0xf7fd4620
    43d4:	ldmib	r5, {r4, r8, r9, fp, sp, lr, pc}^
    43d8:			; <UNDEFINED> instruction: 0xf7fd1206
    43dc:	ldmdblt	r0, {r5, r7, r9, fp, sp, lr, pc}^
    43e0:			; <UNDEFINED> instruction: 0xf7fd4620
    43e4:	stmdbvs	r9!, {r3, r8, r9, fp, sp, lr, pc}
    43e8:	bicsvc	pc, sl, r1, lsl #8
    43ec:	bl	ff7423e8 <fchmod@plt+0xff740840>
    43f0:	strtmi	fp, [r0], -r8, lsl #18
    43f4:			; <UNDEFINED> instruction: 0x4620bdf8
    43f8:			; <UNDEFINED> instruction: 0xf7fd2400
    43fc:	ldrtmi	lr, [r0], -lr, lsl #22
    4400:	stmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4404:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    4408:	andeq	r1, r0, r4, lsr #20
    440c:	blmi	ff656f74 <fchmod@plt+0xff6553cc>
    4410:	push	{r1, r3, r4, r5, r6, sl, lr}
    4414:			; <UNDEFINED> instruction: 0xf2ad4ff0
    4418:	ldmpl	r3, {r2, r3, r5, r6, r7, r8, sl, fp, lr}^
    441c:	ldmdavs	fp, {r2, r9, sl, lr}
    4420:	strbtcc	pc, [r4], #2253	; 0x8cd	; <UNPREDICTABLE>
    4424:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4428:	strtcc	pc, [r4], #-2192	; 0xfffff770
    442c:	movteq	pc, #4975	; 0x136f	; <UNPREDICTABLE>
    4430:	strtcc	pc, [r4], #-2176	; 0xfffff780
    4434:			; <UNDEFINED> instruction: 0xf14007d8
    4438:	sbcslt	r8, sl, #163	; 0xa3
    443c:			; <UNDEFINED> instruction: 0xf1000711
    4440:			; <UNDEFINED> instruction: 0xf8d4809f
    4444:	bvs	6d144c <fchmod@plt+0x6cf8a4>
    4448:			; <UNDEFINED> instruction: 0x4798b11b
    444c:			; <UNDEFINED> instruction: 0xf0002800
    4450:			; <UNDEFINED> instruction: 0xf10d8084
    4454:	rsbcs	r0, r8, #16, 16	; 0x100000
    4458:	strbmi	r2, [r0], -r0, lsl #2
    445c:	b	fe6c2458 <fchmod@plt+0xfe6c08b0>
    4460:	streq	pc, [r4], #-2260	; 0xfffff72c
    4464:			; <UNDEFINED> instruction: 0xf0002800
    4468:			; <UNDEFINED> instruction: 0xf7fd8096
    446c:	strbmi	lr, [r2], -r4, asr #21
    4470:	andcs	r4, r3, r1, lsl #12
    4474:	ldmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4478:			; <UNDEFINED> instruction: 0xf0402800
    447c:	mrcge	1, 1, r8, cr9, cr7, {1}
    4480:	vst1.32	{d20-d21}, [pc :256]!
    4484:	strls	r6, [r1], #-896	; 0xfffffc80
    4488:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    448c:	andls	r4, r0, #48, 12	; 0x3000000
    4490:			; <UNDEFINED> instruction: 0xf10d2201
    4494:			; <UNDEFINED> instruction: 0xf7fd0978
    4498:			; <UNDEFINED> instruction: 0x4630eb7c
    449c:	blx	fff424a0 <fchmod@plt+0xfff408f8>
    44a0:	strvc	pc, [r4], #-2260	; 0xfffff72c
    44a4:	beq	40b6c <fchmod@plt+0x3efc4>
    44a8:	svclt	0x00184638
    44ac:	beq	805f0 <fchmod@plt+0x7ea48>
    44b0:	b	fe8424ac <fchmod@plt+0xfe840904>
    44b4:	strmi	r4, [r1], -sl, asr #12
    44b8:			; <UNDEFINED> instruction: 0xf7fd2003
    44bc:	pkhbtmi	lr, r3, r2, lsl #19
    44c0:			; <UNDEFINED> instruction: 0xf0402800
    44c4:			; <UNDEFINED> instruction: 0x4649811e
    44c8:			; <UNDEFINED> instruction: 0xf7ff4630
    44cc:	strmi	pc, [r5], -pc, ror #30
    44d0:			; <UNDEFINED> instruction: 0xf0002800
    44d4:			; <UNDEFINED> instruction: 0x465a8116
    44d8:			; <UNDEFINED> instruction: 0x46384659
    44dc:	bl	7424d8 <fchmod@plt+0x740930>
    44e0:	tst	fp, r0, lsr r1
    44e4:			; <UNDEFINED> instruction: 0xf7fd4629
    44e8:	andcc	lr, r1, r8, ror #21
    44ec:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
    44f0:			; <UNDEFINED> instruction: 0xf7fd4638
    44f4:	vmovne	d16, lr, r2
    44f8:			; <UNDEFINED> instruction: 0x4638d1f4
    44fc:	stmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4500:			; <UNDEFINED> instruction: 0xf0402800
    4504:			; <UNDEFINED> instruction: 0x462880fb
    4508:	stmia	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    450c:			; <UNDEFINED> instruction: 0xf0402800
    4510:			; <UNDEFINED> instruction: 0x462880f5
    4514:	b	1bc2510 <fchmod@plt+0x1bc0968>
    4518:	stmia	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    451c:			; <UNDEFINED> instruction: 0xf0402800
    4520:			; <UNDEFINED> instruction: 0x462880f0
    4524:	b	1e42520 <fchmod@plt+0x1e40978>
    4528:			; <UNDEFINED> instruction: 0xf0402800
    452c:			; <UNDEFINED> instruction: 0xf8d980ea
    4530:	stmdbge	r2, {r3, r6, sp}
    4534:	ldrsbcc	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
    4538:	stmib	r1, {r4, r5, r9, sl, lr}^
    453c:			; <UNDEFINED> instruction: 0xf7fd2300
    4540:			; <UNDEFINED> instruction: 0xf8d4ea9e
    4544:			; <UNDEFINED> instruction: 0xf7fd0404
    4548:	stmdacs	r0, {r3, r5, r6, r9, fp, sp, lr, pc}
    454c:	sbcshi	pc, ip, r0
    4550:	blx	ffc42554 <fchmod@plt+0xffc409ac>
    4554:			; <UNDEFINED> instruction: 0xf8c42300
    4558:	strcs	r3, [r0, #-1028]	; 0xfffffbfc
    455c:			; <UNDEFINED> instruction: 0xf7ff4620
    4560:	bmi	fe1c37ec <fchmod@plt+0xfe1c1c44>
    4564:	ldrbtmi	r4, [sl], #-2947	; 0xfffff47d
    4568:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    456c:	strbtcc	pc, [r4], #2269	; 0x8dd	; <UNPREDICTABLE>
    4570:			; <UNDEFINED> instruction: 0xf040405a
    4574:			; <UNDEFINED> instruction: 0x462880f8
    4578:	sfmmi	f7, 3, [ip, #52]!	; 0x34
    457c:	svchi	0x00f0e8bd
    4580:	streq	pc, [r4], #-2260	; 0xfffff72c
    4584:	stmdacs	r0, {r0, r8, sl, sp}
    4588:			; <UNDEFINED> instruction: 0xf7fdd0e8
    458c:	movwcs	lr, #2630	; 0xa46
    4590:	strcc	pc, [r4], #-2244	; 0xfffff73c
    4594:			; <UNDEFINED> instruction: 0xf8d4e7e2
    4598:	cdpge	4, 3, cr1, cr9, cr12, {0}
    459c:	ldrcs	pc, [r0], #-2260	; 0xfffff72c
    45a0:	ldrcc	pc, [r4], #-2260	; 0xfffff72c
    45a4:	andsne	pc, r0, r8, asr #17
    45a8:	movwcs	lr, #27080	; 0x69c8
    45ac:			; <UNDEFINED> instruction: 0xf0002b00
    45b0:	ldclmi	0, cr8, [r3, #-724]!	; 0xfffffd2c
    45b4:	orrvs	pc, r0, #1325400064	; 0x4f000000
    45b8:	andcs	r4, r1, #26214400	; 0x1900000
    45bc:			; <UNDEFINED> instruction: 0x4630447d
    45c0:	strls	r9, [r0, #-1025]	; 0xfffffbff
    45c4:	b	ff9425c0 <fchmod@plt+0xff940a18>
    45c8:			; <UNDEFINED> instruction: 0xf7ff4630
    45cc:	strbmi	pc, [r1], -r5, ror #20	; <UNPREDICTABLE>
    45d0:	svccc	0x00004607
    45d4:	svclt	0x00184630
    45d8:			; <UNDEFINED> instruction: 0xf7ff2701
    45dc:			; <UNDEFINED> instruction: 0xf8c4fee7
    45e0:	stmdacs	r0, {r2, sl}
    45e4:			; <UNDEFINED> instruction: 0xf8d4d0b9
    45e8:	ldmdblt	r5!, {r3, r4, sl, ip, lr}^
    45ec:	stmdavs	r8!, {r0, r2, r5, sp, lr, pc}^
    45f0:			; <UNDEFINED> instruction: 0xf0002800
    45f4:			; <UNDEFINED> instruction: 0xf8d480ae
    45f8:			; <UNDEFINED> instruction: 0xf8d43400
    45fc:	ldmdbvs	fp, {r2, sl, ip}
    4600:	ldmiblt	r8!, {r3, r4, r7, r8, r9, sl, lr}
    4604:	stccs	8, cr6, [r0, #-948]	; 0xfffffc4c
    4608:	stcvc	0, cr13, [fp], #-436	; 0xfffffe4c
    460c:	strbtle	r0, [lr], #2011	; 0x7db
    4610:	stmdacs	r0, {r3, r5, fp, sp, lr}
    4614:			; <UNDEFINED> instruction: 0xf8d4d0f6
    4618:			; <UNDEFINED> instruction: 0xf8d43400
    461c:	ldmibvs	fp, {r2, sl, ip}
    4620:	mulcc	r1, r8, r7
    4624:			; <UNDEFINED> instruction: 0xf8d4d006
    4628:	andcs	r1, sl, r4, lsl #8
    462c:	b	1142628 <fchmod@plt+0x1140a80>
    4630:	mvnle	r3, r1
    4634:	streq	pc, [r4], #-2260	; 0xfffff72c
    4638:			; <UNDEFINED> instruction: 0xf7fd3701
    463c:	tstlt	r0, ip, asr #16
    4640:			; <UNDEFINED> instruction: 0xf8d43701
    4644:			; <UNDEFINED> instruction: 0xf7fd0404
    4648:			; <UNDEFINED> instruction: 0xf7fde9d6
    464c:	cmnlt	r8, r8, lsl #16
    4650:	streq	pc, [r4], #-2260	; 0xfffff72c
    4654:	stmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4658:			; <UNDEFINED> instruction: 0xf0002800
    465c:	movwcs	r8, #134	; 0x86
    4660:	strcc	pc, [r4], #-2244	; 0xfffff73c
    4664:			; <UNDEFINED> instruction: 0xf7fd4630
    4668:			; <UNDEFINED> instruction: 0xe776e892
    466c:	streq	pc, [r4], #-2260	; 0xfffff72c
    4670:	ldmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4674:	mvnsle	r2, r0, lsl #16
    4678:	streq	pc, [r4], #-2244	; 0xfffff73c
    467c:	mvnsle	r2, r0, lsl #30
    4680:			; <UNDEFINED> instruction: 0x4621ad1e
    4684:	strtmi	r2, [sl], -r3
    4688:	b	1dc2684 <fchmod@plt+0x1dc0adc>
    468c:	stmdbvs	fp!, {r4, r8, r9, fp, ip, sp, pc}
    4690:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    4694:	svcmi	0x0020f5b3
    4698:			; <UNDEFINED> instruction: 0x4639d11c
    469c:			; <UNDEFINED> instruction: 0xf7fd4620
    46a0:	strmi	lr, [r7], -r0, ror #20
    46a4:	suble	r2, r7, r0, lsl #16
    46a8:			; <UNDEFINED> instruction: 0x46394630
    46ac:	ldm	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46b0:	ldrtmi	r4, [r8], -r5, lsl #12
    46b4:	ldmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    46b8:			; <UNDEFINED> instruction: 0xf47f2d00
    46bc:			; <UNDEFINED> instruction: 0xf7ffaf4e
    46c0:	stmdacs	r0, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    46c4:	svcge	0x0049f47f
    46c8:	andcs	r4, r1, #47104	; 0xb800
    46cc:	ldrbtmi	r4, [fp], #-1557	; 0xfffff9eb
    46d0:	smlald	r7, r3, sl, r0
    46d4:			; <UNDEFINED> instruction: 0x46214630
    46d8:	stmia	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46dc:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    46e0:	svcge	0x003bf47f
    46e4:			; <UNDEFINED> instruction: 0xf8d4e7eb
    46e8:	str	r0, [r6, r4, lsl #8]!
    46ec:	streq	pc, [r4], #-2260	; 0xfffff72c
    46f0:	ldmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    46f4:			; <UNDEFINED> instruction: 0xf8c42300
    46f8:	str	r3, [lr, -r4, lsl #8]!
    46fc:			; <UNDEFINED> instruction: 0xf7fd4628
    4700:			; <UNDEFINED> instruction: 0xf10ae98c
    4704:	ldr	r0, [ip, -r1, lsl #20]
    4708:	blx	54270c <fchmod@plt+0x540b64>
    470c:			; <UNDEFINED> instruction: 0xf47f2800
    4710:			; <UNDEFINED> instruction: 0xf1baaf21
    4714:			; <UNDEFINED> instruction: 0xf43f0f00
    4718:	ldr	sl, [fp, -ip, asr #30]
    471c:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    4720:	b	c4271c <fchmod@plt+0xc40b74>
    4724:	stmvs	r3, {r5, r8, ip, sp, pc}
    4728:			; <UNDEFINED> instruction: 0xf8c8ae39
    472c:	smlald	r3, r0, ip, r0
    4730:			; <UNDEFINED> instruction: 0xf8c8ae39
    4734:			; <UNDEFINED> instruction: 0xe73c001c
    4738:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    473c:	stmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4740:	ldrtmi	r4, [r0], -r1, lsr #12
    4744:	stmia	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4748:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    474c:	svcge	0x0005f47f
    4750:	blmi	3fe62c <fchmod@plt+0x3fca84>
    4754:	addscc	pc, r3, #64, 4
    4758:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
    475c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4760:			; <UNDEFINED> instruction: 0xf7fd4478
    4764:			; <UNDEFINED> instruction: 0xf7fdea1c
    4768:			; <UNDEFINED> instruction: 0xf8c4e806
    476c:	ldrb	r0, [r9, -r4, lsl #8]!
    4770:	ldrdeq	r2, [r1], -r4
    4774:	andeq	r0, r0, r8, ror #3
    4778:	andeq	r1, r0, sl, asr r9
    477c:	andeq	r2, r1, lr, ror r8
    4780:	andeq	r1, r0, ip, lsr #16
    4784:	andeq	r5, r1, r6, asr #4
    4788:	andeq	r0, r0, r2, lsl #28
    478c:	andeq	r1, r0, lr, asr #13
    4790:	andeq	r1, r0, r4, lsr r7
    4794:	andeq	r1, r0, lr, lsl #13
    4798:	muleq	r0, r8, r6
    479c:	strmi	r4, [fp], -r8, lsl #20
    47a0:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    47a4:	vst1.8	{d20-d22}, [pc], r4
    47a8:			; <UNDEFINED> instruction: 0xf7fd6180
    47ac:			; <UNDEFINED> instruction: 0xf894e8e2
    47b0:	andcs	r3, r1, r4, lsr #8
    47b4:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    47b8:	strtcc	pc, [r4], #-2180	; 0xfffff77c
    47bc:	svclt	0x0000bd10
    47c0:	andeq	r1, r0, r6, lsr #9
    47c4:	strlt	r2, [r8, #-256]	; 0xffffff00
    47c8:	stmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    47cc:			; <UNDEFINED> instruction: 0xf080fab0
    47d0:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    47d4:	strtcc	pc, [r4], #-2192	; 0xfffff770
    47d8:	strle	r0, [r1, #-1883]	; 0xfffff8a5
    47dc:	ldrbmi	r2, [r0, -r1]!
    47e0:	bllt	fedc27e4 <fchmod@plt+0xfedc0c3c>
    47e4:	andcs	r4, r5, #48, 18	; 0xc0000
    47e8:	ldrbtmi	fp, [r9], #-1528	; 0xfffffa08
    47ec:			; <UNDEFINED> instruction: 0xf7fd4605
    47f0:	svcmi	0x002ee9a6
    47f4:	bllt	8159f8 <fchmod@plt+0x813e50>
    47f8:	strtcc	pc, [r4], #-2197	; 0xfffff76b
    47fc:	ldrbeq	r4, [sl], r4, lsl #12
    4800:			; <UNDEFINED> instruction: 0xf013d523
    4804:	strtmi	r0, [r8], -r4, lsl #30
    4808:			; <UNDEFINED> instruction: 0xf1a4d118
    480c:	strcc	r0, [r1], #-270	; 0xfffffef2
    4810:			; <UNDEFINED> instruction: 0xf181fab1
    4814:			; <UNDEFINED> instruction: 0xf7ff0949
    4818:			; <UNDEFINED> instruction: 0x4606fb9b
    481c:			; <UNDEFINED> instruction: 0xf7fcb970
    4820:			; <UNDEFINED> instruction: 0x4603efd4
    4824:	bllt	12cc830 <fchmod@plt+0x12cac88>
    4828:	andsle	r2, lr, pc, lsl #24
    482c:	svc	0x0084f7fc
    4830:	strtcc	pc, [r4], #-2197	; 0xfffff76b
    4834:			; <UNDEFINED> instruction: 0xf0134628
    4838:	rscle	r0, r6, r4, lsl #30
    483c:	ldrtmi	r2, [r0], -r1, lsl #12
    4840:			; <UNDEFINED> instruction: 0xf895bdf8
    4844:	strcs	r3, [r0], #-1060	; 0xfffffbdc
    4848:	bmi	67e7bc <fchmod@plt+0x67cc14>
    484c:	ldmdavs	r6, {r1, r3, r4, r5, r6, sl, lr}^
    4850:	ldrbeq	fp, [fp, -lr, ror #2]
    4854:			; <UNDEFINED> instruction: 0x4628d4f2
    4858:			; <UNDEFINED> instruction: 0xf7ff2101
    485c:			; <UNDEFINED> instruction: 0x4606fb79
    4860:	mvnle	r2, r0, lsl #16
    4864:	ldm	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4868:	strcs	lr, [r0], -r9, ror #15
    486c:			; <UNDEFINED> instruction: 0xf7fce7e7
    4870:	andcc	lr, r1, ip, asr #30
    4874:			; <UNDEFINED> instruction: 0xf895d00e
    4878:	strb	r3, [sl, r4, lsr #8]!
    487c:	tstcs	r1, sp, lsl #20
    4880:	blmi	3968bc <fchmod@plt+0x394d14>
    4884:	ldmdapl	ip!, {r1, r3, r4, r5, r6, sl, lr}
    4888:	stmdavs	r3!, {r3, r4, r5, r6, r7, fp, ip, lr}
    488c:			; <UNDEFINED> instruction: 0xf7fd6800
    4890:			; <UNDEFINED> instruction: 0xe7d4e8b8
    4894:	svc	0x0098f7fc
    4898:	rscle	r2, r6, r0, lsl #16
    489c:	tstcs	r1, r8, lsl #20
    48a0:	blmi	1968bc <fchmod@plt+0x194d14>
    48a4:			; <UNDEFINED> instruction: 0xe7ee447a
    48a8:	andeq	r1, r0, r6, lsr r6
    48ac:	strdeq	r2, [r1], -r0
    48b0:	andeq	r5, r1, r8, asr #1
    48b4:	andeq	r1, r0, r4, lsr #11
    48b8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    48bc:	strdeq	r0, [r0], -r4
    48c0:	andeq	r1, r0, r4, lsl #11
    48c4:	svcmi	0x00f0e92d
    48c8:	strmi	fp, [r5], -r3, lsl #1
    48cc:			; <UNDEFINED> instruction: 0xf7fd460c
    48d0:			; <UNDEFINED> instruction: 0xf895e84a
    48d4:	ldreq	r3, [r9, r4, lsr #8]
    48d8:			; <UNDEFINED> instruction: 0xf1004607
    48dc:			; <UNDEFINED> instruction: 0xf03480b5
    48e0:			; <UNDEFINED> instruction: 0xf0400842
    48e4:			; <UNDEFINED> instruction: 0xf02480b1
    48e8:	bcs	51f0 <fchmod@plt+0x3648>
    48ec:	andcs	fp, r1, #12, 30	; 0x30
    48f0:	vhsub.u32	d18, d2, d0
    48f4:			; <UNDEFINED> instruction: 0xf88503c3
    48f8:	andle	r3, r6, r4, lsr #8
    48fc:	smmlseq	sl, fp, r2, fp
    4900:	movwcs	fp, #57180	; 0xdf5c
    4904:			; <UNDEFINED> instruction: 0xf1406003
    4908:			; <UNDEFINED> instruction: 0xf89580a3
    490c:	strcs	r3, [r0], -r4, lsr #8
    4910:	tstne	r2, r8, asr #12	; <UNPREDICTABLE>
    4914:	ldrvs	pc, [r8], #-2245	; 0xfffff73b
    4918:	movweq	pc, #870	; 0x366	; <UNPREDICTABLE>
    491c:	ldrvs	pc, [ip], #-2245	; 0xfffff73b
    4920:	svceq	0x0008f013
    4924:	strtcc	pc, [r4], #-2181	; 0xfffff77b
    4928:	strtvs	pc, [r0], #-2245	; 0xfffff73b
    492c:	svclt	0x00184628
    4930:	tstmi	r9, pc, asr #8	; <UNPREDICTABLE>
    4934:	ldmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4938:			; <UNDEFINED> instruction: 0xf8c5683b
    493c:	cdpne	4, 0, cr6, cr6, cr4, {0}
    4940:	ldrhtvs	fp, [fp], -r8
    4944:	adcshi	pc, r7, r0, asr #5
    4948:	strtcc	pc, [r4], #-2197	; 0xfffff76b
    494c:			; <UNDEFINED> instruction: 0xf100071b
    4950:	ldmdbmi	r1!, {r1, r2, r7, pc}^
    4954:			; <UNDEFINED> instruction: 0x46304479
    4958:	mcr	7, 3, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    495c:			; <UNDEFINED> instruction: 0xf8c5683b
    4960:	stmdacs	r0, {r2, sl}
    4964:	addshi	pc, ip, r0
    4968:	stmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    496c:	tstcs	r2, r1, lsl #4
    4970:	ldmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4974:	addpl	pc, r0, pc, asr #8
    4978:	svc	0x0070f7fc
    497c:	stmdacs	r0, {r1, r7, r9, sl, lr}
    4980:	vst4.16	{d29-d32}, [pc :256], r7
    4984:			; <UNDEFINED> instruction: 0xf04f5680
    4988:			; <UNDEFINED> instruction: 0xf8d50900
    498c:	ldrtmi	r3, [r1], -r0, lsl #8
    4990:	strcs	pc, [r4], #-2261	; 0xfffff72b
    4994:	ldmdbvs	fp, {r4, r6, r9, sl, lr}^
    4998:	strmi	r4, [r2, #1944]	; 0x798
    499c:	adds	sp, fp, sp, lsl r0
    49a0:	streq	pc, [r4], #-2261	; 0xfffff72b
    49a4:	svc	0x00a8f7fc
    49a8:	ldrbmi	r4, [r0], -r3, lsl #12
    49ac:	cmnle	r1, r0, lsl #22
    49b0:	strpl	pc, [r0], r6, lsl #10
    49b4:			; <UNDEFINED> instruction: 0xf7fc4631
    49b8:			; <UNDEFINED> instruction: 0x4604eef0
    49bc:	subsle	r2, r4, r0, lsl #16
    49c0:	svc	0x00a0f7fc
    49c4:	strcc	pc, [r0], #-2261	; 0xfffff72b
    49c8:	strcs	pc, [r4], #-2261	; 0xfffff72b
    49cc:	ldmdbvs	fp, {r1, r5, r7, r9, sl, lr}^
    49d0:	strtmi	r1, [r0], #-2609	; 0xfffff5cf
    49d4:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    49d8:	tstcs	sl, r8, asr #32
    49dc:			; <UNDEFINED> instruction: 0xf7fd4650
    49e0:	stmdacs	r0, {r3, r6, fp, sp, lr, pc}
    49e4:			; <UNDEFINED> instruction: 0xf880d0dc
    49e8:	ldrbmi	r9, [r0], -r0
    49ec:	mrc	7, 5, APSR_nzcv, cr6, cr12, {7}
    49f0:	stmdacs	r0, {r2, r9, sl, lr}
    49f4:	stmdavc	r3, {r0, r3, r4, r5, ip, lr, pc}
    49f8:			; <UNDEFINED> instruction: 0xf0133b2b
    49fc:	ldrshtle	r0, [r1], -sp
    4a00:	strcc	pc, [r0], #-2261	; 0xfffff72b
    4a04:			; <UNDEFINED> instruction: 0x479868db
    4a08:			; <UNDEFINED> instruction: 0xf8d5b360
    4a0c:	ldmdavs	fp, {sl, ip, sp}
    4a10:	pkhbtmi	r4, r3, r8, lsl #15
    4a14:	rsbsle	r2, r9, r0, lsl #16
    4a18:			; <UNDEFINED> instruction: 0xf7fc2014
    4a1c:	stmdacs	r0, {r5, r8, r9, sl, fp, sp, lr, pc}
    4a20:			; <UNDEFINED> instruction: 0xf8d5d06c
    4a24:			; <UNDEFINED> instruction: 0xf8d5341c
    4a28:	cfstrsvc	mvf2, [r1], {24}
    4a2c:	blmi	3f134 <fchmod@plt+0x3d58c>
    4a30:	tsteq	r0, pc, ror #6	; <UNPREDICTABLE>
    4a34:	andls	pc, ip, r0, asr #17
    4a38:	strvc	r6, [r1], #-131	; 0xffffff7d
    4a3c:	tstlt	r3, r2, ror #2
    4a40:			; <UNDEFINED> instruction: 0xf8c560d8
    4a44:			; <UNDEFINED> instruction: 0xe7a0041c
    4a48:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4a4c:	eorsvs	r2, fp, r6, lsl r3
    4a50:	andlt	r4, r3, r0, asr #12
    4a54:	svchi	0x00f0e8bd
    4a58:	ldreq	pc, [r8], #-2245	; 0xfffff73b
    4a5c:	stmdbmi	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    4a60:			; <UNDEFINED> instruction: 0xe7784479
    4a64:	bleq	40ba8 <fchmod@plt+0x3f000>
    4a68:			; <UNDEFINED> instruction: 0x4654e7d6
    4a6c:			; <UNDEFINED> instruction: 0xf7fc4620
    4a70:	strcs	lr, [ip], #-3648	; 0xfffff1c0
    4a74:			; <UNDEFINED> instruction: 0x4628603c
    4a78:	blx	542a7c <fchmod@plt+0x540ed4>
    4a7c:	streq	pc, [r4], #-2261	; 0xfffff72b
    4a80:	svc	0x00caf7fc
    4a84:	strbmi	r2, [r0], -r0, lsl #6
    4a88:	strcc	pc, [r4], #-2245	; 0xfffff73b
    4a8c:	andlt	r6, r3, ip, lsr r0
    4a90:	svchi	0x00f0e8bd
    4a94:			; <UNDEFINED> instruction: 0xf7fc210a
    4a98:	stmdacs	r0, {r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4a9c:	str	sp, [r2, r5, lsr #1]!
    4aa0:	movwls	r4, #5680	; 0x1630
    4aa4:	stmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4aa8:	streq	pc, [r4], #-2261	; 0xfffff72b
    4aac:	eorsvs	r9, fp, r1, lsl #22
    4ab0:			; <UNDEFINED> instruction: 0xf47f2800
    4ab4:			; <UNDEFINED> instruction: 0xf1a3af59
    4ab8:	blx	fecc56c8 <fchmod@plt+0xfecc3b20>
    4abc:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    4ac0:	orrsne	lr, r4, #77824	; 0x13000
    4ac4:			; <UNDEFINED> instruction: 0xf895d0c4
    4ac8:			; <UNDEFINED> instruction: 0xf04f3424
    4acc:			; <UNDEFINED> instruction: 0xf0430801
    4ad0:			; <UNDEFINED> instruction: 0xf8850302
    4ad4:	ldr	r3, [fp, r4, lsr #8]!
    4ad8:			; <UNDEFINED> instruction: 0xf7fc4650
    4adc:			; <UNDEFINED> instruction: 0xf8d5ee0a
    4ae0:			; <UNDEFINED> instruction: 0xf7fc0404
    4ae4:	ldmdblt	r8!, {r3, r4, r9, sl, fp, sp, lr, pc}
    4ae8:	strcc	pc, [r0], #-2261	; 0xfffff72b
    4aec:	blcs	1f260 <fchmod@plt+0x1d6b8>
    4af0:	ldrmi	sp, [r8, r9, ror #1]
    4af4:	mvnle	r2, r0, lsl #16
    4af8:			; <UNDEFINED> instruction: 0xe7bc683c
    4afc:	svceq	0x0000f1bb
    4b00:			; <UNDEFINED> instruction: 0xf8d5d004
    4b04:	ldrbmi	r3, [r8], -r0, lsl #8
    4b08:			; <UNDEFINED> instruction: 0x4798685b
    4b0c:	ldrbmi	r4, [r4], -r0, lsr #12
    4b10:	stcl	7, cr15, [lr, #1008]!	; 0x3f0
    4b14:	svclt	0x0000e7aa
    4b18:	strdeq	r1, [r0], -r0
    4b1c:	andeq	r1, r0, r0, ror #7
    4b20:	ldrbmi	lr, [r0, sp, lsr #18]!
    4b24:			; <UNDEFINED> instruction: 0xf8d04606
    4b28:	pkhbtmi	r5, r9, r8, lsl #8
    4b2c:	strtmi	r2, [ip], -r0
    4b30:	subsle	r2, r4, r0, lsl #26
    4b34:			; <UNDEFINED> instruction: 0xb1226822
    4b38:	bcc	ae2b88 <fchmod@plt+0xae0fe0>
    4b3c:	svceq	0x00fdf012
    4b40:	stmiavs	r4!, {r0, r1, ip, lr, pc}^
    4b44:	stccs	0, cr3, [r0], {1}
    4b48:	stmdacs	r1, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4b4c:	addeq	sp, r0, r7, asr #18
    4b50:	mcr	7, 4, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4b54:	stmdacs	r0, {r7, r9, sl, lr}
    4b58:	adcmi	sp, ip, #96	; 0x60
    4b5c:	strmi	sp, [r2], -r7, asr #32
    4b60:	andsvs	r2, r5, r0, lsl #2
    4b64:	stmiavs	sp!, {r1, r4, r7, r9, sl, lr}^
    4b68:	andcc	r4, r4, #15728640	; 0xf00000
    4b6c:	adcmi	r3, ip, #1073741824	; 0x40000000
    4b70:			; <UNDEFINED> instruction: 0x464bd1f7
    4b74:	strbmi	r2, [r0], -r4, lsl #4
    4b78:	svc	0x00aaf7fc
    4b7c:	ldrdcs	pc, [r0], -r8
    4b80:	orrmi	pc, r0, #-1073741823	; 0xc0000001
    4b84:			; <UNDEFINED> instruction: 0xf8c63b01
    4b88:	cmplt	ip, #24, 8	; 0x18000000
    4b8c:	addsvs	r2, r1, r0, lsl #2
    4b90:	ldrdne	pc, [r4], -r8
    4b94:	sbcsvs	r2, r1, r1, lsl #30
    4b98:	eorcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    4b9c:	ldrdcc	pc, [r0], -sl
    4ba0:			; <UNDEFINED> instruction: 0xf8da609a
    4ba4:	sbcsvs	r3, ip, r0
    4ba8:			; <UNDEFINED> instruction: 0xf1a8d90d
    4bac:	strbmi	r0, [r3], -r4, lsl #4
    4bb0:	streq	lr, [r7, r2, lsl #22]
    4bb4:	andne	lr, r0, #3457024	; 0x34c000
    4bb8:			; <UNDEFINED> instruction: 0xf8536091
    4bbc:	addsmi	r2, pc, #4, 30
    4bc0:	sbcsvs	r6, r1, r9, asr r8
    4bc4:			; <UNDEFINED> instruction: 0x4640d1f6
    4bc8:	ldc	7, cr15, [r2, #1008]	; 0x3f0
    4bcc:	strtcc	pc, [r4], #-2198	; 0xfffff76a
    4bd0:			; <UNDEFINED> instruction: 0xf0432000
    4bd4:			; <UNDEFINED> instruction: 0xf8860301
    4bd8:	pop	{r2, r5, sl, ip, sp}
    4bdc:	strdcs	r8, [r0], -r0
    4be0:			; <UNDEFINED> instruction: 0x87f0e8bd
    4be4:	ldrdne	pc, [r0], -sl
    4be8:	ldrne	pc, [ip], #-2246	; 0xfffff73a
    4bec:	strbmi	lr, [fp], -lr, asr #15
    4bf0:	tstcs	r0, r4, lsl #4
    4bf4:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    4bf8:	svc	0x006af7fc
    4bfc:	ldrdcc	pc, [r0], -r8
    4c00:			; <UNDEFINED> instruction: 0xf8c62200
    4c04:	addsvs	r3, sl, r8, lsl r4
    4c08:	ldrdcs	pc, [r4], -r8
    4c0c:	ldmdb	r8, {r1, r3, r4, r6, r7, sp, lr}^
    4c10:	addsvs	r2, sl, r2, lsl #6
    4c14:	stccc	8, cr15, [r4], {88}	; 0x58
    4c18:			; <UNDEFINED> instruction: 0xe7c660dc
    4c1c:	rscscc	pc, pc, pc, asr #32
    4c20:	svclt	0x0000e7db
    4c24:	rsble	r2, r0, r0, lsl #16
    4c28:	mvnsmi	lr, #737280	; 0xb4000
    4c2c:			; <UNDEFINED> instruction: 0xf8d04681
    4c30:	cfmvdlrcs	mvd0, r6
    4c34:			; <UNDEFINED> instruction: 0xf8d1d035
    4c38:	pkhbtmi	r7, r8, r8, lsl #8
    4c3c:	strcs	fp, [r0], -pc, asr #6
    4c40:			; <UNDEFINED> instruction: 0xb1a86878
    4c44:	strcc	pc, [r0], #-2264	; 0xfffff728
    4c48:			; <UNDEFINED> instruction: 0x4798689b
    4c4c:	ldrmi	pc, [r8], #-2265	; 0xfffff727
    4c50:	cmnlt	ip, r5, lsl #12
    4c54:	cmplt	r0, r0, ror #16
    4c58:	strcc	pc, [r0], #-2265	; 0xfffff727
    4c5c:			; <UNDEFINED> instruction: 0x4798689b
    4c60:	strtmi	r4, [r8], -r1, lsl #12
    4c64:	stc	7, cr15, [r6, #-1008]	; 0xfffffc10
    4c68:	stmiavs	r4!, {r4, r5, r6, r7, r8, ip, sp, pc}^
    4c6c:	mvnsle	r2, r0, lsl #24
    4c70:	svccs	0x000068ff
    4c74:			; <UNDEFINED> instruction: 0xf8d9d1e4
    4c78:	stmdblt	lr, {r3, r4, sl, ip, sp}
    4c7c:			; <UNDEFINED> instruction: 0x4616e037
    4c80:	strdlt	r6, [r3, -r2]
    4c84:	smlalsvs	r6, r3, lr, r0
    4c88:	bcs	1655c <fchmod@plt+0x149b4>
    4c8c:			; <UNDEFINED> instruction: 0xf8c9d1f7
    4c90:	movwcs	r6, #1048	; 0x418
    4c94:			; <UNDEFINED> instruction: 0xf89960b3
    4c98:			; <UNDEFINED> instruction: 0xf0433424
    4c9c:			; <UNDEFINED> instruction: 0xf8890301
    4ca0:	andcs	r3, r0, r4, lsr #8
    4ca4:	mvnshi	lr, #12386304	; 0xbd0000
    4ca8:	strtcs	pc, [r0], #-2265	; 0xfffff727
    4cac:	adcmi	r6, r2, #14876672	; 0xe30000
    4cb0:	stmiavs	r2!, {r3, r4, ip, lr, pc}
    4cb4:	sbcsvs	fp, r3, sl, ror r1
    4cb8:	orrlt	r6, r3, r3, ror #17
    4cbc:			; <UNDEFINED> instruction: 0xf899609a
    4cc0:			; <UNDEFINED> instruction: 0xf0433424
    4cc4:			; <UNDEFINED> instruction: 0xf8890301
    4cc8:	rscvs	r3, r6, r4, lsr #8
    4ccc:	ldmvs	pc!, {r1, r2, r5, r9, sl, lr}^	; <UNPREDICTABLE>
    4cd0:			; <UNDEFINED> instruction: 0xd1b52f00
    4cd4:			; <UNDEFINED> instruction: 0xf8c9e7cf
    4cd8:	blcs	11d40 <fchmod@plt+0x10198>
    4cdc:			; <UNDEFINED> instruction: 0xf8c9d1ee
    4ce0:			; <UNDEFINED> instruction: 0xe7ec241c
    4ce4:	strtcc	pc, [r0], #-2249	; 0xfffff737
    4ce8:	andcs	lr, r0, r3, ror #15
    4cec:			; <UNDEFINED> instruction: 0x461e4770
    4cf0:	svclt	0x0000e7cf
    4cf4:	strtcc	pc, [r4], #-2192	; 0xfffff770
    4cf8:	vorr.i32	d27, #11534336	; 0x00b00000
    4cfc:	ldreq	r0, [fp, r0, asr #8]
    4d00:	pop	{r0, r1, r8, sl, ip, lr, pc}
    4d04:			; <UNDEFINED> instruction: 0xf7ff4010
    4d08:			; <UNDEFINED> instruction: 0xf7fcbb81
    4d0c:	tstcs	r6, #44, 28	; 0x2c0
    4d10:	strtmi	r6, [r0], -r3
    4d14:	svclt	0x0000bd10
    4d18:	blmi	bd75d8 <fchmod@plt+0xbd5a30>
    4d1c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    4d20:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    4d24:			; <UNDEFINED> instruction: 0x460458d3
    4d28:			; <UNDEFINED> instruction: 0xf8cd681b
    4d2c:			; <UNDEFINED> instruction: 0xf04f3414
    4d30:			; <UNDEFINED> instruction: 0xf8900300
    4d34:	ldreq	r3, [r9, r4, lsr #8]
    4d38:	ldrbeq	sp, [fp, -lr, lsl #8]
    4d3c:	andcs	sp, r0, r6, lsr #8
    4d40:	blmi	9575e0 <fchmod@plt+0x955a38>
    4d44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4d48:			; <UNDEFINED> instruction: 0xf8dd681a
    4d4c:	subsmi	r3, sl, r4, lsl r4
    4d50:	vand	d13, d13, d29
    4d54:	ldclt	13, cr4, [r0, #-112]!	; 0xffffff90
    4d58:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    4d5c:	strtcc	pc, [r4], #-2176	; 0xfffff780
    4d60:			; <UNDEFINED> instruction: 0xffc8f7ff
    4d64:	strtcc	pc, [r4], #-2196	; 0xfffff76c
    4d68:	mvnle	r2, r0, lsl #16
    4d6c:	strble	r0, [r6, #1882]!	; 0x75a
    4d70:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    4d74:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    4d78:	stmdacc	r1, {r0, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    4d7c:	andls	r6, r3, r8, asr r0
    4d80:	bicsle	r2, ip, r0, lsl #16
    4d84:			; <UNDEFINED> instruction: 0xf8acf7ff
    4d88:	ldrb	r9, [r9, r3, lsl #16]
    4d8c:	strtne	pc, [r4], #-2196	; 0xfffff76c
    4d90:	bmi	5301ac <fchmod@plt+0x52e604>
    4d94:	orrvs	pc, r0, #1325400064	; 0x4f000000
    4d98:	orreq	pc, r2, pc, ror #6
    4d9c:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
    4da0:	andls	r4, r0, #40, 12	; 0x2800000
    4da4:			; <UNDEFINED> instruction: 0xf8842201
    4da8:	ldrmi	r1, [r9], -r4, lsr #8
    4dac:	mrc	7, 7, APSR_nzcv, cr0, cr12, {7}
    4db0:			; <UNDEFINED> instruction: 0xf7fc4628
    4db4:	bmi	34016c <fchmod@plt+0x33e5c4>
    4db8:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4dbc:	vstrle	d2, [r4, #-0]
    4dc0:	subsvs	r3, r3, r1, lsl #22
    4dc4:			; <UNDEFINED> instruction: 0xf7ffb90b
    4dc8:	andcs	pc, r1, fp, lsl #17
    4dcc:			; <UNDEFINED> instruction: 0xf7fce7b8
    4dd0:	svclt	0x0000ecd2
    4dd4:	andeq	r2, r1, r8, asr #1
    4dd8:	andeq	r0, r0, r8, ror #3
    4ddc:	andeq	r2, r1, r0, lsr #1
    4de0:	andeq	r4, r1, r2, lsr #23
    4de4:	andeq	r0, r0, r6, ror #30
    4de8:	andeq	r4, r1, ip, asr fp
    4dec:	svcmi	0x00f0e92d
    4df0:			; <UNDEFINED> instruction: 0xf8904604
    4df4:	addlt	r0, r5, r4, lsr #8
    4df8:			; <UNDEFINED> instruction: 0x919cf8df
    4dfc:	ldrbtmi	r0, [r9], #1923	; 0x783
    4e00:			; <UNDEFINED> instruction: 0xf010d54f
    4e04:	cmple	ip, r8, lsl #12
    4e08:	strcc	pc, [r0], #-2260	; 0xfffff72c
    4e0c:	strmi	r4, [pc], -r8, lsl #12
    4e10:			; <UNDEFINED> instruction: 0x4798681b
    4e14:	stmdacs	r0, {r7, r9, sl, lr}
    4e18:	addhi	pc, r3, r0
    4e1c:	strcc	pc, [r0], #-2260	; 0xfffff72c
    4e20:			; <UNDEFINED> instruction: 0xf5044638
    4e24:	ldmvs	fp, {r7, r9, fp, sp, lr}
    4e28:			; <UNDEFINED> instruction: 0xf8d44798
    4e2c:			; <UNDEFINED> instruction: 0x46021418
    4e30:	subsle	r2, r4, r0, lsl #18
    4e34:			; <UNDEFINED> instruction: 0xf7ff4650
    4e38:			; <UNDEFINED> instruction: 0x4605f873
    4e3c:	suble	r2, lr, r0, lsl #16
    4e40:	strcc	pc, [r0], #-2260	; 0xfffff72c
    4e44:			; <UNDEFINED> instruction: 0xf8d54638
    4e48:	ldmvs	fp, {r2, r3, ip, sp, pc}
    4e4c:			; <UNDEFINED> instruction: 0x46024798
    4e50:	svceq	0x0000f1bb
    4e54:	ldrbmi	sp, [r9], -lr, lsr #32
    4e58:			; <UNDEFINED> instruction: 0xf7ff4650
    4e5c:	movtlt	pc, #34913	; 0x8861	; <UNPREDICTABLE>
    4e60:	andcs	r4, r5, #79872	; 0x13800
    4e64:	ldrtmi	r4, [r0], -lr, asr #18
    4e68:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4e6c:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    4e70:	stcl	7, cr15, [r8], #-1008	; 0xfffffc10
    4e74:	strcc	pc, [r0], #-2260	; 0xfffff72c
    4e78:			; <UNDEFINED> instruction: 0x4602689b
    4e7c:	andls	r4, r3, #56, 12	; 0x3800000
    4e80:	bls	d6ce8 <fchmod@plt+0xd5140>
    4e84:	strls	r2, [r0], #-257	; 0xfffffeff
    4e88:	strtmi	r4, [r8], -r3, lsl #12
    4e8c:	ldc	7, cr15, [r8, #1008]!	; 0x3f0
    4e90:	strcc	pc, [r0], #-2260	; 0xfffff72c
    4e94:	ldmdavs	fp, {r6, r9, sl, lr}^
    4e98:			; <UNDEFINED> instruction: 0x46304798
    4e9c:	pop	{r0, r2, ip, sp, pc}
    4ea0:			; <UNDEFINED> instruction: 0xf7fc8ff0
    4ea4:	andscs	lr, r6, #96, 26	; 0x1800
    4ea8:	andcs	r4, r0, r3, lsl #12
    4eac:	andlt	r6, r5, sl, lsl r0
    4eb0:	svchi	0x00f0e8bd
    4eb4:	strcc	pc, [r0], #-2260	; 0xfffff72c
    4eb8:	ldmdavs	fp, {r3, r5, r6, fp, sp, lr}^
    4ebc:	stcvc	7, cr4, [sl], #-608	; 0xfffffda0
    4ec0:	andhi	pc, r4, r5, asr #17
    4ec4:			; <UNDEFINED> instruction: 0xf8942001
    4ec8:	movwmi	r3, #9252	; 0x2424
    4ecc:	movwmi	r7, #13354	; 0x342a
    4ed0:	strtpl	pc, [r0], #-2244	; 0xfffff73c
    4ed4:	strtcc	pc, [r4], #-2180	; 0xfffff77c
    4ed8:	pop	{r0, r2, ip, sp, pc}
    4edc:			; <UNDEFINED> instruction: 0x20148ff0
    4ee0:	ldc	7, cr15, [ip], #1008	; 0x3f0
    4ee4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    4ee8:			; <UNDEFINED> instruction: 0xf8d4d04a
    4eec:	andcs	r5, r0, #24, 8	; 0x18000000
    4ef0:			; <UNDEFINED> instruction: 0xf8c07c03
    4ef4:			; <UNDEFINED> instruction: 0xf0438004
    4ef8:	andvs	r0, r2, r1, lsl #6
    4efc:	ldmdblt	sp, {r0, r1, sl, ip, sp, lr}^
    4f00:			; <UNDEFINED> instruction: 0xf8d4e035
    4f04:	ldmvs	fp, {sl, ip, sp}
    4f08:	stmdavc	r3, {r3, r4, r7, r8, r9, sl, lr}
    4f0c:			; <UNDEFINED> instruction: 0xf0133b2b
    4f10:	strdle	r0, [sp], -sp
    4f14:	orrslt	r6, sp, sp, ror #17
    4f18:	stmdacs	r0, {r3, r5, r6, fp, sp, lr}
    4f1c:	stmdavs	r8!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    4f20:			; <UNDEFINED> instruction: 0xf7fce7f3
    4f24:	andcs	lr, ip, #32, 26	; 0x800
    4f28:	strbmi	r4, [r0], -r3, lsl #12
    4f2c:			; <UNDEFINED> instruction: 0xe7be601a
    4f30:	stmib	r6, {r0, r1, r3, r5, r7, fp, sp, lr}^
    4f34:	stmiavs	fp!, {r1, r8, sl, ip, sp}
    4f38:	ldrhvs	fp, [lr], #19
    4f3c:	and	r6, sl, lr, lsr #1
    4f40:	ldrcc	pc, [ip], #-2260	; 0xfffff72c
    4f44:	ldrcs	pc, [r8], #-2260	; 0xfffff72c
    4f48:	strcc	lr, [r2, #-2502]	; 0xfffff63a
    4f4c:			; <UNDEFINED> instruction: 0xb103b19a
    4f50:			; <UNDEFINED> instruction: 0xf8c460de
    4f54:			; <UNDEFINED> instruction: 0xf894641c
    4f58:	andcs	r3, r1, r4, lsr #8
    4f5c:			; <UNDEFINED> instruction: 0xf8844303
    4f60:	andlt	r3, r5, r4, lsr #8
    4f64:	svchi	0x00f0e8bd
    4f68:	ldrvs	pc, [r8], #-2244	; 0xfffff73c
    4f6c:			; <UNDEFINED> instruction: 0xf8d4e7e6
    4f70:	stmib	r0, {r2, r3, r4, sl, ip, sp}^
    4f74:			; <UNDEFINED> instruction: 0xf8c43502
    4f78:	blcs	1dfe0 <fchmod@plt+0x1c438>
    4f7c:	strb	sp, [r8, r8, ror #3]!
    4f80:	strcc	pc, [r0], #-2260	; 0xfffff72c
    4f84:	ldmdavs	fp, {r6, r9, sl, lr}^
    4f88:			; <UNDEFINED> instruction: 0xf7fc4798
    4f8c:	andcs	lr, ip, #236, 24	; 0xec00
    4f90:	ldrtmi	r4, [r0], -r3, lsl #12
    4f94:	usada8	sl, sl, r0, r6
    4f98:	andeq	r1, r1, r6, ror #31
    4f9c:	strdeq	r0, [r0], -r4
    4fa0:	ldrdeq	r0, [r0], -ip
    4fa4:			; <UNDEFINED> instruction: 0xf890b5f8
    4fa8:	ldreq	r3, [sl, r4, lsr #8]
    4fac:			; <UNDEFINED> instruction: 0xf013d527
    4fb0:			; <UNDEFINED> instruction: 0xd1240708
    4fb4:	strcc	pc, [r0], #-2256	; 0xfffff730
    4fb8:	strmi	r4, [r8], -r4, lsl #12
    4fbc:			; <UNDEFINED> instruction: 0x4798681b
    4fc0:	teqlt	r0, #5242880	; 0x500000
    4fc4:			; <UNDEFINED> instruction: 0xf7fc2014
    4fc8:	strmi	lr, [r6], -sl, asr #24
    4fcc:			; <UNDEFINED> instruction: 0xf8d4b340
    4fd0:			; <UNDEFINED> instruction: 0xf8d4241c
    4fd4:	cfstrsvc	mvf1, [r3], {24}
    4fd8:			; <UNDEFINED> instruction: 0xf0436045
    4fdc:	andvs	r0, r7, r1, lsl #6
    4fe0:	addvs	r6, r2, r7, asr #1
    4fe4:	orrlt	r7, r9, r3, lsl #8
    4fe8:	sbcsvs	fp, r6, r2, lsl #2
    4fec:	strtcc	pc, [r4], #-2196	; 0xfffff76c
    4ff0:			; <UNDEFINED> instruction: 0xf8c42001
    4ff4:	movwmi	r6, #13340	; 0x341c
    4ff8:	strtcc	pc, [r4], #-2180	; 0xfffff77c
    4ffc:			; <UNDEFINED> instruction: 0xf7fcbdf8
    5000:	andscs	lr, r6, #45568	; 0xb200
    5004:	andcs	r4, r0, r3, lsl #12
    5008:	ldcllt	0, cr6, [r8, #104]!	; 0x68
    500c:	ldreq	pc, [r8], #-2244	; 0xfffff73c
    5010:			; <UNDEFINED> instruction: 0xf7fce7ea
    5014:	andcs	lr, ip, #168, 24	; 0xa800
    5018:	strtmi	r4, [r8], -r3, lsl #12
    501c:	ldcllt	0, cr6, [r8, #104]!	; 0x68
    5020:	strcc	pc, [r0], #-2260	; 0xfffff72c
    5024:	ldmdavs	fp, {r3, r5, r9, sl, lr}^
    5028:			; <UNDEFINED> instruction: 0xf7fc4798
    502c:	andcs	lr, ip, #156, 24	; 0x9c00
    5030:	ldrtmi	r4, [r0], -r3, lsl #12
    5034:	ldcllt	0, cr6, [r8, #104]!	; 0x68
    5038:	strtcs	pc, [r0], #-2256	; 0xfffff730
    503c:	addmi	r6, sl, #13303808	; 0xcb0000
    5040:	svclt	0x0008688a
    5044:	strtcc	pc, [r0], #-2240	; 0xfffff740
    5048:	sbcsvs	fp, r3, r2, asr r1
    504c:	cmplt	fp, fp, asr #17
    5050:			; <UNDEFINED> instruction: 0xf890609a
    5054:			; <UNDEFINED> instruction: 0xf0433424
    5058:			; <UNDEFINED> instruction: 0xf8800301
    505c:	ldrbmi	r3, [r0, -r4, lsr #8]!
    5060:	ldrcc	pc, [r8], #-2240	; 0xfffff740
    5064:	mvnsle	r2, r0, lsl #22
    5068:	strtcc	pc, [r4], #-2192	; 0xfffff770
    506c:	ldrcs	pc, [ip], #-2240	; 0xfffff740
    5070:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    5074:	strtcc	pc, [r4], #-2176	; 0xfffff780
    5078:	svclt	0x00004770
    507c:	strtcs	pc, [r4], #-2192	; 0xfffff770
    5080:	mvnsmi	lr, #737280	; 0xb4000
    5084:			; <UNDEFINED> instruction: 0xf8df0793
    5088:	addlt	r8, r3, r0, ror #1
    508c:	ldrle	r4, [ip, #-1272]!	; 0xfffffb08
    5090:	streq	pc, [r8, #-18]	; 0xffffffee
    5094:			; <UNDEFINED> instruction: 0x460fd139
    5098:	ldrne	pc, [r8], #-2256	; 0xfffff730
    509c:	stmibvs	r0, {r8, sl, ip, sp, lr, pc}
    50a0:	stmdbcs	r0, {r1, r2, r9, sl, lr}
    50a4:			; <UNDEFINED> instruction: 0x463ad052
    50a8:			; <UNDEFINED> instruction: 0xf7fe4648
    50ac:			; <UNDEFINED> instruction: 0x4604ff39
    50b0:	suble	r2, fp, r0, lsl #16
    50b4:	smlawtlt	r9, r1, r8, r6
    50b8:	ldrtmi	r4, [sl], -r8, asr #12
    50bc:			; <UNDEFINED> instruction: 0xff30f7fe
    50c0:	stmiavs	r1!, {r5, r6, r8, r9, fp, ip, sp, pc}^
    50c4:	strtcc	pc, [r0], #-2262	; 0xfffff72a
    50c8:	stmiavs	r3!, {r2, r3, r4, r7, r9, lr}
    50cc:			; <UNDEFINED> instruction: 0xf8c6bf08
    50d0:	blcs	a158 <fchmod@plt+0x85b0>
    50d4:	sbcsvs	sp, r9, r7, lsr r0
    50d8:	stmdbcs	r0, {r0, r5, r6, r7, fp, sp, lr}
    50dc:	addvs	sp, fp, pc, lsr r0
    50e0:	strtcc	pc, [r4], #-2198	; 0xfffff76a
    50e4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    50e8:	strtcc	pc, [r4], #-2182	; 0xfffff77a
    50ec:	tstlt	r8, r0, lsr #16
    50f0:	b	fffc30e8 <fchmod@plt+0xfffc1540>
    50f4:	stmdacs	r0, {r5, r6, fp, sp, lr}
    50f8:			; <UNDEFINED> instruction: 0xf8d6d034
    50fc:	ldmdavs	fp, {sl, ip, sp}^
    5100:	mulcs	r1, r8, r7
    5104:	pop	{r0, r1, ip, sp, pc}
    5108:			; <UNDEFINED> instruction: 0xf7fc83f0
    510c:	andscs	lr, r6, #44, 24	; 0x2c00
    5110:	andcs	r4, r0, r3, lsl #12
    5114:	andlt	r6, r3, sl, lsl r0
    5118:	mvnshi	lr, #12386304	; 0xbd0000
    511c:	andcs	r4, r5, #19456	; 0x4c00
    5120:			; <UNDEFINED> instruction: 0x46284913
    5124:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5128:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    512c:	bl	2c3124 <fchmod@plt+0x2c157c>
    5130:	tstcs	r1, fp, lsr r6
    5134:	strmi	r9, [r2], -r0, lsl #12
    5138:			; <UNDEFINED> instruction: 0xf7fc4620
    513c:	strtmi	lr, [r8], -r2, ror #24
    5140:	pop	{r0, r1, ip, sp, pc}
    5144:			; <UNDEFINED> instruction: 0xf8c683f0
    5148:	bfi	r1, r8, (invalid: 8:6)
    514c:	stc	7, cr15, [sl], {252}	; 0xfc
    5150:	strmi	r2, [r3], -r2, lsl #4
    5154:	andsvs	r2, sl, r0
    5158:	pop	{r0, r1, ip, sp, pc}
    515c:			; <UNDEFINED> instruction: 0xf8c683f0
    5160:			; <UNDEFINED> instruction: 0xe7bd341c
    5164:	ldrb	r2, [r6, r1]
    5168:	andeq	r1, r1, r8, asr sp
    516c:	strdeq	r0, [r0], -r4
    5170:	andeq	r0, r0, r0, lsr #26
    5174:			; <UNDEFINED> instruction: 0xf890b538
    5178:	vraddhn.i16	d19, <illegal reg q1.5>, q10
    517c:	ldreq	r0, [fp, r0, asr #10]
    5180:	strmi	sp, [sl], -lr, lsl #10
    5184:	ldrne	pc, [r8], #-2256	; 0xfffff730
    5188:			; <UNDEFINED> instruction: 0xf5004604
    518c:	cmnlt	r1, r0, lsl #1
    5190:	mcr2	7, 6, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    5194:	cmplt	r0, r3, lsl #12
    5198:			; <UNDEFINED> instruction: 0xf8c46840
    519c:	cfldrslt	mvf3, [r8, #-128]!	; 0xffffff80
    51a0:	bl	ff843198 <fchmod@plt+0xff8415f0>
    51a4:			; <UNDEFINED> instruction: 0x46032216
    51a8:	andsvs	r4, sl, r8, lsr #12
    51ac:			; <UNDEFINED> instruction: 0xf7fcbd38
    51b0:	andcs	lr, r2, #223232	; 0x36800
    51b4:	andcs	r4, r0, r3, lsl #12
    51b8:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    51bc:	strtcs	pc, [r4], #-2192	; 0xfffff770
    51c0:			; <UNDEFINED> instruction: 0x0793b510
    51c4:	strbeq	pc, [r0], #-962	; 0xfffffc3e	; <UNPREDICTABLE>
    51c8:	strmi	sp, [r3], -r5, lsl #10
    51cc:	andcs	r2, r1, r0, lsl #4
    51d0:	strtcs	pc, [r0], #-2243	; 0xfffff73d
    51d4:			; <UNDEFINED> instruction: 0xf7fcbd10
    51d8:	andscs	lr, r6, #202752	; 0x31800
    51dc:	strtmi	r4, [r0], -r3, lsl #12
    51e0:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    51e4:	strtcc	pc, [r4], #-2192	; 0xfffff770
    51e8:	vorr.i32	d27, #11534336	; 0x00b00000
    51ec:	ldreq	r0, [fp, r0, asr #8]
    51f0:			; <UNDEFINED> instruction: 0xf8d0d510
    51f4:	ldmdblt	r3, {r5, sl, ip, sp}
    51f8:	ldmdavs	ip, {r0, r3, sp, lr, pc}^
    51fc:	ldmvs	fp, {r2, r3, r5, r8, fp, ip, sp, pc}^
    5200:	strtcc	pc, [r0], #-2240	; 0xfffff740
    5204:	mvnsle	r2, r0, lsl #22
    5208:	strtmi	r2, [r0], -r0, lsl #8
    520c:			; <UNDEFINED> instruction: 0xf8d0bd10
    5210:			; <UNDEFINED> instruction: 0xe7f53418
    5214:	bl	fe9c320c <fchmod@plt+0xfe9c1664>
    5218:	andvs	r2, r3, r6, lsl r3
    521c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    5220:	blmi	717a94 <fchmod@plt+0x715eec>
    5224:	push	{r1, r3, r4, r5, r6, sl, lr}
    5228:	strdlt	r4, [r3], r0
    522c:			; <UNDEFINED> instruction: 0x460458d3
    5230:			; <UNDEFINED> instruction: 0xf04f4688
    5234:	ldmdavs	fp, {r8, fp}
    5238:			; <UNDEFINED> instruction: 0xf04f9301
    523c:			; <UNDEFINED> instruction: 0xf7fc0300
    5240:	andcs	lr, sl, #149504	; 0x24800
    5244:	strmi	r4, [r5], -r9, ror #12
    5248:			; <UNDEFINED> instruction: 0xf8c54620
    524c:			; <UNDEFINED> instruction: 0xf7fc9000
    5250:	stmdavc	r3!, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    5254:	blls	317e8 <fchmod@plt+0x2fc40>
    5258:	stmiblt	fp!, {r0, r1, r3, r4, fp, ip, sp, lr}
    525c:	bcs	89f30c <fchmod@plt+0x89d764>
    5260:	addsmi	sp, r9, #6
    5264:	addmi	fp, r0, #2, 30
    5268:	andeq	pc, r0, r8, asr #17
    526c:	andle	r2, r0, r1
    5270:	bmi	256ad8 <fchmod@plt+0x254f30>
    5274:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5278:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    527c:	subsmi	r9, sl, r1, lsl #22
    5280:	andlt	sp, r3, r4, lsl #2
    5284:	mvnshi	lr, #12386304	; 0xbd0000
    5288:	ldrb	r4, [r2, r8, asr #12]!
    528c:	b	1cc3284 <fchmod@plt+0x1cc16dc>
    5290:	andeq	r1, r1, r0, asr #23
    5294:	andeq	r0, r0, r8, ror #3
    5298:	andeq	r1, r1, lr, ror #22
    529c:	blmi	797b18 <fchmod@plt+0x795f70>
    52a0:	push	{r1, r3, r4, r5, r6, sl, lr}
    52a4:	strdlt	r4, [r3], r0
    52a8:			; <UNDEFINED> instruction: 0x460458d3
    52ac:			; <UNDEFINED> instruction: 0xf04f4688
    52b0:	ldmdavs	fp, {r8, fp}
    52b4:			; <UNDEFINED> instruction: 0xf04f9301
    52b8:			; <UNDEFINED> instruction: 0xf7fc0300
    52bc:	andcs	lr, sl, #84, 22	; 0x15000
    52c0:	strmi	r4, [r5], -r9, ror #12
    52c4:			; <UNDEFINED> instruction: 0xf8c54620
    52c8:			; <UNDEFINED> instruction: 0xf7fc9000
    52cc:	stmdavc	r3!, {r2, r3, r4, r7, r9, fp, sp, lr, pc}
    52d0:	blls	318c4 <fchmod@plt+0x2fd1c>
    52d4:	stmiblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}^
    52d8:	bcs	89f388 <fchmod@plt+0x89d7e0>
    52dc:	strmi	sp, [pc], -r9
    52e0:	adcsmi	r1, r9, #50593792	; 0x3040000
    52e4:	svclt	0x00024606
    52e8:			; <UNDEFINED> instruction: 0xf8c842b0
    52ec:	andcs	r0, r1, r0
    52f0:	ldrmi	sp, [r8], -r0
    52f4:	blmi	217b20 <fchmod@plt+0x215f78>
    52f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    52fc:	blls	5f36c <fchmod@plt+0x5d7c4>
    5300:	qaddle	r4, sl, r4
    5304:	pop	{r0, r1, ip, sp, pc}
    5308:			; <UNDEFINED> instruction: 0x464883f0
    530c:			; <UNDEFINED> instruction: 0xf7fce7f2
    5310:	svclt	0x0000ea32
    5314:	andeq	r1, r1, r4, asr #22
    5318:	andeq	r0, r0, r8, ror #3
    531c:	andeq	r1, r1, ip, ror #21
    5320:	blmi	717b94 <fchmod@plt+0x715fec>
    5324:	push	{r1, r3, r4, r5, r6, sl, lr}
    5328:	strdlt	r4, [r3], r0
    532c:			; <UNDEFINED> instruction: 0x460458d3
    5330:			; <UNDEFINED> instruction: 0xf04f4688
    5334:	ldmdavs	fp, {r8, fp}
    5338:			; <UNDEFINED> instruction: 0xf04f9301
    533c:			; <UNDEFINED> instruction: 0xf7fc0300
    5340:	andcs	lr, sl, #18432	; 0x4800
    5344:	strmi	r4, [r5], -r9, ror #12
    5348:			; <UNDEFINED> instruction: 0xf8c54620
    534c:			; <UNDEFINED> instruction: 0xf7fc9000
    5350:	stmdavc	r3!, {r1, r3, r4, r6, r9, fp, sp, lr, pc}
    5354:	blls	318e8 <fchmod@plt+0x2fd40>
    5358:	stmiblt	fp!, {r0, r1, r3, r4, fp, ip, sp, lr}
    535c:	bcs	89f40c <fchmod@plt+0x89d864>
    5360:	addsmi	sp, r9, #6
    5364:	addmi	fp, r0, #2, 30
    5368:	andeq	pc, r0, r8, asr #17
    536c:	andle	r2, r0, r1
    5370:	bmi	256bd8 <fchmod@plt+0x255030>
    5374:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5378:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    537c:	subsmi	r9, sl, r1, lsl #22
    5380:	andlt	sp, r3, r4, lsl #2
    5384:	mvnshi	lr, #12386304	; 0xbd0000
    5388:	ldrb	r4, [r2, r8, asr #12]!
    538c:	ldmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5390:	andeq	r1, r1, r0, asr #21
    5394:	andeq	r0, r0, r8, ror #3
    5398:	andeq	r1, r1, lr, ror #20
    539c:	mvnsmi	lr, #737280	; 0xb4000
    53a0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    53a4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    53a8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    53ac:	ldmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    53b0:	blne	1d965ac <fchmod@plt+0x1d94a04>
    53b4:	strhle	r1, [sl], -r6
    53b8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    53bc:	svccc	0x0004f855
    53c0:	strbmi	r3, [sl], -r1, lsl #8
    53c4:	ldrtmi	r4, [r8], -r1, asr #12
    53c8:	adcmi	r4, r6, #152, 14	; 0x2600000
    53cc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    53d0:	svclt	0x000083f8
    53d4:	andeq	r1, r1, r6, lsl r9
    53d8:	andeq	r1, r1, ip, lsl #18
    53dc:	svclt	0x00004770

Disassembly of section .fini:

000053e0 <.fini>:
    53e0:	push	{r3, lr}
    53e4:	pop	{r3, pc}
