# ğŸ’« About Me:
ğŸ”­Electronics & Communication Engineering student specializing in VLSI Design and Verification with strong interest in RTL Design and UVM-based verification.<br><br>Currently undergoing professional VLSI training at VLSI 1st, Bengaluru, gaining hands-on experience in Verilog, SystemVerilog, UVM, simulation, and digital design methodologies.<br><br>B.E. in Electronics & Communication Engineering (2021â€“2025) | CGPA: 8.14<br><br>Actively building and sharing projects related to RTL development, functional verification, and chip design. Iâ€™m currently working on<br>ğŸ‘¯ Iâ€™m looking to collaborate on<br>ğŸ¤ Iâ€™m looking for help with<br>ğŸŒ± Iâ€™m currently learning<br>ğŸ’¬ Ask me about<br>âš¡ Fun fact


## ğŸŒ Socials:
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/linkedin.com/in/gowrish289) [![email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:gowrish.b289@gmail.com) 

# ğŸ’» Tech Stack:
![C](https://img.shields.io/badge/c-%2300599C.svg?style=flat&logo=c&logoColor=white)
# ğŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=gowrivlsi&theme=vue-dark&hide_border=false&include_all_commits=true&count_private=true)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=gowrivlsi&theme=vue-dark&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=gowrivlsi&theme=vue-dark&hide_border=false&include_all_commits=true&count_private=true&layout=compact)

---
[![](https://visitcount.itsvg.in/api?id=gowrivlsi&icon=0&color=0)](https://visitcount.itsvg.in)

<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
