// Seed: 3490262587
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  assign id_1 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  module_0(
      id_5, id_3, id_5, id_5
  );
  assign id_4 = 1'b0;
  wire id_6, id_7;
  assign id_1[1'd0] = 1 - 1;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
