WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1263120 cumulative IPC: 3.958 (Simulation time: 00 hr 00 min 12 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1263120 cumulative IPC: 3.958 (Simulation time: 00 hr 00 min 12 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 8472335 heartbeat IPC: 1.18 cumulative IPC: 0.6936 (Simulation time: 00 hr 00 min 57 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 7209216 cumulative IPC: 0.6936 (Simulation time: 00 hr 00 min 57 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 7209216 cumulative IPC: 0.6936 (Simulation time: 00 hr 00 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/leslie3d_1116B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6936 instructions: 5000002 cycles: 7209216
CPU 0 Branch Prediction Accuracy: 98.04% MPKI: 0.9318 Average ROB Occupancy at Mispredict: 296
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.932
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      94762 HIT:      13408 MISS:      81354
LLC LOAD         ACCESS:      68221 HIT:         18 MISS:      68203
LLC RFO          ACCESS:      13120 HIT:          3 MISS:      13117
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      13155 HIT:      13145 MISS:         10
LLC TRANSLATION  ACCESS:        266 HIT:        242 MISS:         24
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 817.4 cycles
cpu0_DTLB TOTAL        ACCESS:    1268331 HIT:    1257915 MISS:      10416
cpu0_DTLB LOAD         ACCESS:    1268331 HIT:    1257915 MISS:      10416
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.58 cycles
cpu0_ITLB TOTAL        ACCESS:      32031 HIT:      32031 MISS:          0
cpu0_ITLB LOAD         ACCESS:      32031 HIT:      32031 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1742952 HIT:    1160343 MISS:     582609
cpu0_L1D LOAD         ACCESS:    1159312 HIT:     751074 MISS:     408238
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     582836 HIT:     409269 MISS:     173567
cpu0_L1D TRANSLATION  ACCESS:        804 HIT:          0 MISS:        804
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 76.1 cycles
cpu0_L1I TOTAL        ACCESS:      42175 HIT:      42175 MISS:          0
cpu0_L1I LOAD         ACCESS:      42175 HIT:      42175 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     222046 HIT:     140419 MISS:      81627
cpu0_L2C LOAD         ACCESS:     127733 HIT:      59512 MISS:      68221
cpu0_L2C RFO          ACCESS:      38041 HIT:      24921 MISS:      13120
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      55468 HIT:      55448 MISS:         20
cpu0_L2C TRANSLATION  ACCESS:        804 HIT:        538 MISS:        266
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 835.7 cycles
cpu0_STLB TOTAL        ACCESS:       3388 HIT:       2586 MISS:        802
cpu0_STLB LOAD         ACCESS:       3388 HIT:       2586 MISS:        802
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 285.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      51676
  ROW_BUFFER_MISS:      29660
 AVG DBUS CONGESTED CYCLE: 3.961
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1985
  FULL:      10942
