Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Tue Sep  5 10:52:43 2023
| Host         : VT_MBP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (16)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: cdiv/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.887        0.000                      0                   65        0.335        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.887        0.000                      0                   65        0.335        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.358ns (30.573%)  route 3.084ns (69.427%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    cdiv/clk
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdiv/counter_reg[21]/Q
                         net (fo=5, routed)           1.587     7.190    cdiv/counter_reg[21]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.314 r  cdiv/counter0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.314    cdiv/counter0_carry__1_i_7_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.864 r  cdiv/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.864    cdiv/counter0_carry__1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.092 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.497     9.589    cdiv/clear
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    cdiv/clk
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y14         FDRE (Setup_fdre_C_R)       -0.618    14.476    cdiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.358ns (30.573%)  route 3.084ns (69.427%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    cdiv/clk
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdiv/counter_reg[21]/Q
                         net (fo=5, routed)           1.587     7.190    cdiv/counter_reg[21]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.314 r  cdiv/counter0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.314    cdiv/counter0_carry__1_i_7_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.864 r  cdiv/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.864    cdiv/counter0_carry__1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.092 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.497     9.589    cdiv/clear
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    cdiv/clk
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y14         FDRE (Setup_fdre_C_R)       -0.618    14.476    cdiv/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.358ns (30.573%)  route 3.084ns (69.427%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    cdiv/clk
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdiv/counter_reg[21]/Q
                         net (fo=5, routed)           1.587     7.190    cdiv/counter_reg[21]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.314 r  cdiv/counter0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.314    cdiv/counter0_carry__1_i_7_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.864 r  cdiv/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.864    cdiv/counter0_carry__1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.092 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.497     9.589    cdiv/clear
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    cdiv/clk
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y14         FDRE (Setup_fdre_C_R)       -0.618    14.476    cdiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.358ns (30.573%)  route 3.084ns (69.427%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    cdiv/clk
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdiv/counter_reg[21]/Q
                         net (fo=5, routed)           1.587     7.190    cdiv/counter_reg[21]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.314 r  cdiv/counter0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.314    cdiv/counter0_carry__1_i_7_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.864 r  cdiv/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.864    cdiv/counter0_carry__1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.092 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.497     9.589    cdiv/clear
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    cdiv/clk
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y14         FDRE (Setup_fdre_C_R)       -0.618    14.476    cdiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.358ns (30.914%)  route 3.035ns (69.086%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    cdiv/clk
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdiv/counter_reg[21]/Q
                         net (fo=5, routed)           1.587     7.190    cdiv/counter_reg[21]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.314 r  cdiv/counter0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.314    cdiv/counter0_carry__1_i_7_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.864 r  cdiv/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.864    cdiv/counter0_carry__1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.092 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.448     9.540    cdiv/clear
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.854    cdiv/clk
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[4]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y15         FDRE (Setup_fdre_C_R)       -0.618    14.475    cdiv/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.358ns (30.914%)  route 3.035ns (69.086%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    cdiv/clk
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdiv/counter_reg[21]/Q
                         net (fo=5, routed)           1.587     7.190    cdiv/counter_reg[21]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.314 r  cdiv/counter0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.314    cdiv/counter0_carry__1_i_7_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.864 r  cdiv/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.864    cdiv/counter0_carry__1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.092 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.448     9.540    cdiv/clear
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.854    cdiv/clk
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[5]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y15         FDRE (Setup_fdre_C_R)       -0.618    14.475    cdiv/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.358ns (30.914%)  route 3.035ns (69.086%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    cdiv/clk
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdiv/counter_reg[21]/Q
                         net (fo=5, routed)           1.587     7.190    cdiv/counter_reg[21]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.314 r  cdiv/counter0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.314    cdiv/counter0_carry__1_i_7_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.864 r  cdiv/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.864    cdiv/counter0_carry__1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.092 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.448     9.540    cdiv/clear
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.854    cdiv/clk
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[6]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y15         FDRE (Setup_fdre_C_R)       -0.618    14.475    cdiv/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.358ns (30.914%)  route 3.035ns (69.086%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    cdiv/clk
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdiv/counter_reg[21]/Q
                         net (fo=5, routed)           1.587     7.190    cdiv/counter_reg[21]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.314 r  cdiv/counter0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.314    cdiv/counter0_carry__1_i_7_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.864 r  cdiv/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.864    cdiv/counter0_carry__1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.092 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.448     9.540    cdiv/clear
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.854    cdiv/clk
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[7]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y15         FDRE (Setup_fdre_C_R)       -0.618    14.475    cdiv/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.358ns (31.643%)  route 2.934ns (68.357%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    cdiv/clk
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdiv/counter_reg[21]/Q
                         net (fo=5, routed)           1.587     7.190    cdiv/counter_reg[21]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.314 r  cdiv/counter0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.314    cdiv/counter0_carry__1_i_7_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.864 r  cdiv/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.864    cdiv/counter0_carry__1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.092 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.347     9.439    cdiv/clear
    SLICE_X62Y16         FDRE                                         r  cdiv/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.853    cdiv/clk
    SLICE_X62Y16         FDRE                                         r  cdiv/counter_reg[10]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDRE (Setup_fdre_C_R)       -0.618    14.474    cdiv/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.358ns (31.643%)  route 2.934ns (68.357%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    cdiv/clk
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdiv/counter_reg[21]/Q
                         net (fo=5, routed)           1.587     7.190    cdiv/counter_reg[21]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.314 r  cdiv/counter0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.314    cdiv/counter0_carry__1_i_7_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.864 r  cdiv/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.864    cdiv/counter0_carry__1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.092 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.347     9.439    cdiv/clear
    SLICE_X62Y16         FDRE                                         r  cdiv/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.853    cdiv/clk
    SLICE_X62Y16         FDRE                                         r  cdiv/counter_reg[11]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDRE (Setup_fdre_C_R)       -0.618    14.474    cdiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  5.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    cdiv/clk
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  cdiv/counter_reg[0]/Q
                         net (fo=2, routed)           0.184     1.799    cdiv/counter_reg[0]
    SLICE_X62Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.844 r  cdiv/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.844    cdiv/counter[0]_i_2_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.914 r  cdiv/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.914    cdiv/counter_reg[0]_i_1_n_7
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    cdiv/clk
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    cdiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.074%)  route 0.195ns (43.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    cdiv/clk
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cdiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.195     1.810    cdiv/counter_reg[7]
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.918 r  cdiv/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.918    cdiv/counter_reg[4]_i_1_n_4
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    cdiv/clk
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[7]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X62Y15         FDRE (Hold_fdre_C_D)         0.105     1.579    cdiv/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.249ns (56.004%)  route 0.196ns (43.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    cdiv/clk
    SLICE_X62Y20         FDRE                                         r  cdiv/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  cdiv/counter_reg[27]/Q
                         net (fo=5, routed)           0.196     1.806    cdiv/counter_reg[27]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.914 r  cdiv/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    cdiv/counter_reg[24]_i_1_n_4
    SLICE_X62Y20         FDRE                                         r  cdiv/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    cdiv/clk
    SLICE_X62Y20         FDRE                                         r  cdiv/counter_reg[27]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    cdiv/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.256ns (56.053%)  route 0.201ns (43.947%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    cdiv/clk
    SLICE_X62Y20         FDRE                                         r  cdiv/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  cdiv/counter_reg[24]/Q
                         net (fo=5, routed)           0.201     1.811    cdiv/counter_reg[24]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.926 r  cdiv/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    cdiv/counter_reg[24]_i_1_n_7
    SLICE_X62Y20         FDRE                                         r  cdiv/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    cdiv/clk
    SLICE_X62Y20         FDRE                                         r  cdiv/counter_reg[24]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    cdiv/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.256ns (56.045%)  route 0.201ns (43.955%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    cdiv/clk
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  cdiv/counter_reg[20]/Q
                         net (fo=5, routed)           0.201     1.812    cdiv/counter_reg[20]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.927 r  cdiv/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.927    cdiv/counter_reg[20]_i_1_n_7
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    cdiv/clk
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[20]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    cdiv/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.256ns (54.311%)  route 0.215ns (45.689%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    cdiv/clk
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cdiv/counter_reg[4]/Q
                         net (fo=2, routed)           0.215     1.830    cdiv/counter_reg[4]
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.945 r  cdiv/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    cdiv/counter_reg[4]_i_1_n_7
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    cdiv/clk
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[4]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X62Y15         FDRE (Hold_fdre_C_D)         0.105     1.579    cdiv/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.249ns (52.564%)  route 0.225ns (47.436%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    cdiv/clk
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  cdiv/counter_reg[23]/Q
                         net (fo=5, routed)           0.225     1.836    cdiv/counter_reg[23]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.944 r  cdiv/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    cdiv/counter_reg[20]_i_1_n_4
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    cdiv/clk
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[23]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    cdiv/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.292ns (61.383%)  route 0.184ns (38.617%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    cdiv/clk
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  cdiv/counter_reg[0]/Q
                         net (fo=2, routed)           0.184     1.799    cdiv/counter_reg[0]
    SLICE_X62Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.844 r  cdiv/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.844    cdiv/counter[0]_i_2_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.950 r  cdiv/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.950    cdiv/counter_reg[0]_i_1_n_6
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    cdiv/clk
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    cdiv/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.401ns (80.511%)  route 0.097ns (19.489%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    cdiv/clk
    SLICE_X62Y18         FDRE                                         r  cdiv/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  cdiv/counter_reg[19]/Q
                         net (fo=5, routed)           0.097     1.709    cdiv/counter_reg[19]
    SLICE_X63Y18         LUT4 (Prop_lut4_I2_O)        0.051     1.760 r  cdiv/clk_out0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.760    cdiv/clk_out0_carry_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.854 r  cdiv/clk_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.854    cdiv/clk_out0_carry_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.893 r  cdiv/clk_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.893    cdiv/clk_out0_carry__0_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.969 r  cdiv/clk_out0_carry__1/CO[0]
                         net (fo=1, routed)           0.000     1.969    cdiv/p_0_in
    SLICE_X63Y20         FDRE                                         r  cdiv/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    cdiv/clk
    SLICE_X63Y20         FDRE                                         r  cdiv/clk_out_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.100     1.583    cdiv/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.292ns (59.264%)  route 0.201ns (40.736%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    cdiv/clk
    SLICE_X62Y20         FDRE                                         r  cdiv/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  cdiv/counter_reg[24]/Q
                         net (fo=5, routed)           0.201     1.811    cdiv/counter_reg[24]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.962 r  cdiv/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.962    cdiv/counter_reg[24]_i_1_n_6
    SLICE_X62Y20         FDRE                                         r  cdiv/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    cdiv/clk
    SLICE_X62Y20         FDRE                                         r  cdiv/counter_reg[25]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    cdiv/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.388    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   cdiv/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y14   cdiv/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   cdiv/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   cdiv/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   cdiv/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   cdiv/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   cdiv/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   cdiv/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   cdiv/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   cdiv/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   cdiv/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   cdiv/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   cdiv/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   cdiv/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   cdiv/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   cdiv/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   cdiv/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   cdiv/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   cdiv/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   cdiv/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   cdiv/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   cdiv/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   cdiv/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   cdiv/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   cdiv/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   cdiv/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   cdiv/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   cdiv/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   cdiv/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.277ns  (logic 4.959ns (48.250%)  route 5.318ns (51.750%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=5, routed)           5.318     6.773    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.277 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.277    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.095ns  (logic 4.987ns (61.602%)  route 3.108ns (38.398%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=5, routed)           3.108     4.577    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.095 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.095    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.042ns  (logic 4.978ns (61.893%)  route 3.065ns (38.107%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           3.065     4.521    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.042 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.042    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           2.955     4.416    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.844ns  (logic 4.960ns (63.234%)  route 2.884ns (36.766%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=5, routed)           2.884     4.337    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.844 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.844    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.378ns  (logic 4.425ns (59.985%)  route 2.952ns (40.015%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  seg_tdm/q_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  seg_tdm/q_reg[0]/Q
                         net (fo=11, routed)          0.884     1.402    seg_tdm/hex7seg/Q[0]
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.152     1.554 r  seg_tdm/hex7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.068     3.622    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755     7.378 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.378    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.365ns  (logic 4.971ns (67.491%)  route 2.394ns (32.509%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=5, routed)           2.394     3.849    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     7.365 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.365    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.323ns  (logic 4.968ns (67.835%)  route 2.355ns (32.165%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=5, routed)           2.355     3.819    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.323 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.323    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 4.392ns (61.039%)  route 2.803ns (38.961%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  seg_tdm/q_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  seg_tdm/q_reg[0]/Q
                         net (fo=11, routed)          0.894     1.412    seg_tdm/hex7seg/Q[0]
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.150     1.562 r  seg_tdm/hex7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.909     3.471    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.724     7.195 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.195    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.189ns  (logic 4.983ns (69.318%)  route 2.206ns (30.682%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           2.206     3.664    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.189 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.189    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_tdm/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_tdm/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.209ns (54.956%)  route 0.171ns (45.044%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  seg_tdm/q_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  seg_tdm/q_reg[0]/Q
                         net (fo=11, routed)          0.171     0.335    seg_tdm/q_reg_n_0_[0]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.380 r  seg_tdm/q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.380    seg_tdm/sel0[0]
    SLICE_X64Y25         FDRE                                         r  seg_tdm/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_tdm/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.207ns (39.690%)  route 0.315ns (60.310%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  seg_tdm/q_reg[1]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seg_tdm/q_reg[1]/Q
                         net (fo=10, routed)          0.199     0.363    seg_tdm/p_1_in
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.043     0.406 r  seg_tdm/q[1]_i_1/O
                         net (fo=1, routed)           0.116     0.522    seg_tdm/q[1]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  seg_tdm/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.450ns (76.688%)  route 0.441ns (23.312%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=5, routed)           0.441     0.675    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.890 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.890    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.425ns (75.351%)  route 0.466ns (24.649%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=5, routed)           0.466     0.684    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.891 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.891    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.427ns (75.410%)  route 0.465ns (24.590%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           0.465     0.686    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.892 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.892    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.429ns (75.474%)  route 0.464ns (24.526%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           0.464     0.691    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.893 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.893    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.430ns (75.489%)  route 0.464ns (24.511%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=5, routed)           0.464     0.685    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     1.894 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.894    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.427ns (74.601%)  route 0.486ns (25.399%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           0.486     0.702    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.913 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.913    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 1.434ns (74.719%)  route 0.485ns (25.281%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=5, routed)           0.485     0.717    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.919 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.919    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.429ns (74.313%)  route 0.494ns (25.687%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=5, routed)           0.494     0.713    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.922 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.922    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.560ns  (logic 3.401ns (35.579%)  route 6.159ns (64.421%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.862     5.310    cdiv/led_OBUF[3]
    SLICE_X64Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.434 r  cdiv/counter1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.434    cdiv/counter1_carry__0_i_4_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.947 r  cdiv/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.947    cdiv/counter1_carry__0_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.064 r  cdiv/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.064    cdiv/counter1_carry__1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.387 r  cdiv/counter1_carry__2/O[1]
                         net (fo=2, routed)           0.800     7.187    cdiv/counter1[28]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.306     7.493 r  cdiv/counter0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.493    cdiv/counter0_carry__2_i_5_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.063 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.497     9.560    cdiv/clear
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514     4.855    cdiv/clk
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.560ns  (logic 3.401ns (35.579%)  route 6.159ns (64.421%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.862     5.310    cdiv/led_OBUF[3]
    SLICE_X64Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.434 r  cdiv/counter1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.434    cdiv/counter1_carry__0_i_4_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.947 r  cdiv/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.947    cdiv/counter1_carry__0_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.064 r  cdiv/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.064    cdiv/counter1_carry__1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.387 r  cdiv/counter1_carry__2/O[1]
                         net (fo=2, routed)           0.800     7.187    cdiv/counter1[28]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.306     7.493 r  cdiv/counter0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.493    cdiv/counter0_carry__2_i_5_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.063 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.497     9.560    cdiv/clear
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514     4.855    cdiv/clk
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.560ns  (logic 3.401ns (35.579%)  route 6.159ns (64.421%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.862     5.310    cdiv/led_OBUF[3]
    SLICE_X64Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.434 r  cdiv/counter1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.434    cdiv/counter1_carry__0_i_4_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.947 r  cdiv/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.947    cdiv/counter1_carry__0_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.064 r  cdiv/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.064    cdiv/counter1_carry__1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.387 r  cdiv/counter1_carry__2/O[1]
                         net (fo=2, routed)           0.800     7.187    cdiv/counter1[28]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.306     7.493 r  cdiv/counter0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.493    cdiv/counter0_carry__2_i_5_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.063 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.497     9.560    cdiv/clear
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514     4.855    cdiv/clk
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[2]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.560ns  (logic 3.401ns (35.579%)  route 6.159ns (64.421%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.862     5.310    cdiv/led_OBUF[3]
    SLICE_X64Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.434 r  cdiv/counter1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.434    cdiv/counter1_carry__0_i_4_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.947 r  cdiv/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.947    cdiv/counter1_carry__0_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.064 r  cdiv/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.064    cdiv/counter1_carry__1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.387 r  cdiv/counter1_carry__2/O[1]
                         net (fo=2, routed)           0.800     7.187    cdiv/counter1[28]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.306     7.493 r  cdiv/counter0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.493    cdiv/counter0_carry__2_i_5_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.063 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.497     9.560    cdiv/clear
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514     4.855    cdiv/clk
    SLICE_X62Y14         FDRE                                         r  cdiv/counter_reg[3]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.511ns  (logic 3.401ns (35.762%)  route 6.110ns (64.238%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.862     5.310    cdiv/led_OBUF[3]
    SLICE_X64Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.434 r  cdiv/counter1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.434    cdiv/counter1_carry__0_i_4_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.947 r  cdiv/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.947    cdiv/counter1_carry__0_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.064 r  cdiv/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.064    cdiv/counter1_carry__1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.387 r  cdiv/counter1_carry__2/O[1]
                         net (fo=2, routed)           0.800     7.187    cdiv/counter1[28]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.306     7.493 r  cdiv/counter0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.493    cdiv/counter0_carry__2_i_5_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.063 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.448     9.511    cdiv/clear
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513     4.854    cdiv/clk
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[4]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.511ns  (logic 3.401ns (35.762%)  route 6.110ns (64.238%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.862     5.310    cdiv/led_OBUF[3]
    SLICE_X64Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.434 r  cdiv/counter1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.434    cdiv/counter1_carry__0_i_4_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.947 r  cdiv/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.947    cdiv/counter1_carry__0_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.064 r  cdiv/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.064    cdiv/counter1_carry__1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.387 r  cdiv/counter1_carry__2/O[1]
                         net (fo=2, routed)           0.800     7.187    cdiv/counter1[28]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.306     7.493 r  cdiv/counter0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.493    cdiv/counter0_carry__2_i_5_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.063 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.448     9.511    cdiv/clear
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513     4.854    cdiv/clk
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[5]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.511ns  (logic 3.401ns (35.762%)  route 6.110ns (64.238%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.862     5.310    cdiv/led_OBUF[3]
    SLICE_X64Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.434 r  cdiv/counter1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.434    cdiv/counter1_carry__0_i_4_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.947 r  cdiv/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.947    cdiv/counter1_carry__0_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.064 r  cdiv/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.064    cdiv/counter1_carry__1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.387 r  cdiv/counter1_carry__2/O[1]
                         net (fo=2, routed)           0.800     7.187    cdiv/counter1[28]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.306     7.493 r  cdiv/counter0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.493    cdiv/counter0_carry__2_i_5_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.063 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.448     9.511    cdiv/clear
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513     4.854    cdiv/clk
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[6]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.511ns  (logic 3.401ns (35.762%)  route 6.110ns (64.238%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.862     5.310    cdiv/led_OBUF[3]
    SLICE_X64Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.434 r  cdiv/counter1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.434    cdiv/counter1_carry__0_i_4_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.947 r  cdiv/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.947    cdiv/counter1_carry__0_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.064 r  cdiv/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.064    cdiv/counter1_carry__1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.387 r  cdiv/counter1_carry__2/O[1]
                         net (fo=2, routed)           0.800     7.187    cdiv/counter1[28]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.306     7.493 r  cdiv/counter0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.493    cdiv/counter0_carry__2_i_5_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.063 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.448     9.511    cdiv/clear
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513     4.854    cdiv/clk
    SLICE_X62Y15         FDRE                                         r  cdiv/counter_reg[7]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.410ns  (logic 3.401ns (36.146%)  route 6.009ns (63.854%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.862     5.310    cdiv/led_OBUF[3]
    SLICE_X64Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.434 r  cdiv/counter1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.434    cdiv/counter1_carry__0_i_4_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.947 r  cdiv/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.947    cdiv/counter1_carry__0_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.064 r  cdiv/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.064    cdiv/counter1_carry__1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.387 r  cdiv/counter1_carry__2/O[1]
                         net (fo=2, routed)           0.800     7.187    cdiv/counter1[28]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.306     7.493 r  cdiv/counter0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.493    cdiv/counter0_carry__2_i_5_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.063 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.347     9.410    cdiv/clear
    SLICE_X62Y16         FDRE                                         r  cdiv/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512     4.853    cdiv/clk
    SLICE_X62Y16         FDRE                                         r  cdiv/counter_reg[10]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.410ns  (logic 3.401ns (36.146%)  route 6.009ns (63.854%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.862     5.310    cdiv/led_OBUF[3]
    SLICE_X64Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.434 r  cdiv/counter1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.434    cdiv/counter1_carry__0_i_4_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.947 r  cdiv/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.947    cdiv/counter1_carry__0_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.064 r  cdiv/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.064    cdiv/counter1_carry__1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.387 r  cdiv/counter1_carry__2/O[1]
                         net (fo=2, routed)           0.800     7.187    cdiv/counter1[28]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.306     7.493 r  cdiv/counter0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.493    cdiv/counter0_carry__2_i_5_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.063 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.347     9.410    cdiv/clear
    SLICE_X62Y16         FDRE                                         r  cdiv/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512     4.853    cdiv/clk
    SLICE_X62Y16         FDRE                                         r  cdiv/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            cdiv/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.433ns (34.091%)  route 0.838ns (65.909%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=5, routed)           0.838     1.061    cdiv/led_OBUF[14]
    SLICE_X63Y19         LUT4 (Prop_lut4_I3_O)        0.042     1.103 r  cdiv/clk_out0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.103    cdiv/clk_out0_carry__0_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.195 r  cdiv/clk_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.195    cdiv/clk_out0_carry__0_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.271 r  cdiv/clk_out0_carry__1/CO[0]
                         net (fo=1, routed)           0.000     1.271    cdiv/p_0_in
    SLICE_X63Y20         FDRE                                         r  cdiv/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    cdiv/clk
    SLICE_X63Y20         FDRE                                         r  cdiv/clk_out_reg/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            cdiv/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.599ns (31.318%)  route 1.313ns (68.682%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=5, routed)           0.701     0.938    cdiv/led_OBUF[12]
    SLICE_X64Y18         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     1.108 r  cdiv/counter1_carry__2/O[3]
                         net (fo=2, routed)           0.194     1.301    cdiv/counter1[30]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.111     1.412 r  cdiv/counter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.412    cdiv/counter0_carry__2_i_4_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.493 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          0.418     1.911    cdiv/clear
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    cdiv/clk
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[20]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            cdiv/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.599ns (31.318%)  route 1.313ns (68.682%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=5, routed)           0.701     0.938    cdiv/led_OBUF[12]
    SLICE_X64Y18         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     1.108 r  cdiv/counter1_carry__2/O[3]
                         net (fo=2, routed)           0.194     1.301    cdiv/counter1[30]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.111     1.412 r  cdiv/counter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.412    cdiv/counter0_carry__2_i_4_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.493 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          0.418     1.911    cdiv/clear
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    cdiv/clk
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[21]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            cdiv/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.599ns (31.318%)  route 1.313ns (68.682%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=5, routed)           0.701     0.938    cdiv/led_OBUF[12]
    SLICE_X64Y18         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     1.108 r  cdiv/counter1_carry__2/O[3]
                         net (fo=2, routed)           0.194     1.301    cdiv/counter1[30]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.111     1.412 r  cdiv/counter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.412    cdiv/counter0_carry__2_i_4_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.493 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          0.418     1.911    cdiv/clear
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    cdiv/clk
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[22]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            cdiv/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.599ns (31.318%)  route 1.313ns (68.682%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=5, routed)           0.701     0.938    cdiv/led_OBUF[12]
    SLICE_X64Y18         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     1.108 r  cdiv/counter1_carry__2/O[3]
                         net (fo=2, routed)           0.194     1.301    cdiv/counter1[30]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.111     1.412 r  cdiv/counter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.412    cdiv/counter0_carry__2_i_4_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.493 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          0.418     1.911    cdiv/clear
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    cdiv/clk
    SLICE_X62Y19         FDRE                                         r  cdiv/counter_reg[23]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            cdiv/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.952ns  (logic 0.599ns (30.672%)  route 1.353ns (69.328%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=5, routed)           0.701     0.938    cdiv/led_OBUF[12]
    SLICE_X64Y18         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     1.108 r  cdiv/counter1_carry__2/O[3]
                         net (fo=2, routed)           0.194     1.301    cdiv/counter1[30]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.111     1.412 r  cdiv/counter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.412    cdiv/counter0_carry__2_i_4_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.493 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          0.458     1.952    cdiv/clear
    SLICE_X62Y21         FDRE                                         r  cdiv/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    cdiv/clk
    SLICE_X62Y21         FDRE                                         r  cdiv/counter_reg[28]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            cdiv/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.952ns  (logic 0.599ns (30.672%)  route 1.353ns (69.328%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=5, routed)           0.701     0.938    cdiv/led_OBUF[12]
    SLICE_X64Y18         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     1.108 r  cdiv/counter1_carry__2/O[3]
                         net (fo=2, routed)           0.194     1.301    cdiv/counter1[30]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.111     1.412 r  cdiv/counter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.412    cdiv/counter0_carry__2_i_4_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.493 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          0.458     1.952    cdiv/clear
    SLICE_X62Y21         FDRE                                         r  cdiv/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    cdiv/clk
    SLICE_X62Y21         FDRE                                         r  cdiv/counter_reg[29]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            cdiv/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.952ns  (logic 0.599ns (30.672%)  route 1.353ns (69.328%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=5, routed)           0.701     0.938    cdiv/led_OBUF[12]
    SLICE_X64Y18         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     1.108 r  cdiv/counter1_carry__2/O[3]
                         net (fo=2, routed)           0.194     1.301    cdiv/counter1[30]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.111     1.412 r  cdiv/counter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.412    cdiv/counter0_carry__2_i_4_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.493 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          0.458     1.952    cdiv/clear
    SLICE_X62Y21         FDRE                                         r  cdiv/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    cdiv/clk
    SLICE_X62Y21         FDRE                                         r  cdiv/counter_reg[30]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            cdiv/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.952ns  (logic 0.599ns (30.672%)  route 1.353ns (69.328%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=5, routed)           0.701     0.938    cdiv/led_OBUF[12]
    SLICE_X64Y18         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     1.108 r  cdiv/counter1_carry__2/O[3]
                         net (fo=2, routed)           0.194     1.301    cdiv/counter1[30]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.111     1.412 r  cdiv/counter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.412    cdiv/counter0_carry__2_i_4_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.493 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          0.458     1.952    cdiv/clear
    SLICE_X62Y21         FDRE                                         r  cdiv/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    cdiv/clk
    SLICE_X62Y21         FDRE                                         r  cdiv/counter_reg[31]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            cdiv/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.976ns  (logic 0.599ns (30.298%)  route 1.377ns (69.702%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=5, routed)           0.701     0.938    cdiv/led_OBUF[12]
    SLICE_X64Y18         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     1.108 r  cdiv/counter1_carry__2/O[3]
                         net (fo=2, routed)           0.194     1.301    cdiv/counter1[30]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.111     1.412 r  cdiv/counter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.412    cdiv/counter0_carry__2_i_4_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.493 r  cdiv/counter0_carry__2/CO[2]
                         net (fo=32, routed)          0.482     1.976    cdiv/clear
    SLICE_X62Y18         FDRE                                         r  cdiv/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    cdiv/clk
    SLICE_X62Y18         FDRE                                         r  cdiv/counter_reg[16]/C





