Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date         : Thu Jun 10 13:23:48 2021
| Host         : ip-172-31-12-209.eu-west-2.compute.internal running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xcvu9p-fsgd2104-2L-e
| Speed File   : -2L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+----------+-------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                 | Violations |
+-----------+----------+-------------------------------------------------------------+------------+
| TIMING-9  | Warning  | Unknown CDC Logic                                           | 1          |
| TIMING-18 | Warning  | Missing input or output delay                               | 7          |
| XDCB-4    | Warning  | create_clock constraint set on both sides of diff pair port | 1          |
+-----------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on temperature_0 relative to clock(s) clk_n, clk_p
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on temperature_1 relative to clock(s) clk_n, clk_p
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on temperature_2 relative to clock(s) clk_n, clk_p
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on temperature_3 relative to clock(s) clk_n, clk_p
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on temperature_4 relative to clock(s) clk_n, clk_p
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on cooling relative to clock(s) clk_n, clk_p
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on heating relative to clock(s) clk_n, clk_p
Related violations: <none>

XDCB-4#1 Warning
create_clock constraint set on both sides of diff pair port  
Two clock definitions clk_p and clk_n found on differential ports clk_p and clk_n. It is recommended to only create a clock on port P.
create_clock -period 10.000 -name clk_p [get_ports clk_p]
/home/centos/Documents/CWM-ECAD/Ex8/constraints.xdc (Line: 46)
create_clock -period 10.000 -name clk_n -waveform {5.000 10.000} [get_ports clk_n]
/home/centos/Documents/CWM-ECAD/Ex8/constraints.xdc (Line: 47)
Related violations: <none>


