# Reading pref.tcl
# do register_delay_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+G:/neural-burning/register_delay {G:/neural-burning/register_delay/delay.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:14 on Dec 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 17:47:14 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.delay
# vsim work.delay 
# Start time: 17:47:19 on Dec 28,2020
# Loading sv_std.std
# Loading work.delay
wave create -driver freeze -pattern repeater -initialvalue zzzzzzzzzzzzzzzz -period 500ps -sequence { 0001000100010001 0011001100110011  } -repeat forever -range 15 0 -starttime 0ps -endtime 1000ps sim:/delay/bus_in
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern clock -initialvalue HiZ -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/delay/clk
add wave -position end  sim:/delay/bus_out
add wave -position end  sim:/delay/clk_out
add wave -position end  sim:/delay/buffer
run
run
run
run
run
run
run
run
run
run
# End time: 17:49:58 on Dec 28,2020, Elapsed time: 0:02:39
# Errors: 0, Warnings: 0
