
---------- Begin Simulation Statistics ----------
final_tick                                 1152530400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 165716                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403988                       # Number of bytes of host memory used
host_op_rate                                   286932                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.43                       # Real time elapsed on the host
host_tick_rate                               85823897                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2225380                       # Number of instructions simulated
sim_ops                                       3853202                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001153                       # Number of seconds simulated
sim_ticks                                  1152530400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               452788                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24728                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            478228                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             251968                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          452788                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           200820                       # Number of indirect misses.
system.cpu.branchPred.lookups                  510059                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14152                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12537                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2471109                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2090593                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24771                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     362693                       # Number of branches committed
system.cpu.commit.bw_lim_events                640451                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          901924                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2225380                       # Number of instructions committed
system.cpu.commit.committedOps                3853202                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2482983                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.551844                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.717903                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1201271     48.38%     48.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       225342      9.08%     57.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       181701      7.32%     64.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       234218      9.43%     74.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       640451     25.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2482983                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     107486                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12281                       # Number of function calls committed.
system.cpu.commit.int_insts                   3781124                       # Number of committed integer instructions.
system.cpu.commit.loads                        516520                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20314      0.53%      0.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3026985     78.56%     79.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4475      0.12%     79.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38152      0.99%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4450      0.12%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6206      0.16%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           17560      0.46%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12094      0.31%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           9701      0.25%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1080      0.03%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         4800      0.12%     81.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         3200      0.08%     81.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     81.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         1600      0.04%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          490221     12.72%     94.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         166390      4.32%     98.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        26299      0.68%     99.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        18473      0.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3853202                       # Class of committed instruction
system.cpu.commit.refs                         701383                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2225380                       # Number of Instructions Simulated
system.cpu.committedOps                       3853202                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.294757                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.294757                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8549                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        35289                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        51578                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4922                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1086111                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4975636                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   311533                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1210600                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24839                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 96408                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      602703                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2201                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      205170                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           160                       # TLB misses on write requests
system.cpu.fetch.Branches                      510059                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    258320                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2357699                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4672                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3010061                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           370                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49678                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.177022                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             346508                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             266120                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.044679                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2729491                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.926090                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.927871                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1299197     47.60%     47.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    83988      3.08%     50.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    64736      2.37%     53.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    82494      3.02%     56.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1199076     43.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2729491                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    166310                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    92853                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    231011200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    231010800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    231010800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    231010800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    231010800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    231010800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9347600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9347200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       712800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       712800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       712800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       712800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      6329200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      6257600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      6356400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      6437600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     82324800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     82350400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     82294800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     82255200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1762217200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          151836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29195                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   393772                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.525932                       # Inst execution rate
system.cpu.iew.exec_refs                       809628                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     205159                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  691870                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                636068                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                923                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               588                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               215708                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4755045                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                604469                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35132                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4396708                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3237                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 16472                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24839                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 22535                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           622                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            43909                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       119546                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30844                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             85                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20932                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8263                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6174628                       # num instructions consuming a value
system.cpu.iew.wb_count                       4374010                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567102                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3501642                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.518054                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4381065                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6801131                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3762940                       # number of integer regfile writes
system.cpu.ipc                               0.772346                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.772346                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26297      0.59%      0.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3465165     78.19%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4511      0.10%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42226      0.95%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5876      0.13%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1252      0.03%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6727      0.15%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21237      0.48%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13585      0.31%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               10191      0.23%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2092      0.05%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            4806      0.11%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            3203      0.07%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              11      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           1600      0.04%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               583336     13.16%     94.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              187957      4.24%     98.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           31865      0.72%     99.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          19907      0.45%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4431844                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  123343                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              248006                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       120011                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             162970                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4282204                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11364131                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4253999                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5493989                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4753949                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4431844                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1096                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          901832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18962                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            364                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1339191                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2729491                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.623689                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.659385                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1212550     44.42%     44.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              206169      7.55%     51.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              327559     12.00%     63.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              362295     13.27%     77.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              620918     22.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2729491                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.538126                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      258379                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           302                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             16251                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7584                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               636068                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              215708                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1640353                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2881327                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  856201                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5308594                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               86                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  56681                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   366230                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  19263                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4936                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12740486                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4899276                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6725642                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1243129                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 104655                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24839                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                219580                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1417022                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            200209                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7759607                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19512                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                868                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    231328                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            916                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6597658                       # The number of ROB reads
system.cpu.rob.rob_writes                     9757702                       # The number of ROB writes
system.cpu.timesIdled                            1483                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19116                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          455                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39514                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              456                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          869                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            870                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              126                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9927                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23968                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1152530400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12386                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1397                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8530                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1655                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1655                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12386                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        38009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        38009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       988032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       988032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  988032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14041                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14041    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14041                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11859338                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           30452762                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1152530400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17980                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4397                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24740                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1248                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2417                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2417                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17980                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7670                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        52240                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   59910                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       169024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1328256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1497280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             11271                       # Total snoops (count)
system.l2bus.snoopTraffic                       89536                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              31667                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014779                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120930                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    31200     98.53%     98.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                      466      1.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                31667                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            21305200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19734802                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3172398                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1152530400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1152530400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       254964                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           254964                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       254964                       # number of overall hits
system.cpu.icache.overall_hits::total          254964                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3355                       # number of overall misses
system.cpu.icache.overall_misses::total          3355                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    168559200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    168559200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    168559200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    168559200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       258319                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       258319                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       258319                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       258319                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012988                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012988                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012988                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012988                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50241.192250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50241.192250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50241.192250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50241.192250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          712                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          712                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2643                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2643                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2643                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2643                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    134700000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    134700000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    134700000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    134700000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010232                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010232                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010232                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010232                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50964.812713                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50964.812713                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50964.812713                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50964.812713                       # average overall mshr miss latency
system.cpu.icache.replacements                   2386                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       254964                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          254964                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3355                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    168559200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    168559200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       258319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       258319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012988                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012988                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50241.192250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50241.192250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2643                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2643                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    134700000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    134700000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50964.812713                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50964.812713                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1152530400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1152530400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.603712                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              210663                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2387                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.254294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.603712                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            519281                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           519281                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1152530400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1152530400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1152530400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       706756                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           706756                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       706756                       # number of overall hits
system.cpu.dcache.overall_hits::total          706756                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35662                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35662                       # number of overall misses
system.cpu.dcache.overall_misses::total         35662                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1729482800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1729482800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1729482800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1729482800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       742418                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       742418                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       742418                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       742418                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048035                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048035                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048035                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048035                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48496.517301                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48496.517301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48496.517301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48496.517301                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30011                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          108                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               799                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.560701                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          108                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1935                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         3000                       # number of writebacks
system.cpu.dcache.writebacks::total              3000                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22595                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22595                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22595                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22595                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        13067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        13067                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4688                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17755                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    605808400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    605808400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    605808400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    254560647                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    860369047                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017601                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017601                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017601                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023915                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46361.705059                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46361.705059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46361.705059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54300.479309                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48457.845508                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16730                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       524327                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          524327                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33222                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33222                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1602563600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1602563600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       557549                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       557549                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48238.022997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48238.022997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22573                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22573                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10649                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10649                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    481833600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    481833600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019100                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019100                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45246.840079                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45246.840079                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       182429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         182429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2440                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2440                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    126919200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    126919200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       184869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       184869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013199                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013199                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52016.065574                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52016.065574                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2418                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2418                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    123974800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    123974800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013080                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013080                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51271.629446                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51271.629446                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4688                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4688                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    254560647                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    254560647                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54300.479309                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 54300.479309                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1152530400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1152530400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           980.232425                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              653171                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16730                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.041901                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   738.665305                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   241.567119                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.721353                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.235905                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957258                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          329                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          695                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          289                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          407                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.321289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.678711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1502590                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1502590                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1152530400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             803                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5059                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1169                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7031                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            803                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5059                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1169                       # number of overall hits
system.l2cache.overall_hits::total               7031                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1838                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          8007                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3519                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13364                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1838                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         8007                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3519                       # number of overall misses
system.l2cache.overall_misses::total            13364                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    124754400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    547292000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    242002795                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    914049195                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    124754400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    547292000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    242002795                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    914049195                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2641                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        13066                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4688                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20395                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2641                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        13066                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4688                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20395                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.695949                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.612812                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.750640                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.655259                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.695949                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.612812                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.750640                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.655259                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67875.081610                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68351.692269                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68770.331060                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68396.377956                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67875.081610                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68351.692269                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68770.331060                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68396.377956                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                   10                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1397                       # number of writebacks
system.l2cache.writebacks::total                 1397                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           47                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             56                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           47                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            56                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1838                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7998                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3472                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13308                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1838                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7998                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3472                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          733                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        14041                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    110050400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    482935200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    212033643                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    805019243                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    110050400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    482935200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    212033643                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     43922900                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    848942143                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.695949                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.612123                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.740614                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.652513                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.695949                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.612123                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.740614                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.688453                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59875.081610                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60381.995499                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61069.597638                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60491.376841                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59875.081610                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60381.995499                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61069.597638                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59922.100955                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60461.658215                       # average overall mshr miss latency
system.l2cache.replacements                     10021                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         3000                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3000                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         3000                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3000                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          362                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          362                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          733                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          733                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     43922900                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     43922900                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59922.100955                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59922.100955                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          759                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              759                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1658                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1658                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    114602400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    114602400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2417                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2417                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.685974                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.685974                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69120.868516                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69120.868516                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1655                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1655                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    101168800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    101168800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.684733                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.684733                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61129.184290                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61129.184290                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          803                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4300                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1169                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6272                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1838                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6349                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3519                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11706                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    124754400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    432689600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    242002795                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    799446795                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2641                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10649                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4688                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17978                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.695949                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596206                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.750640                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.651129                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67875.081610                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68150.826902                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68770.331060                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68293.763455                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           53                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1838                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6343                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3472                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11653                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    110050400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    381766400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    212033643                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    703850443                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.695949                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595643                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.740614                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.648181                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59875.081610                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60187.040832                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61069.597638                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60400.793186                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1152530400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1152530400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3734.523567                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  27637                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                10021                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.757908                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.630296                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   311.784126                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2373.543503                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   893.553689                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   141.011953                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003572                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.076119                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.579478                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.218153                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034427                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.911749                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1239                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2857                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          350                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          879                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          607                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2111                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.302490                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.697510                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               330149                       # Number of tag accesses
system.l2cache.tags.data_accesses              330149                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1152530400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          117632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          511872                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       222208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        46912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              898624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       117632                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         117632                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        89408                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            89408                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1838                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7998                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3472                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          733                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14041                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1397                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1397                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          102064119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          444128849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    192800121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     40703482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              779696570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     102064119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         102064119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        77575394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              77575394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        77575394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         102064119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         444128849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    192800121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     40703482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             857271964                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1230116000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2333342                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406036                       # Number of bytes of host memory used
host_op_rate                                  4041449                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.06                       # Real time elapsed on the host
host_tick_rate                               72879536                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2483820                       # Number of instructions simulated
sim_ops                                       4302360                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000078                       # Number of seconds simulated
sim_ticks                                    77585600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                29051                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               739                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             24645                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16800                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           29051                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            12251                       # Number of indirect misses.
system.cpu.branchPred.lookups                   33584                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4398                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          624                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    527850                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   142503                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               739                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      31385                       # Number of branches committed
system.cpu.commit.bw_lim_events                 84088                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           10912                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               258440                       # Number of instructions committed
system.cpu.commit.committedOps                 449158                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       181117                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.479933                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.620371                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        30561     16.87%     16.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        39395     21.75%     38.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7808      4.31%     42.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        19265     10.64%     53.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        84088     46.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       181117                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     137757                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4297                       # Number of function calls committed.
system.cpu.commit.int_insts                    364283                       # Number of committed integer instructions.
system.cpu.commit.loads                         47060                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         4169      0.93%      0.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           306122     68.15%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               9      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               71      0.02%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          22550      5.02%     74.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.01%     74.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              52      0.01%     74.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             134      0.03%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             104      0.02%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          12082      2.69%     76.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.01%     76.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     76.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd        22443      5.00%     81.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         2406      0.54%     82.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv           38      0.01%     82.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult        10479      2.33%     84.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            8125      1.81%     86.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          15393      3.43%     90.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        38935      8.67%     98.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         5954      1.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            449158                       # Class of committed instruction
system.cpu.commit.refs                          68407                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      258440                       # Number of Instructions Simulated
system.cpu.committedOps                        449158                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.750518                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.750518                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          396                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          321                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          817                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            51                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 18242                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 465568                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    38976                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    123929                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    745                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2380                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       48032                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            29                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       21729                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       33584                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     31035                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        147258                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   269                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         268445                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1490                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.173146                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              36269                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              21198                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.383994                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             184272                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.547131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.796404                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    56053     30.42%     30.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3665      1.99%     32.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    10636      5.77%     38.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    11244      6.10%     44.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   102674     55.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               184272                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    168364                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   117930                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     20757600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     20758000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     20758000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     20758000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     20758000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     20757600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        18000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        18000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      2280400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      2280400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      2280000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      2279600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4802400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4829600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4798000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4824800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      7027200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      7022000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      7018000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      7026400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      181052000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            9692                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  825                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    31795                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.349529                       # Inst execution rate
system.cpu.iew.exec_refs                        69763                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      21729                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    4773                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 48568                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 41                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                27                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                22219                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              460069                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 48034                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1309                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                455724                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     23                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   123                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    745                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   156                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             8246                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1508                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          873                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          726                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             99                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    691458                       # num instructions consuming a value
system.cpu.iew.wb_count                        455200                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.476179                       # average fanout of values written-back
system.cpu.iew.wb_producers                    329258                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.346827                       # insts written-back per cycle
system.cpu.iew.wb_sent                         455398                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   614751                       # number of integer regfile reads
system.cpu.int_regfile_writes                  277339                       # number of integer regfile writes
system.cpu.ipc                               1.332412                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.332412                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              4403      0.96%      0.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                311367     68.13%     69.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    9      0.00%     69.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    81      0.02%     69.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               22727      4.97%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  74      0.02%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   63      0.01%     74.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  353      0.08%     74.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  153      0.03%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               12101      2.65%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 71      0.02%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd           22450      4.91%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            2416      0.53%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              49      0.01%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          10481      2.29%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8950      1.96%     86.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               15966      3.49%     90.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           39333      8.61%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5984      1.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 457031                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  138782                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              277593                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       138382                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             141045                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 313846                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             821055                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       316818                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            329942                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     460027                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    457031                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  42                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           10912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               312                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        13428                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        184272                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.480198                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.349284                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               22819     12.38%     12.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               17844      9.68%     22.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               50080     27.18%     49.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               35089     19.04%     68.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               58440     31.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          184272                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.356267                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       31035                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             2                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13670                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              139                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                48568                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               22219                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  130275                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                           193964                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    5274                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                531349                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1868                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    40308                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    247                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1461907                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 463785                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              546063                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    124935                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   9567                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    745                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 12283                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    14722                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            170334                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           626089                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            727                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 42                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4882                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             44                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       557099                       # The number of ROB reads
system.cpu.rob.rob_writes                      923357                       # The number of ROB writes
system.cpu.timesIdled                             127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          543                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           19                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1087                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               19                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           62                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             62                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                6                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          338                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           677                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     77585600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                248                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           28                       # Transaction distribution
system.membus.trans_dist::CleanEvict              310                       # Transaction distribution
system.membus.trans_dist::ReadExReq                90                       # Transaction distribution
system.membus.trans_dist::ReadExResp               90                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           249                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        23424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        23424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   23424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               339                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     339    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 339                       # Request fanout histogram
system.membus.reqLayer2.occupancy              320811                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy             729889                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     77585600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 450                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           194                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               690                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 79                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 93                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                93                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            451                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          664                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          966                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1630                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        14144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        31232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    45376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               420                       # Total snoops (count)
system.l2bus.snoopTraffic                        1792                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                964                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.019710                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.139072                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      945     98.03%     98.03% # Request fanout histogram
system.l2bus.snoop_fanout::1                       19      1.97%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  964                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              386400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               596705                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              265200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        77585600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     77585600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        30669                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            30669                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        30669                       # number of overall hits
system.cpu.icache.overall_hits::total           30669                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          366                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            366                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          366                       # number of overall misses
system.cpu.icache.overall_misses::total           366                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     15752800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15752800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     15752800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15752800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        31035                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        31035                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        31035                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        31035                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011793                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011793                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011793                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011793                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43040.437158                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43040.437158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43040.437158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43040.437158                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          144                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          144                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          144                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          144                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          222                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          222                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          222                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          222                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9942000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9942000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9942000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9942000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007153                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007153                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007153                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007153                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44783.783784                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44783.783784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44783.783784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44783.783784                       # average overall mshr miss latency
system.cpu.icache.replacements                    221                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        30669                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           30669                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          366                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           366                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     15752800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15752800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        31035                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        31035                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011793                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011793                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43040.437158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43040.437158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          144                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          144                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          222                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          222                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9942000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9942000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44783.783784                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44783.783784                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     77585600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     77585600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               28800                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               221                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            130.316742                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             62291                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            62291                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     77585600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     77585600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     77585600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        60600                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            60600                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        60600                       # number of overall hits
system.cpu.dcache.overall_hits::total           60600                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          521                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            521                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          521                       # number of overall misses
system.cpu.dcache.overall_misses::total           521                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     13978400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13978400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     13978400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13978400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        61121                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        61121                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        61121                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        61121                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008524                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008524                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008524                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008524                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26829.942418                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26829.942418                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26829.942418                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26829.942418                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                16                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          166                       # number of writebacks
system.cpu.dcache.writebacks::total               166                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          293                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          293                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          228                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           94                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          322                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9612000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9612000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9612000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2860302                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12472302                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003730                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003730                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003730                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005268                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42157.894737                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42157.894737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42157.894737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 30428.744681                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38733.857143                       # average overall mshr miss latency
system.cpu.dcache.replacements                    322                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        39349                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           39349                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7592800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7592800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        39774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        39774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17865.411765                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17865.411765                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          290                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          290                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      3345600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3345600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003394                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003394                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24782.222222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24782.222222                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        21251                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          21251                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           96                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           96                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6385600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6385600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        21347                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        21347                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004497                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004497                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66516.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66516.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           93                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           93                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6266400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6266400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67380.645161                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67380.645161                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           94                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           94                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2860302                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2860302                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 30428.744681                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 30428.744681                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     77585600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     77585600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               24002                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               322                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.540373                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   693.060336                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   330.939664                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.676817                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.323183                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          359                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          665                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.350586                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.649414                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            122564                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           122564                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     77585600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              83                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             105                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           58                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 246                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             83                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            105                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           58                       # number of overall hits
system.l2cache.overall_hits::total                246                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           139                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           123                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           36                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               298                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          139                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          123                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           36                       # number of overall misses
system.l2cache.overall_misses::total              298                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      8978800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8442400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2294368                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     19715568                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      8978800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8442400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2294368                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     19715568                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          222                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          228                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           94                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             544                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          222                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          228                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           94                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            544                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.626126                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.539474                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.382979                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.547794                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.626126                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.539474                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.382979                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.547794                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64595.683453                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68637.398374                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 63732.444444                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66159.624161                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64595.683453                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68637.398374                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 63732.444444                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66159.624161                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             28                       # number of writebacks
system.l2cache.writebacks::total                   28                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              6                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            6                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             6                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          139                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          123                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           30                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          292                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          139                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          123                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           30                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           47                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          339                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      7874800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7458400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1733576                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     17066776                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      7874800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7458400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1733576                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      2799141                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     19865917                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.626126                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.539474                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.319149                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.536765                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.626126                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.539474                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.319149                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.623162                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56653.237410                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60637.398374                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57785.866667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58447.863014                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56653.237410                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60637.398374                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57785.866667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59556.191489                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58601.525074                       # average overall mshr miss latency
system.l2cache.replacements                       341                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          166                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          166                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          166                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          166                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           16                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           47                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           47                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      2799141                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      2799141                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59556.191489                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59556.191489                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           90                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             90                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      6119600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      6119600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           93                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           93                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.967742                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.967742                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67995.555556                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67995.555556                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           90                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           90                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      5399600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      5399600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.967742                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.967742                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59995.555556                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59995.555556                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           83                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          102                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           58                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          243                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          139                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           33                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           36                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          208                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      8978800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      2322800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2294368                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     13595968                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          222                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          135                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           94                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          451                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.626126                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.244444                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.382979                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.461197                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64595.683453                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 70387.878788                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 63732.444444                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65365.230769                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          139                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           33                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           30                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          202                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      7874800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      2058800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1733576                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     11667176                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.626126                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.244444                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.319149                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.447894                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56653.237410                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62387.878788                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57785.866667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57758.297030                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     77585600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     77585600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1151                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  341                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.375367                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    45.668939                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   909.016741                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1934.518936                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   900.360752                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   306.434633                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.011150                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.221928                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.472295                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.219815                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.074813                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1198                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2898                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          101                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1056                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          378                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2365                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          125                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.292480                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.707520                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 9037                       # Number of tag accesses
system.l2cache.tags.data_accesses                9037                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     77585600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            8832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7872                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         3008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               21632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         8832                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           8832                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1792                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1792                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              138                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              123                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           30                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           47                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  338                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            28                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  28                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          113835557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          101462127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     24746860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     38770081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              278814625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     113835557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         113835557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        23097070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              23097070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        23097070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         113835557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         101462127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     24746860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     38770081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             301911695                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                11568792800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  88118                       # Simulator instruction rate (inst/s)
host_mem_usage                                4419348                       # Number of bytes of host memory used
host_op_rate                                   168315                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   158.64                       # Real time elapsed on the host
host_tick_rate                               65171449                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13978811                       # Number of instructions simulated
sim_ops                                      26701161                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010339                       # Number of seconds simulated
sim_ticks                                 10338676800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2794296                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                789                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            365683                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2679814                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             944229                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2794296                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1850067                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3327909                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  292947                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       316423                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  12552052                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6924853                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            365774                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2377212                       # Number of branches committed
system.cpu.commit.bw_lim_events               2892310                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1870                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         4542602                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             11494991                       # Number of instructions committed
system.cpu.commit.committedOps               22398801                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     23001843                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.973783                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.460380                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14446438     62.81%     62.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2210820      9.61%     72.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1738084      7.56%     79.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1714191      7.45%     87.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2892310     12.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     23001843                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     624062                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               259853                       # Number of function calls committed.
system.cpu.commit.int_insts                  21980078                       # Number of committed integer instructions.
system.cpu.commit.loads                       3138353                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        88396      0.39%      0.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16768180     74.86%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           22147      0.10%     75.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            31905      0.14%     75.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          34666      0.15%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            416      0.00%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            8222      0.04%     75.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           84370      0.38%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           64500      0.29%     76.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         144370      0.64%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift         12182      0.05%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8004      0.04%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3022879     13.50%     90.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1882076      8.40%     98.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       115474      0.52%     99.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       111014      0.50%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22398801                       # Class of committed instruction
system.cpu.commit.refs                        5131443                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    11494991                       # Number of Instructions Simulated
system.cpu.committedOps                      22398801                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.248518                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.248518                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          998                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          332                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified         1451                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            81                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1008270                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               28991822                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 15022218                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   7728478                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 366011                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                202293                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     3562675                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          5172                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2165647                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          5694                       # TLB misses on write requests
system.cpu.fetch.Branches                     3327909                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2252731                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8470773                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                182517                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       15241057                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  122                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           577                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  732022                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.128756                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           15489776                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1237176                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.589671                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           24327270                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.224514                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.782985                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 16073969     66.07%     66.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   575702      2.37%     68.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   438078      1.80%     70.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   620853      2.55%     72.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  6618668     27.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             24327270                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    848243                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   455624                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   1289358000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   1289358000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   1289357600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   1289357600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   1289357600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   1289358000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     12826400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     12826800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      3880800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      3880800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      3880800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      3881200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     32547200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     32535200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     32529200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     32542400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    586518800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    586512000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    586458000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    586427600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    10253394000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                         1519422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               441138                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2614595                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.979067                       # Inst execution rate
system.cpu.iew.exec_refs                      5721730                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2163431                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  970936                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3795820                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              10177                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3778                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2345095                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            26941914                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3558299                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            483432                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25305633                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     90                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   284                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 366011                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   445                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           113709                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          357                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       657469                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       352005                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            357                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       417268                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          23870                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25166793                       # num instructions consuming a value
system.cpu.iew.wb_count                      25075862                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.649257                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16339723                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.970177                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25183092                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 38126140                       # number of integer regfile reads
system.cpu.int_regfile_writes                19913535                       # number of integer regfile writes
system.cpu.ipc                               0.444737                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.444737                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            155580      0.60%      0.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              19340366     74.99%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                23316      0.09%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40817      0.16%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               38353      0.15%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 456      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8743      0.03%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                85741      0.33%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                65602      0.25%     76.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              144888      0.56%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              12407      0.05%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8004      0.03%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3527652     13.68%     90.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2101997      8.15%     99.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          123928      0.48%     99.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         111213      0.43%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25789063                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  641977                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1285258                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       634605                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             671904                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               24991506                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           74756368                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     24441257                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          30813441                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   26917642                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25789063                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               24272                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4543122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            136228                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          22402                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5243190                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      24327270                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.060089                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.478517                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14595838     60.00%     60.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2043440      8.40%     68.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2255762      9.27%     77.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2494821     10.26%     87.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2937409     12.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        24327270                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.997770                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     2252852                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           189                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             82510                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            79853                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3795820                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2345095                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                11095245                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    234                       # number of misc regfile writes
system.cpu.numCycles                         25846692                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                   1605                       # Number of system calls
system.cpu.rename.BlockCycles                  966102                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              24335941                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1103                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 15184691                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1605                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   186                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              70869472                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               28378474                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            30698180                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   7752021                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   4095                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 366011                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 25023                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  6362257                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            870368                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         42922041                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          33422                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               4711                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     81840                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           5387                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     47050780                       # The number of ROB reads
system.cpu.rob.rob_writes                    55243926                       # The number of ROB writes
system.cpu.timesIdled                          412134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       724425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           65                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests        1448848                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               65                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1016                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2056                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  10338676800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1008                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           83                       # Transaction distribution
system.membus.trans_dist::CleanEvict              933                       # Transaction distribution
system.membus.trans_dist::ReadExReq                33                       # Transaction distribution
system.membus.trans_dist::ReadExResp               33                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1007                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         3097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         3097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        71936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        71936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   71936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1040                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1040    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1040                       # Request fanout histogram
system.membus.reqLayer2.occupancy              955682                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2247518                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  10338676800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              712857                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         14513                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            710975                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  7                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              11567                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             11567                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         712857                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side      2128617                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        44655                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 2173272                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side     45410496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1876160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 47286656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              1071                       # Total snoops (count)
system.l2bus.snoopTraffic                        5312                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             725495                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000092                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.009609                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   725428     99.99%     99.99% # Request fanout histogram
system.l2bus.snoop_fanout::1                       67      0.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               725495                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            17862399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy            591175254                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy           851475927                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               8.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     10338676800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10338676800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1501107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1501107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1501107                       # number of overall hits
system.cpu.icache.overall_hits::total         1501107                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       751624                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         751624                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       751624                       # number of overall misses
system.cpu.icache.overall_misses::total        751624                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   7671316400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7671316400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   7671316400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7671316400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2252731                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2252731                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2252731                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2252731                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.333650                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.333650                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.333650                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.333650                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 10206.321778                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10206.321778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 10206.321778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10206.321778                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          231                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst        42085                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        42085                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        42085                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        42085                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       709539                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       709539                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       709539                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       709539                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6852828800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6852828800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6852828800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6852828800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.314968                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.314968                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.314968                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.314968                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  9658.142540                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9658.142540                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  9658.142540                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9658.142540                       # average overall mshr miss latency
system.cpu.icache.replacements                 709539                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1501107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1501107                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       751624                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        751624                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   7671316400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7671316400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2252731                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2252731                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.333650                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.333650                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 10206.321778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10206.321778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        42085                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        42085                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       709539                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       709539                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6852828800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6852828800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.314968                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.314968                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  9658.142540                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9658.142540                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  10338676800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10338676800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2259680                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            709795                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.183567                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5215001                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5215001                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10338676800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10338676800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10338676800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5420976                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5420976                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5420994                       # number of overall hits
system.cpu.dcache.overall_hits::total         5420994                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        18273                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18273                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        18273                       # number of overall misses
system.cpu.dcache.overall_misses::total         18273                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    211398000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    211398000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    211398000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    211398000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      5439249                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5439249                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5439267                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5439267                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003359                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003359                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003359                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003359                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 11568.872106                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11568.872106                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 11568.872106                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11568.872106                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          478                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.142857                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches               234                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        14430                       # number of writebacks
system.cpu.dcache.writebacks::total             14430                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3753                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3753                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3753                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3753                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          365                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14885                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    157448000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    157448000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    157448000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      8496395                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    165944395                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002669                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002669                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002737                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 10843.526171                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10843.526171                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 10843.526171                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 23277.794521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11148.430971                       # average overall mshr miss latency
system.cpu.dcache.replacements                  14885                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3437240                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3437240                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6703                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6703                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     88881600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     88881600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3443943                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3443943                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13259.973146                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13259.973146                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3750                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3750                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2953                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2953                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44257200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44257200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14987.199458                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14987.199458                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1983736                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1983736                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        11570                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11570                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    122516400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    122516400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1995306                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1995306                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005799                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005799                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 10589.144339                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10589.144339                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        11567                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11567                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    113190800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    113190800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005797                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005797                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data  9785.666119                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9785.666119                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           18                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           18                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          365                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          365                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      8496395                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      8496395                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 23277.794521                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 23277.794521                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  10338676800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10338676800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5544139                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15909                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            348.490729                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   742.611032                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   281.388968                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.725206                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.274794                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          235                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          789                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.229492                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.770508                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10893419                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10893419                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  10338676800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst          708873                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           14233                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          280                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              723386                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst         708873                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          14233                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          280                       # number of overall hits
system.l2cache.overall_hits::total             723386                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           666                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           287                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           85                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1038                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          666                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          287                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           85                       # number of overall misses
system.l2cache.overall_misses::total             1038                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     45394000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     20217200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      5833512                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     71444712                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     45394000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     20217200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      5833512                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     71444712                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst       709539                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        14520                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          365                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          724424                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst       709539                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        14520                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          365                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         724424                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.000939                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.019766                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.232877                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.001433                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.000939                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.019766                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.232877                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.001433                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68159.159159                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 70443.205575                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68629.552941                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68829.202312                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68159.159159                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 70443.205575                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68629.552941                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68829.202312                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             83                       # number of writebacks
system.l2cache.writebacks::total                   83                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          666                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          286                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           85                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1037                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          666                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          286                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           85                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1041                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     40066000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     17872800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      5153512                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     63092312                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     40066000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     17872800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      5153512                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       218395                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     63310707                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.000939                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.019697                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.232877                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.001431                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.000939                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.019697                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.232877                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.001437                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60159.159159                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 62492.307692                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60629.552941                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60841.188042                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60159.159159                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 62492.307692                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60629.552941                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 54598.750000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60817.201729                       # average overall mshr miss latency
system.l2cache.replacements                      1064                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        14430                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        14430                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        14430                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        14430                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           17                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           17                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            4                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       218395                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       218395                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 54598.750000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 54598.750000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data        11534                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            11534                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           33                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             33                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2421200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2421200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        11567                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        11567                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.002853                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.002853                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 73369.696970                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 73369.696970                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           33                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           33                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2157200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2157200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.002853                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.002853                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 65369.696970                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65369.696970                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst       708873                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         2699                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          280                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       711852                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          666                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          254                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           85                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1005                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     45394000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     17796000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      5833512                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     69023512                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst       709539                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         2953                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          365                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       712857                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.000939                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.086014                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.232877                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.001410                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68159.159159                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 70062.992126                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68629.552941                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68680.111443                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          666                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          253                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           85                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1004                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     40066000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     15715600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      5153512                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     60935112                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.000939                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.085676                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.232877                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.001408                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60159.159159                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62116.996047                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60629.552941                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60692.342629                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  10338676800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  10338676800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1460975                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 5160                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs               283.134690                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    56.342282                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1248.024149                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1786.635279                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   691.675865                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   313.322425                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.013755                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.304693                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.436190                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.168866                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.076495                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          952                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3144                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4          922                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          183                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2857                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.232422                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             11591840                       # Number of tag accesses
system.l2cache.tags.data_accesses            11591840                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  10338676800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           42624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           18304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         5440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               66624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          42624                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5312                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5312                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              666                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              286                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           85                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1041                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            83                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  83                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4122771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1770439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher       526180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher        24761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                6444152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4122771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4122771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          513799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                513799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          513799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4122771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1770439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher       526180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher        24761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               6957950                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
