<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>TPAUSE - Timed PAUSE </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › TPAUSE - Timed PAUSE </div>
<div id="body">
<h1>TPAUSE—Timed PAUSE</h1>
<table>
<tr>
<th>Opcode /Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>
<p>66 0F AE /6</p>
<p>TPAUSE r32, &lt;edx&gt;, &lt;eax&gt;</p></td>
<td>A</td>
<td>V/V</td>
<td>WAITPKG</td>
<td>Directs the processor to enter an implementation-dependent optimized state until the TSC reaches the value in EDX:EAX.</td></tr></table>
<h3>Instruction Operand Encoding<sup>1</sup></h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>N/A</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td></tr></table>
<h2>Description</h2>
<p>TPAUSE instructs the processor to enter an implementation-dependent optimized state. There are two such opti-mized states to choose from: light-weight power/performance optimized state, and improved power/performance optimized state. The selection between the two is governed by the explicit input register bit[0] source operand.</p>
<p>TPAUSE is available when CPUID.7.0:ECX.WAITPKG[bit 5] is enumerated as 1. TPAUSE may be executed at any privilege level. This instruction’s operation is the same in non-64-bit modes and in 64-bit mode.</p>
<p>Unlike PAUSE, the TPAUSE instruction will not cause an abort when used inside a transactional region, described in the chapter Chapter 16, “Programming with Intel® Transactional Synchronization Extensions,” of the Intel<em><sup>®</sup></em> 64 and IA-32 Architectures Software Developer’s Manual, Volume 1.</p>
<p>The input register contains information such as the preferred optimized state the processor should enter as described in the following table. Bits other than bit 0 are reserved and will result in #GP if non-zero.</p>
<h3>Table 4-25.  TPAUSE Input Register Bit Definitions</h3>
<table>
<tr>
<th>Bit Value</th>
<th>State Name</th>
<th>Wakeup Time</th>
<th>Power Savings</th>
<th>Other Benefits</th></tr>
<tr>
<td>bit[0] = 0</td>
<td>C0.2</td>
<td>Slower</td>
<td>Larger</td>
<td>Improves performance of the other SMT thread(s) on the same core.</td></tr>
<tr>
<td>bit[0] = 1</td>
<td>C0.1</td>
<td>Faster</td>
<td>Smaller</td>
<td>N/A</td></tr>
<tr>
<td>bits[31:1]</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>Reserved</td></tr></table>
<p>The instruction execution wakes up when the time-stamp counter reaches or exceeds the implicit EDX:EAX 64-bit input value.</p>
<p>Prior to executing the TPAUSE instruction, an operating system may specify the maximum delay it allows the processor to suspend its operation. It can do so by writing TSC-quanta value to the following 32-bit MSR (IA32_UM-WAIT_CONTROL at MSR index E1H):</p>
<p>If the processor that executed a TPAUSE instruction wakes due to the expiration of the operating system time-limit, the instructions sets RFLAGS.CF; otherwise, that flag is cleared.</p>
<p>The following additional events cause the processor to exit the implementation-dependent optimized state: a store to the read-set range within the transactional region, an NMI or SMI, a debug exception, a machine check excep-tion, the BINIT# signal, the INIT# signal, and the RESET# signal.</p>
<p>1. The Mod field of the ModR/M byte must have value 11B.</p>
<p>Other implementation-dependent events may cause the processor to exit the implementation-dependent opti-mized state proceeding to the instruction following TPAUSE. In addition, an external interrupt causes the processor to exit the implementation-dependent optimized state regardless of whether maskable-interrupts are inhibited (EFLAGS.IF =0). It should be noted that if maskable-interrupts are inhibited execution will proceed to the instruc-tion following TPAUSE.</p>
<h2>Operation</h2>
<pre>os_deadline := TSC+(IA32_UMWAIT_CONTROL[31:2]&lt;&lt;2)
instr_deadline := UINT64(EDX:EAX)
IF os_deadline &lt; instr_deadline:
    deadline := os_deadline
    using_os_deadline := 1
ELSE:
    deadline := instr_deadline
    using_os_deadline := 0
WHILE TSC &lt; deadline:
    implementation_dependent_optimized_state(Source register, deadline, IA32_UMWAIT_CONTROL[0])
IF using_os_deadline AND TSC &gt; deadline:
    RFLAGS.CF := 1
ELSE:
    RFLAGS.CF := 0
RFLAGS.AF,PF,SF,ZF,OF := 0</pre>
<h2>Intel C/C++ Compiler Intrinsic Equivalent</h2>
<p>TPAUSE uint8_t _tpause(uint32_t control, uint64_t counter);</p>
<h2>Numeric Exceptions</h2>
<p>None.</p>
<h2>Exceptions (All Operating Modes)</h2>
<table class="exception-table">
<tr>
<td>#GP(0)</td>
<td>
<p>If src[31:1] != 0.</p>
<p>If CR4.TSD = 1 and CPL != 0.</p></td></tr>
<tr>
<td>#UD</td>
<td>If CPUID.7.0:ECX.WAITPKG[bit 5]=0.</td></tr></table></div></body></html>