(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "Minimal_SoC")
(DATE "123")
(VENDOR "ProASIC3")
(PROGRAM "Synplify")
(VERSION "mapact, Build 2172R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "Minimal_SoC")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNILJHO\[2\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNILJHO\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNICPG61\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNICPG61\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIPG3B\[2\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIPG3B\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNICPG61\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNICPG61\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIPNHO\[4\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIPNHO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIK1H61\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIK1H61\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIF7GH\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIF7GH\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m6_m2/B  COREABC_0/un1_ACCUMULATOR_m6_m2/Y  COREABC_0/un1_ACCUMULATOR_m7_s/A  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/B  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m6_m2/B  COREABC_0/un1_ACCUMULATOR_m6_m2/Y  COREABC_0/un1_ACCUMULATOR_m7_s/A  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m24_0/A  COREABC_0/un1_ACCUMULATOR_m24_0/Y  COREABC_0/un1_ACCUMULATOR_m10_s/A  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CORESPI_0/USPI/URF/control110_0_a2_0_0/A  CORESPI_0/USPI/URF/control110_0_a2_0_0/Y  CORESPI_0/USPI/URF/control110_0_a2/A  CORESPI_0/USPI/URF/control110_0_a2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI6A2K\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI6A2K\[6\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIMBNH1\[6\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIMBNH1\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/B  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CORESPI_0/USPI/URF/rdata14_m1_e/A  CORESPI_0/USPI/URF/rdata14_m1_e/Y  CORESPI_0/USPI/URF/control2_RNIQDUM\[3\]/C  CORESPI_0/USPI/URF/control2_RNIQDUM\[3\]/Y  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/C  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m24_0/A  COREABC_0/un1_ACCUMULATOR_m24_0/Y  COREABC_0/un1_ACCUMULATOR_m10_d/S  COREABC_0/un1_ACCUMULATOR_m10_d/Y  COREABC_0/un1_ACCUMULATOR_m10/A  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_5\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_5\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CORESPI_0/USPI/URF/rdata14_m1_e/A  CORESPI_0/USPI/URF/rdata14_m1_e/Y  CORESPI_0/USPI/URF/control17_0_a2/A  CORESPI_0/USPI/URF/control17_0_a2/Y  CORESPI_0/USPI/URF/control2_RNIREUM\[4\]/B  CORESPI_0/USPI/URF/control2_RNIREUM\[4\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/A  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/ACCUMULATOR\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/ISR_ACCUM_NEG/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/STD_ACCUM_NEG/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/ACCUMULATOR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[0\]/CLK  COREABC_0/UROM.INSTR_ADDR\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m6_m2/B  COREABC_0/un1_ACCUMULATOR_m6_m2/Y  COREABC_0/un1_ACCUMULATOR_m7_s/A  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m16/B  COREABC_0/un1_ACCUMULATOR_m16/Y  COREABC_0/ACCUMULATOR_RNITHLHK\[6\]/B  COREABC_0/ACCUMULATOR_RNITHLHK\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/ACCUM_IN\[3\]/S  COREABC_0/UROM.UROM/ACCUM_IN\[3\]/Y  COREABC_0/un1_ACCUMULATOR_m24_0/B  COREABC_0/un1_ACCUMULATOR_m24_0/Y  COREABC_0/un1_ACCUMULATOR_m10_s/A  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/C  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m6_m2/B  COREABC_0/un1_ACCUMULATOR_m6_m2/Y  COREABC_0/un1_ACCUMULATOR_m7_s/A  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreGPIO_0/xhdl1.GEN_m1_e/C  CoreGPIO_0/xhdl1.GEN_m1_e/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIH83P\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIH83P\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_2/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CORESPI_0/USPI/URF/rdata14_m1_e/A  CORESPI_0/USPI/URF/rdata14_m1_e/Y  CORESPI_0/USPI/URF/control17_0_a2/A  CORESPI_0/USPI/URF/control17_0_a2/Y  CORESPI_0/USPI/URF/control2_RNIG92U1\[6\]/B  CORESPI_0/USPI/URF/control2_RNIG92U1\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreGPIO_0/xhdl1.GEN_m1_e/C  CoreGPIO_0/xhdl1.GEN_m1_e/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/A  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m6_m2/B  COREABC_0/un1_ACCUMULATOR_m6_m2/Y  COREABC_0/un1_ACCUMULATOR_m7_s/A  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m32/B  COREABC_0/un1_ACCUMULATOR_m32/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/C  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/ACCUMULATOR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CORESPI_0/USPI/URF/control110_0_a2_0_0/A  CORESPI_0/USPI/URF/control110_0_a2_0_0/Y  CORESPI_0/USPI/URF/control110_0_a2/A  CORESPI_0/USPI/URF/control110_0_a2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI372K\[3\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI372K\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/B  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreGPIO_0/xhdl1.GEN_m1_e/C  CoreGPIO_0/xhdl1.GEN_m1_e/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIH83P\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIH83P\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CORESPI_0/USPI/URF/rdata14_m1_e/A  CORESPI_0/USPI/URF/rdata14_m1_e/Y  CORESPI_0/USPI/URF/control17_0_a2/A  CORESPI_0/USPI/URF/control17_0_a2/Y  CORESPI_0/USPI/URF/control2_RNINSPC1\[5\]/B  CORESPI_0/USPI/URF/control2_RNINSPC1\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/C  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_2/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0_RNIRRK01/B  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0_RNIRRK01/Y  COREABC_0/un1_ACCUMULATOR_m3_0/A  COREABC_0/un1_ACCUMULATOR_m3_0/Y  COREABC_0/un1_ACCUMULATOR_m7_s/B  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m6_m2/B  COREABC_0/un1_ACCUMULATOR_m6_m2/Y  COREABC_0/un1_ACCUMULATOR_m7_s/A  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m7/S  COREABC_0/un1_ACCUMULATOR_m7/Y  COREABC_0/un1_ACCUMULATOR_m24/B  COREABC_0/un1_ACCUMULATOR_m24/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreGPIO_0/xhdl1.GEN_m1_e/C  CoreGPIO_0/xhdl1.GEN_m1_e/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a4\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_5\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_5\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/ACCUMULATOR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/ACCUMULATOR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m12/A  COREABC_0/un1_ACCUMULATOR_m12/Y  COREABC_0/un1_ACCUMULATOR_m16_s/B  COREABC_0/un1_ACCUMULATOR_m16_s/Y  COREABC_0/un1_ACCUMULATOR_m32_s/B  COREABC_0/un1_ACCUMULATOR_m32_s/Y  COREABC_0/un1_ACCUMULATOR_m32/S  COREABC_0/un1_ACCUMULATOR_m32/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/C  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/STD_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_m6tt_m2/S  COREABC_0/un1_ACCUMULATOR_m6tt_m2/Y  COREABC_0/un1_ACCUMULATOR_m6_m2/A  COREABC_0/un1_ACCUMULATOR_m6_m2/Y  COREABC_0/un1_ACCUMULATOR_m7_s/A  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/A  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[0\]/B  CoreAPB3_0/iPSELS_0_a2_0\[0\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/A  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNI75811\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNI75811\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_m1_m5_0_a3/A  COREABC_0/un1_ACCUMULATOR_m1_m5_0_a3/Y  COREABC_0/un1_ACCUMULATOR_m1_m6/B  COREABC_0/un1_ACCUMULATOR_m1_m6/Y  COREABC_0/un1_ACCUMULATOR_m10_d/B  COREABC_0/un1_ACCUMULATOR_m10_d/Y  COREABC_0/un1_ACCUMULATOR_m10/A  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/control17_0_o2/B  CORESPI_0/USPI/URF/control17_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_m1_m5_0_a3_0/A  COREABC_0/un1_ACCUMULATOR_m1_m5_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_m1_m6/C  COREABC_0/un1_ACCUMULATOR_m1_m6/Y  COREABC_0/un1_ACCUMULATOR_m10_d/B  COREABC_0/un1_ACCUMULATOR_m10_d/Y  COREABC_0/un1_ACCUMULATOR_m10/A  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_1/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_2/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_6_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_6_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un12_PRDATA_o_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un12_PRDATA_o_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIBDVT\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIBDVT\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/RDATA_8.un33_PRDATA_o_6_0_a2_0_a2/B  CoreGPIO_0/RDATA_8.un33_PRDATA_o_6_0_a2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI80721\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI80721\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreGPIO_0/xhdl1.GEN_m1_e/C  CoreGPIO_0/xhdl1.GEN_m1_e/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg_RNIDU551\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg_RNIDU551\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/A  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNI75811\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNI75811\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNINLHO\[3\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNINLHO\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIGTG61\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIGTG61\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIVM3B\[5\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIVM3B\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO5H61\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO5H61\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIRPHO\[5\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIRPHO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO5H61\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO5H61\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_1\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_3\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/ACCUM_IN\[4\]/S  COREABC_0/UROM.UROM/ACCUM_IN\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CORESPI_0/USPI/URF/control110_0_a2_0_0/A  CORESPI_0/USPI/URF/control110_0_a2_0_0/Y  CORESPI_0/USPI/URF/control110_0_a2/A  CORESPI_0/USPI/URF/control110_0_a2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI592K\[5\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI592K\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIF5F02\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIF5F02\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/control17_0_o2/A  CORESPI_0/USPI/URF/control17_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIJHHO\[1\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIJHHO\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8LG61\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8LG61\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNINE3B\[1\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNINE3B\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8LG61\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8LG61\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[4\]/B  CoreAPB3_0/iPSELS_0_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[0\]/A  CoreAPB3_0/iPSELS_0_a2_0\[0\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/A  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNI75811\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNI75811\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/xhdl_m2_0_a2_0/A  COREABC_0/UROM.UROM/xhdl_m2_0_a2_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/A  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m6_m2/B  COREABC_0/un1_ACCUMULATOR_m6_m2/Y  COREABC_0/un1_ACCUMULATOR_m7_s/A  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m3_0/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m3_0/Y  COREABC_0/un1_ACCUMULATOR_m16_s/A  COREABC_0/un1_ACCUMULATOR_m16_s/Y  COREABC_0/un1_ACCUMULATOR_m32_s/B  COREABC_0/un1_ACCUMULATOR_m32_s/Y  COREABC_0/un1_ACCUMULATOR_m32/S  COREABC_0/un1_ACCUMULATOR_m32/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/C  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/A  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/A  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CORESPI_0/USPI/URF/rdata14_m1_e/A  CORESPI_0/USPI/URF/rdata14_m1_e/Y  CORESPI_0/USPI/URF/control2_RNIOBUM\[1\]/A  CORESPI_0/USPI/URF/control2_RNIOBUM\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/C  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/C  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m3_0/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m3_0/Y  COREABC_0/un1_ACCUMULATOR_m16_d/S  COREABC_0/un1_ACCUMULATOR_m16_d/Y  COREABC_0/un1_ACCUMULATOR_m32_d/B  COREABC_0/un1_ACCUMULATOR_m32_d/Y  COREABC_0/un1_ACCUMULATOR_m32/A  COREABC_0/un1_ACCUMULATOR_m32/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/C  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_6_0_a2/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_6_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un12_PRDATA_o_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un12_PRDATA_o_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIBDVT\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIBDVT\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_m3_m3_0_a2/B  COREABC_0/un1_ACCUMULATOR_m3_m3_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m3_0/S  COREABC_0/un1_ACCUMULATOR_m3_0/Y  COREABC_0/un1_ACCUMULATOR_m7_s/B  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreGPIO_0/CONFIG_reg_o_m_0_a2_0_0\[7\]/B  CoreGPIO_0/CONFIG_reg_o_m_0_a2_0_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNII30A1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNII30A1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/ACCUM_IN\[2\]/S  COREABC_0/UROM.UROM/ACCUM_IN\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/rdata_0_iv_a0_3\[1\]/A  CORESPI_0/USPI/URF/rdata_0_iv_a0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3_5/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/C  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_1\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_19_3/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_19_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CORESPI_0/USPI/URF/control110_0_a2_0_0/A  CORESPI_0/USPI/URF/control110_0_a2_0_0/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI262K\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI262K\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CORESPI_0/USPI/URF/control1_RNIL6HG\[4\]/B  CORESPI_0/USPI/URF/control1_RNIL6HG\[4\]/Y  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/A  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_3\[0\]/A  CoreInterrupt_0/iPRDATA_RNO_3\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/C  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/C  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/Y  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_1\[0\]/C  CoreInterrupt_0/iPRDATA_RNO_1\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/A  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/C  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIEOOB\[2\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIEOOB\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIF7GH\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIF7GH\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/xhdl_m2_0_a2_0/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/A  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m6_m2/B  COREABC_0/un1_ACCUMULATOR_m6_m2/Y  COREABC_0/un1_ACCUMULATOR_m7_s/A  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/ACCUM_IN\[4\]/S  COREABC_0/UROM.UROM/ACCUM_IN\[4\]/Y  COREABC_0/un1_ACCUMULATOR_m12/B  COREABC_0/un1_ACCUMULATOR_m12/Y  COREABC_0/un1_ACCUMULATOR_m16_s/B  COREABC_0/un1_ACCUMULATOR_m16_s/Y  COREABC_0/un1_ACCUMULATOR_m32_s/B  COREABC_0/un1_ACCUMULATOR_m32_s/Y  COREABC_0/un1_ACCUMULATOR_m32/S  COREABC_0/un1_ACCUMULATOR_m32/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/C  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m12/A  COREABC_0/un1_ACCUMULATOR_m12/Y  COREABC_0/un1_ACCUMULATOR_m16_s/B  COREABC_0/un1_ACCUMULATOR_m16_s/Y  COREABC_0/un1_ACCUMULATOR_m16/S  COREABC_0/un1_ACCUMULATOR_m16/Y  COREABC_0/ACCUMULATOR_RNITHLHK\[6\]/B  COREABC_0/ACCUMULATOR_RNITHLHK\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNI3JS3\[5\]/B  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNI7FH4\[6\]/B  CoreTimer_0/PreScale_RNI7FH4\[6\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/B  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/PreScale_RNIIAR5\[8\]/B  CoreTimer_0/PreScale_RNIIAR5\[8\]/Y  CoreTimer_0/PreScale_RNO_0\[9\]/A  CoreTimer_0/PreScale_RNO_0\[9\]/Y  CoreTimer_0/PreScale_RNO\[9\]/A  CoreTimer_0/PreScale_RNO\[9\]/Y  CoreTimer_0/PreScale\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNI3TIH\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNI3TIH\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNI8CJK/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNI8CJK/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/B  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[0\]/CLK  COREABC_0/UROM.INSTR_ADDR\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_0\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_0\[0\]/Y  CoreGPIO_0/xhdl1.GEN_m1_e/B  CoreGPIO_0/xhdl1.GEN_m1_e/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIH83P\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIH83P\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg_RNIF7711\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg_RNIF7711\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a0_3\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3_5/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreGPIO_0/CONFIG_reg_o_m_0_a2_0_0\[7\]/B  CoreGPIO_0/CONFIG_reg_o_m_0_a2_0_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIEVV91\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIEVV91\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m6_m2/B  COREABC_0/un1_ACCUMULATOR_m6_m2/Y  COREABC_0/un1_ACCUMULATOR_m7_s/A  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m13_s/B  COREABC_0/un1_ACCUMULATOR_m13_s/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m2/S  COREABC_0/un1_ACCUMULATOR_ACCUM_m2/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/A  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_m2_0_a2_11_2/C  CoreGPIO_0/xhdl1.GEN_m2_0_a2_11_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIC9021\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIC9021\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/B  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_3\[0\]/A  CoreInterrupt_0/iPRDATA_RNO_3\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/C  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/C  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/A  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/A  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/C  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNI6J8U\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNI6J8U\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreGPIO_0/xhdl1.GEN_m1_e/C  CoreGPIO_0/xhdl1.GEN_m1_e/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/ACCUM_IN\[4\]/S  COREABC_0/UROM.UROM/ACCUM_IN\[4\]/Y  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[4\]/A  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CORESPI_0/USPI/URF/rx_fifo_empty_m_0/A  CORESPI_0/USPI/URF/rx_fifo_empty_m_0/Y  CORESPI_0/USPI/URF/control1_RNIL2BA1\[2\]/A  CORESPI_0/USPI/URF/control1_RNIL2BA1\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg_RNIF7711\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg_RNIF7711\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0_0_s/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0_0_s/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg_RNIF7711\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg_RNIF7711\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CORESPI_0/USPI/URF/control1_RNIVB8D\[6\]/B  CORESPI_0/USPI/URF/control1_RNIVB8D\[6\]/Y  CORESPI_0/USPI/URF/control1_RNIJO371\[1\]/B  CORESPI_0/USPI/URF/control1_RNIJO371\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIG92U1\[6\]/C  CORESPI_0/USPI/URF/control2_RNIG92U1\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_0_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_0_0/Y  CoreGPIO_0/xhdl1.GEN_m1_e/A  CoreGPIO_0/xhdl1.GEN_m1_e/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIH83P\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIH83P\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CORESPI_0/USPI/URF/control110_0_a2_0_0/A  CORESPI_0/USPI/URF/control110_0_a2_0_0/Y  CORESPI_0/USPI/URF/control110_0_a2/A  CORESPI_0/USPI/URF/control110_0_a2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIMBT91\[0\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIMBT91\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/A  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/ACCUM_IN\[5\]/S  COREABC_0/UROM.UROM/ACCUM_IN\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m3_0/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m3_0/Y  COREABC_0/un1_ACCUMULATOR_m16_s/A  COREABC_0/un1_ACCUMULATOR_m16_s/Y  COREABC_0/un1_ACCUMULATOR_m32_s/B  COREABC_0/un1_ACCUMULATOR_m32_s/Y  COREABC_0/un1_ACCUMULATOR_m32/S  COREABC_0/un1_ACCUMULATOR_m32/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/C  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_6_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_6_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un12_PRDATA_o_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un12_PRDATA_o_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_m1_m5_0_a3_0/A  COREABC_0/un1_ACCUMULATOR_m1_m5_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_m1_m6/C  COREABC_0/un1_ACCUMULATOR_m1_m6/Y  COREABC_0/un1_ACCUMULATOR_m4/B  COREABC_0/un1_ACCUMULATOR_m4/Y  COREABC_0/un1_ACCUMULATOR_m26/A  COREABC_0/un1_ACCUMULATOR_m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/Y  CORESPI_0/USPI/URF/control110_0_a2/B  CORESPI_0/USPI/URF/control110_0_a2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI6A2K\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI6A2K\[6\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIMBNH1\[6\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIMBNH1\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/B  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIPNHO\[4\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIPNHO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIK1H61\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIK1H61\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/ACCUMULATOR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/A  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/A  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CORESPI_0/USPI/URF/rdata14_m1_e/A  CORESPI_0/USPI/URF/rdata14_m1_e/Y  CORESPI_0/USPI/URF/control17_0_a2/A  CORESPI_0/USPI/URF/control17_0_a2/Y  CORESPI_0/USPI/URF/control2_RNIR0QC1\[7\]/B  CORESPI_0/USPI/URF/control2_RNIR0QC1\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/ACCUM_IN\[2\]/S  COREABC_0/UROM.UROM/ACCUM_IN\[2\]/Y  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[2\]/A  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI3R3B\[7\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI3R3B\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI0EH61\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI0EH61\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4E0I1\[7\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4E0I1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[4\]/B  CoreAPB3_0/iPSELS_0_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIVTHO\[7\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIVTHO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI0EH61\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI0EH61\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4E0I1\[7\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4E0I1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNI5HS21\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNI5HS21\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/B  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o_6_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o_6_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIH83P\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIH83P\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[6\]/Y  COREABC_0/d_m2_0/B  COREABC_0/d_m2_0/Y  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/B  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/C  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m3_0/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m3_0/Y  COREABC_0/un1_ACCUMULATOR_m16_d/S  COREABC_0/un1_ACCUMULATOR_m16_d/Y  COREABC_0/un1_ACCUMULATOR_m16/A  COREABC_0/un1_ACCUMULATOR_m16/Y  COREABC_0/ACCUMULATOR_RNITHLHK\[6\]/B  COREABC_0/ACCUMULATOR_RNITHLHK\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[1\]/CLK  CoreTimer_0/PreScale\[1\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/A  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNI3JS3\[5\]/B  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNI7FH4\[6\]/B  CoreTimer_0/PreScale_RNI7FH4\[6\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/B  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/PreScale_RNIIAR5\[8\]/B  CoreTimer_0/PreScale_RNIIAR5\[8\]/Y  CoreTimer_0/PreScale_RNO_0\[9\]/A  CoreTimer_0/PreScale_RNO_0\[9\]/Y  CoreTimer_0/PreScale_RNO\[9\]/A  CoreTimer_0/PreScale_RNO\[9\]/Y  CoreTimer_0/PreScale\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m12/A  COREABC_0/un1_ACCUMULATOR_m12/Y  COREABC_0/un1_ACCUMULATOR_m22/A  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[4\]/B  CoreAPB3_0/iPSELS_0_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_5\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_5\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/ACCUMULATOR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[1\]/CLK  CoreTimer_0/PreScale\[1\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/A  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNI3JS3\[5\]/B  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNI7FH4\[6\]/B  CoreTimer_0/PreScale_RNI7FH4\[6\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/B  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/PreScale_RNIIAR5\[8\]/B  CoreTimer_0/PreScale_RNIIAR5\[8\]/Y  CoreTimer_0/CountPulse_RNO_2/B  CoreTimer_0/CountPulse_RNO_2/Y  CoreTimer_0/CountPulse_RNO/C  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_6_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_6_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un12_PRDATA_o_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un12_PRDATA_o_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNI0V1C6\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNI0V1C6\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/control17_0_o2/B  CORESPI_0/USPI/URF/control17_0_o2/Y  CORESPI_0/USPI/URF/control17_0_a2/B  CORESPI_0/USPI/URF/control17_0_a2/Y  CORESPI_0/USPI/URF/control2_RNIREUM\[4\]/B  CORESPI_0/USPI/URF/control2_RNIREUM\[4\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/A  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[1\]/CLK  CoreTimer_0/PreScale\[1\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/A  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNI3JS3\[5\]/B  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNI7FH4\[6\]/B  CoreTimer_0/PreScale_RNI7FH4\[6\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/B  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/PreScale_RNIIAR5\[8\]/B  CoreTimer_0/PreScale_RNIIAR5\[8\]/Y  CoreTimer_0/CountPulse_RNO_0/C  CoreTimer_0/CountPulse_RNO_0/Y  CoreTimer_0/CountPulse_RNO/A  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CORESPI_0/USPI/UCON/un1_PADDR/A  CORESPI_0/USPI/UCON/un1_PADDR/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1_2/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/S  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreGPIO_0/CONFIG_reg_o_m_0_a2_0_0\[7\]/B  CoreGPIO_0/CONFIG_reg_o_m_0_a2_0_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIQB0A1\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIQB0A1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CORESPI_0/USPI/URF/control1_RNIR78D\[2\]/B  CORESPI_0/USPI/URF/control1_RNIR78D\[2\]/Y  CORESPI_0/USPI/URF/control1_RNIL2BA1\[2\]/B  CORESPI_0/USPI/URF/control1_RNIL2BA1\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreGPIO_0/xhdl1.GEN_m1_e/C  CoreGPIO_0/xhdl1.GEN_m1_e/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNI0V1C6\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNI0V1C6\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_4/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CORESPI_0/USPI/UCON/un1_PADDR/A  CORESPI_0/USPI/UCON/un1_PADDR/Y  COREABC_0_PENABLE_M_RNID8M23/S  COREABC_0_PENABLE_M_RNID8M23/Y  COREABC_0_PENABLE_M_RNICL975/B  COREABC_0_PENABLE_M_RNICL975/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIUJT91\[4\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIUJT91\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_1\[5\]/A  CoreInterrupt_0/iPRDATA_RNO_1\[5\]/Y  CoreInterrupt_0/iPRDATA_RNO\[5\]/C  CoreInterrupt_0/iPRDATA_RNO\[5\]/Y  CoreInterrupt_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_1\[6\]/A  CoreInterrupt_0/iPRDATA_RNO_1\[6\]/Y  CoreInterrupt_0/iPRDATA_RNO\[6\]/C  CoreInterrupt_0/iPRDATA_RNO\[6\]/Y  CoreInterrupt_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_1\[7\]/A  CoreInterrupt_0/iPRDATA_RNO_1\[7\]/Y  CoreInterrupt_0/iPRDATA_RNO\[7\]/C  CoreInterrupt_0/iPRDATA_RNO\[7\]/Y  CoreInterrupt_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/UROM.UROM/un1_ACCUMULATOR_v\[1\]/B  COREABC_0/UROM.UROM/un1_ACCUMULATOR_v\[1\]/Y  COREABC_0/un1_ACCUMULATOR_m26/C  COREABC_0/un1_ACCUMULATOR_m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_1_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNI75811\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNI75811\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o_6_0_a2_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o_6_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIH83P\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIH83P\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/RDATA_8.un40_PRDATA_o_2/A  CoreGPIO_0/RDATA_8.un40_PRDATA_o_2/Y  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0/B  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0/Y  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/A  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNI6J8U\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNI6J8U\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_1\[4\]/A  CoreInterrupt_0/iPRDATA_RNO_1\[4\]/Y  CoreInterrupt_0/iPRDATA_RNO\[4\]/C  CoreInterrupt_0/iPRDATA_RNO\[4\]/Y  CoreInterrupt_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIH9GH\[3\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIH9GH\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_19_3/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_19_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/Y  CORESPI_0/USPI/UCON/un1_PADDR/B  CORESPI_0/USPI/UCON/un1_PADDR/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1_2/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/S  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreGPIO_0/xhdl1.GEN_m1_e/C  CoreGPIO_0/xhdl1.GEN_m1_e/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIRHSQ\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIRHSQ\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/Y  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_1\[6\]/B  CoreInterrupt_0/iPRDATA_RNO_1\[6\]/Y  CoreInterrupt_0/iPRDATA_RNO\[6\]/C  CoreInterrupt_0/iPRDATA_RNO\[6\]/Y  CoreInterrupt_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/Y  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_1\[7\]/B  CoreInterrupt_0/iPRDATA_RNO_1\[7\]/Y  CoreInterrupt_0/iPRDATA_RNO\[7\]/C  CoreInterrupt_0/iPRDATA_RNO\[7\]/Y  CoreInterrupt_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/Y  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_1\[5\]/B  CoreInterrupt_0/iPRDATA_RNO_1\[5\]/Y  CoreInterrupt_0/iPRDATA_RNO\[5\]/C  CoreInterrupt_0/iPRDATA_RNO\[5\]/Y  CoreInterrupt_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CORESPI_0/USPI/URF/control110_0_a2_0_0/A  CORESPI_0/USPI/URF/control110_0_a2_0_0/Y  CORESPI_0/USPI/URF/control110_0_a2/A  CORESPI_0/USPI/URF/control110_0_a2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/RDATA_8.un40_PRDATA_o_3/B  CoreGPIO_0/RDATA_8.un40_PRDATA_o_3/Y  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0/A  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0/Y  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/A  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNI6J8U\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNI6J8U\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/C  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNI2AHC1\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNI2AHC1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CoreAPB3_0/iPSELS_0_a2\[5\]/A  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[4\]/B  CoreAPB3_0/iPSELS_0_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIPM3Q\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIPM3Q\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/Y  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_1\[4\]/B  CoreInterrupt_0/iPRDATA_RNO_1\[4\]/Y  CoreInterrupt_0/iPRDATA_RNO\[4\]/C  CoreInterrupt_0/iPRDATA_RNO\[4\]/Y  CoreInterrupt_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_m4tt_m2/S  COREABC_0/un17_ZREGISTER_m4tt_m2/Y  COREABC_0/un17_ZREGISTER_m4tt_m3/B  COREABC_0/un17_ZREGISTER_m4tt_m3/Y  COREABC_0/un17_ZREGISTER_m4_m3/B  COREABC_0/un17_ZREGISTER_m4_m3/Y  COREABC_0/un17_ZREGISTER_m7_0/B  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CORESPI_0/USPI/UCON/un1_PADDR/C  CORESPI_0/USPI/UCON/un1_PADDR/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1_2/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/S  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m12/A  COREABC_0/un1_ACCUMULATOR_m12/Y  COREABC_0/un1_ACCUMULATOR_m13_s/A  COREABC_0/un1_ACCUMULATOR_m13_s/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m2/S  COREABC_0/un1_ACCUMULATOR_ACCUM_m2/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/C  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a3\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/S  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_m4tt_m2/S  COREABC_0/un17_ZREGISTER_m4tt_m2/Y  COREABC_0/un17_ZREGISTER_m4tt_m3/B  COREABC_0/un17_ZREGISTER_m4tt_m3/Y  COREABC_0/un17_ZREGISTER_m4_m3/B  COREABC_0/un17_ZREGISTER_m4_m3/Y  COREABC_0/un17_ZREGISTER_m7_0/B  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/iPSELS_0_a2_s\[2\]/A  CoreAPB3_0/iPSELS_0_a2_s\[2\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/B  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/C  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNID5GH\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNID5GH\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/rdata14_0_a2/B  CORESPI_0/USPI/URF/rdata14_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNIRSBN\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNIRSBN\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIPR361\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNIPR361\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/A  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_2/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/Y  CORESPI_0/USPI/URF/control110_0_a2/B  CORESPI_0/USPI/URF/control110_0_a2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI6A2K\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI6A2K\[6\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIMBNH1\[6\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIMBNH1\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/B  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/C  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIMVTP\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIMVTP\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a3/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_m1_m5_0_a3_0/A  COREABC_0/un1_ACCUMULATOR_m1_m5_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_m1_m6/C  COREABC_0/un1_ACCUMULATOR_m1_m6/Y  COREABC_0/un1_ACCUMULATOR_m7/B  COREABC_0/un1_ACCUMULATOR_m7/Y  COREABC_0/un1_ACCUMULATOR_m24/B  COREABC_0/un1_ACCUMULATOR_m24/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/ACCUM_IN\[2\]/S  COREABC_0/UROM.UROM/ACCUM_IN\[2\]/Y  COREABC_0/UROM.UROM/un1_ACCUMULATOR_v\[1\]/A  COREABC_0/UROM.UROM/un1_ACCUMULATOR_v\[1\]/Y  COREABC_0/un1_ACCUMULATOR_m26/C  COREABC_0/un1_ACCUMULATOR_m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/A  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/B  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6_2/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/iPSELS_0_a2\[5\]/C  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNITK3B\[4\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNITK3B\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIK1H61\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIK1H61\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m12/A  COREABC_0/un1_ACCUMULATOR_m12/Y  COREABC_0/un1_ACCUMULATOR_m13_d/S  COREABC_0/un1_ACCUMULATOR_m13_d/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m2/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m2/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_2/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/CONFIG_m1_e_0/B  CoreGPIO_0/CONFIG_m1_e_0/Y  CoreGPIO_0/CONFIG_reg_o_m_0_a2_0_0\[7\]/A  CoreGPIO_0/CONFIG_reg_o_m_0_a2_0_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNII30A1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNII30A1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_16_1/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_16_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_16_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_16_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_0/B  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_0/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0/C  COREABC_0/un1_ACCUMULATOR_m7_m8_0/Y  COREABC_0/un1_ACCUMULATOR_m10/B  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIPK46\[0\]/C  CORESPI_0/USPI/URF/int_raw_RNIPK46\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHG8M\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNIHG8M\[0\]/Y  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/A  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/C  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/ACCUMULATOR_RNIAQ202\[6\]/A  COREABC_0/ACCUMULATOR_RNIAQ202\[6\]/Y  COREABC_0/un1_ACCUMULATOR_m32_d/S  COREABC_0/un1_ACCUMULATOR_m32_d/Y  COREABC_0/un1_ACCUMULATOR_m32/A  COREABC_0/un1_ACCUMULATOR_m32/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/C  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNILC3B\[0\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNILC3B\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4HG61\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4HG61\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8HVH1\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8HVH1\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m24_0/A  COREABC_0/un1_ACCUMULATOR_m24_0/Y  COREABC_0/un1_ACCUMULATOR_m24/A  COREABC_0/un1_ACCUMULATOR_m24/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/C  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIQARS\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIQARS\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_3\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIF7GH\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIF7GH\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreGPIO_0/CONFIG_m1_e_1_1/A  CoreGPIO_0/CONFIG_m1_e_1_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIHFHO\[0\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIHFHO\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4HG61\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4HG61\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8HVH1\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8HVH1\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHJ361\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIHJ361\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIFC3Q\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIFC3Q\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINK3Q\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINK3Q\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_m2_0_a2_11_2/C  CoreGPIO_0/xhdl1.GEN_m2_0_a2_11_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNIGIPH1\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNIGIPH1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/ACCUMULATOR_RNIAQ202\[6\]/A  COREABC_0/ACCUMULATOR_RNIAQ202\[6\]/Y  COREABC_0/un1_ACCUMULATOR_m32_s/A  COREABC_0/un1_ACCUMULATOR_m32_s/Y  COREABC_0/un1_ACCUMULATOR_m32/S  COREABC_0/un1_ACCUMULATOR_m32/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/C  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/C  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4/B  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0/A  COREABC_0/un1_ACCUMULATOR_m7_m8_0/Y  COREABC_0/un1_ACCUMULATOR_m10/B  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_4/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_19_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_19_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0_RNIRRK01/B  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0_RNIRRK01/Y  COREABC_0/un1_ACCUMULATOR_m3_0/A  COREABC_0/un1_ACCUMULATOR_m3_0/Y  COREABC_0/un1_ACCUMULATOR_m4/S  COREABC_0/un1_ACCUMULATOR_m4/Y  COREABC_0/un1_ACCUMULATOR_m26/A  COREABC_0/un1_ACCUMULATOR_m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_5/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_5/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3_1/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3_4/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNICPG61\[2\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNICPG61\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIFHHK\[2\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIFHHK\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI0LGU\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI0LGU\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a0_1\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a0_1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/Y  CORESPI_0/USPI/UCON/un1_PADDR/B  CORESPI_0/USPI/UCON/un1_PADDR/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1_2/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/S  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0/un17_ZREGISTER_m10/C  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIJE37\[2\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIJE37\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI0LGU\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI0LGU\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/RDATA_8.un33_PRDATA_o_6_0_a2_0_a2_0_0/B  CoreGPIO_0/RDATA_8.un33_PRDATA_o_6_0_a2_0_a2_0_0/Y  CoreGPIO_0/RDATA_8.un33_PRDATA_o_6_0_a2_0_a2/A  CoreGPIO_0/RDATA_8.un33_PRDATA_o_6_0_a2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI80721\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI80721\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/Y  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[6\]/A  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[6\]/Y  COREABC_0/d_m2_0/B  COREABC_0/d_m2_0/Y  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/B  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/C  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNID6CJ\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNID6CJ\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIILCM/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIILCM/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIBBHI1/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIBBHI1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/control15_0_a2/B  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNIRCRL\[5\]/B  CORESPI_0/USPI/URF/control1_RNIRCRL\[5\]/Y  CORESPI_0/USPI/URF/control2_RNINSPC1\[5\]/C  CORESPI_0/USPI/URF/control2_RNINSPC1\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/C  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[3\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/C  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNI3JS3\[5\]/B  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNI7FH4\[6\]/B  CoreTimer_0/PreScale_RNI7FH4\[6\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/B  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/PreScale_RNIIAR5\[8\]/B  CoreTimer_0/PreScale_RNIIAR5\[8\]/Y  CoreTimer_0/PreScale_RNO\[8\]/A  CoreTimer_0/PreScale_RNO\[8\]/Y  CoreTimer_0/PreScale\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNI1RBK5\[5\]/B  CoreTimer_0/Count_RNI1RBK5\[5\]/Y  CoreTimer_0/Count_RNIIHQT5\[18\]/A  CoreTimer_0/Count_RNIIHQT5\[18\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNIPA8Q6\[21\]/B  CoreTimer_0/Count_RNIPA8Q6\[21\]/Y  CoreTimer_0/Count_RNO_0\[23\]/A  CoreTimer_0/Count_RNO_0\[23\]/Y  CoreTimer_0/Count_RNO\[23\]/A  CoreTimer_0/Count_RNO\[23\]/Y  CoreTimer_0/Count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_1\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_3\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI1P3B\[6\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI1P3B\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS9H61\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS9H61\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/C  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a4\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/rdata14_m1_e/C  CORESPI_0/USPI/URF/rdata14_m1_e/Y  CORESPI_0/USPI/URF/control2_RNIQDUM\[3\]/C  CORESPI_0/USPI/URF/control2_RNIQDUM\[3\]/Y  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/C  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_0/C  CORESPI_0/USPI/URF/control15_0_a2_0/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNIRCRL\[5\]/B  CORESPI_0/USPI/URF/control1_RNIRCRL\[5\]/Y  CORESPI_0/USPI/URF/control2_RNINSPC1\[5\]/C  CORESPI_0/USPI/URF/control2_RNINSPC1\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/C  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNITRHO\[6\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNITRHO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS9H61\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS9H61\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[7\]/Y  COREABC_0/d_m2/B  COREABC_0/d_m2/Y  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/B  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/C  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/B  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/iPSELS_0_a2\[1\]/C  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNO\[5\]/A  CORESPI_0/USPI/UTXF/counter_q_RNO\[5\]/Y  CORESPI_0/USPI/UTXF/counter_q\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[4\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/C  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/B  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/A  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/Y  CORESPI_0/USPI/URF/control2_RNO\[3\]/S  CORESPI_0/USPI/URF/control2_RNO\[3\]/Y  CORESPI_0/USPI/URF/control2\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/B  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/A  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/Y  CORESPI_0/USPI/URF/control2_RNO\[1\]/S  CORESPI_0/USPI/URF/control2_RNO\[1\]/Y  CORESPI_0/USPI/URF/control2\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/B  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/A  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/Y  CORESPI_0/USPI/URF/control2_RNO\[5\]/S  CORESPI_0/USPI/URF/control2_RNO\[5\]/Y  CORESPI_0/USPI/URF/control2\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/B  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/A  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/Y  CORESPI_0/USPI/URF/control2_RNO\[4\]/S  CORESPI_0/USPI/URF/control2_RNO\[4\]/Y  CORESPI_0/USPI/URF/control2\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/B  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/A  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/Y  CORESPI_0/USPI/URF/control2_RNO\[6\]/S  CORESPI_0/USPI/URF/control2_RNO\[6\]/Y  CORESPI_0/USPI/URF/control2\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/B  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/A  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/Y  CORESPI_0/USPI/URF/control2_RNO\[7\]/S  CORESPI_0/USPI/URF/control2_RNO\[7\]/Y  CORESPI_0/USPI/URF/control2\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/B  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/A  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/Y  CORESPI_0/USPI/URF/control2_RNO\[2\]/S  CORESPI_0/USPI/URF/control2_RNO\[2\]/Y  CORESPI_0/USPI/URF/control2\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreGPIO_0/CONFIG_reg_o_m_0_a2_0_0\[7\]/B  CoreGPIO_0/CONFIG_reg_o_m_0_a2_0_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIM70A1\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIM70A1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD2  COREABC_0/un1_ACCUMULATOR_m6tt_m2/B  COREABC_0/un1_ACCUMULATOR_m6tt_m2/Y  COREABC_0/un1_ACCUMULATOR_m6_m2/A  COREABC_0/un1_ACCUMULATOR_m6_m2/Y  COREABC_0/un1_ACCUMULATOR_m7_s/A  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13_2/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/ACCUM_IN\[3\]/S  COREABC_0/UROM.UROM/ACCUM_IN\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[3\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/A  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m24_0/A  COREABC_0/un1_ACCUMULATOR_m24_0/Y  COREABC_0/un1_ACCUMULATOR_m10_d/S  COREABC_0/un1_ACCUMULATOR_m10_d/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m2/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m2/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/ACCUM_IN\[4\]/S  COREABC_0/UROM.UROM/ACCUM_IN\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/xhdl_m2_0_a2_0/A  COREABC_0/UROM.UROM/xhdl_m2_0_a2_0/Y  COREABC_0/un1_ACCUMULATOR_m1_m5_0_a3_0/C  COREABC_0/un1_ACCUMULATOR_m1_m5_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_m1_m6/C  COREABC_0/un1_ACCUMULATOR_m1_m6/Y  COREABC_0/un1_ACCUMULATOR_m10_d/B  COREABC_0/un1_ACCUMULATOR_m10_d/Y  COREABC_0/un1_ACCUMULATOR_m10/A  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/CONFIG_m1_e_1_1/B  CoreGPIO_0/CONFIG_m1_e_1_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[4\]/B  CoreAPB3_0/iPSELS_0_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_11/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_11/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control110_0_a2_0/A  CORESPI_0/USPI/URF/control110_0_a2_0/Y  CORESPI_0/USPI/URF/control19_0_a2/B  CORESPI_0/USPI/URF/control19_0_a2/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI69GJ1\[3\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNI69GJ1\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_0/B  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_0/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0/C  COREABC_0/un1_ACCUMULATOR_m7_m8_0/Y  COREABC_0/un1_ACCUMULATOR_m7/A  COREABC_0/un1_ACCUMULATOR_m7/Y  COREABC_0/un1_ACCUMULATOR_m24/B  COREABC_0/un1_ACCUMULATOR_m24/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/Y  COREABC_0/ACCUMULATOR_RNIAQ202\[6\]/B  COREABC_0/ACCUMULATOR_RNIAQ202\[6\]/Y  COREABC_0/un1_ACCUMULATOR_m32_d/S  COREABC_0/un1_ACCUMULATOR_m32_d/Y  COREABC_0/un1_ACCUMULATOR_m32/A  COREABC_0/un1_ACCUMULATOR_m32/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/C  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CoreAPB3_0/iPSELS_0_a2_s\[2\]/B  CoreAPB3_0/iPSELS_0_a2_s\[2\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/B  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/C  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_6_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_6_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un12_PRDATA_o_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un12_PRDATA_o_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/CLKB  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/DOUTB0  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/rdata_0_iv_a0_3\[1\]/A  CORESPI_0/USPI/URF/rdata_0_iv_a0_3\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQQNE\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIQQNE\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHJ361\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNIHJ361\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/control15_0_a2_0/B  CORESPI_0/USPI/URF/control15_0_a2_0/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNIRCRL\[5\]/B  CORESPI_0/USPI/URF/control1_RNIRCRL\[5\]/Y  CORESPI_0/USPI/URF/control2_RNINSPC1\[5\]/C  CORESPI_0/USPI/URF/control2_RNINSPC1\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/C  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/C  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNO_0\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/Y  CORESPI_0/USPI/URF/int_raw\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[1\]/CLK  CoreTimer_0/Count\[1\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/B  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNI1RBK5\[5\]/B  CoreTimer_0/Count_RNI1RBK5\[5\]/Y  CoreTimer_0/Count_RNIIHQT5\[18\]/A  CoreTimer_0/Count_RNIIHQT5\[18\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNIPA8Q6\[21\]/B  CoreTimer_0/Count_RNIPA8Q6\[21\]/Y  CoreTimer_0/Count_RNO_0\[23\]/A  CoreTimer_0/Count_RNO_0\[23\]/Y  CoreTimer_0/Count_RNO\[23\]/A  CoreTimer_0/Count_RNO\[23\]/Y  CoreTimer_0/Count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control110_0_a2_0/A  CORESPI_0/USPI/URF/control110_0_a2_0/Y  CORESPI_0/USPI/URF/control1_RNINA8H\[1\]/C  CORESPI_0/USPI/URF/control1_RNINA8H\[1\]/Y  CORESPI_0/USPI/URF/control1_RNIJO371\[1\]/A  CORESPI_0/USPI/URF/control1_RNIJO371\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIG92U1\[6\]/C  CORESPI_0/USPI/URF/control2_RNIG92U1\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_2\[0\]/B  CoreInterrupt_0/iPRDATA_RNO_2\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/B  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/C  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/ACCUM_IN\[2\]/S  COREABC_0/UROM.UROM/ACCUM_IN\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/B  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/C  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/Y  CORESPI_0/USPI/URF/int_raw\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/C  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/ACCUM_IN\[3\]/S  COREABC_0/UROM.UROM/ACCUM_IN\[3\]/Y  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_5\[3\]/A  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_5\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIARKT\[0\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIARKT\[0\]/Y  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/B  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/C  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD3  COREABC_0/UROM.UROM/ACCUM_IN\[3\]/B  COREABC_0/UROM.UROM/ACCUM_IN\[3\]/Y  COREABC_0/un1_ACCUMULATOR_m24_0/B  COREABC_0/un1_ACCUMULATOR_m24_0/Y  COREABC_0/un1_ACCUMULATOR_m10_s/A  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control110_0_a2_0/A  CORESPI_0/USPI/URF/control110_0_a2_0/Y  CORESPI_0/USPI/URF/control19_0_a2/B  CORESPI_0/USPI/URF/control19_0_a2/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIMBNH1\[6\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIMBNH1\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/B  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a3_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a3_2\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI482K\[4\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNI482K\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIUJT91\[4\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIUJT91\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_11/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_11/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_35/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_35/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/control15_0_a2_0/A  CORESPI_0/USPI/URF/control15_0_a2_0/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNIRCRL\[5\]/B  CORESPI_0/USPI/URF/control1_RNIRCRL\[5\]/Y  CORESPI_0/USPI/URF/control2_RNINSPC1\[5\]/C  CORESPI_0/USPI/URF/control2_RNINSPC1\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/C  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control110_0_a2_0_0/B  CORESPI_0/USPI/URF/control110_0_a2_0_0/Y  CORESPI_0/USPI/URF/control110_0_a2/A  CORESPI_0/USPI/URF/control110_0_a2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI6A2K\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI6A2K\[6\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIMBNH1\[6\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIMBNH1\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/B  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_10/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_35/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_35/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_1\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNI1RBK5\[5\]/B  CoreTimer_0/Count_RNI1RBK5\[5\]/Y  CoreTimer_0/Count_RNIIHQT5\[18\]/A  CoreTimer_0/Count_RNIIHQT5\[18\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNIPA8Q6\[21\]/B  CoreTimer_0/Count_RNIPA8Q6\[21\]/Y  CoreTimer_0/Count_RNO_0\[22\]/A  CoreTimer_0/Count_RNO_0\[22\]/Y  CoreTimer_0/Count_RNO\[22\]/A  CoreTimer_0/Count_RNO\[22\]/Y  CoreTimer_0/Count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_6/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_6/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_1\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[0\]/CLK  COREABC_0/UROM.INSTR_ADDR\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_0\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_0\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI5J0H\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI5J0H\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI80721\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI80721\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg_RNIF7711\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg_RNIF7711\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/B  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNI8CJK/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNI8CJK/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[1\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_9/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_9/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a3_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a3_2\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI152K\[1\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNI152K\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIQH0B1\[1\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIQH0B1\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/RDATA_8.un40_PRDATA_o_1/B  CoreGPIO_0/RDATA_8.un40_PRDATA_o_1/Y  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/B  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNI6J8U\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNI6J8U\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a0_1\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a0_1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/C  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/rdata_0_iv_a3_2\[1\]/A  CORESPI_0/USPI/URF/rdata_0_iv_a3_2\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI482K\[4\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNI482K\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIUJT91\[4\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIUJT91\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m30_m1_e/B  CoreTimer_0/m30_m1_e/Y  CoreTimer_0/m30_m2_e/A  CoreTimer_0/m30_m2_e/Y  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/B  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/Y  CoreTimer_0/Count_RNO_5\[7\]/B  CoreTimer_0/Count_RNO_5\[7\]/Y  CoreTimer_0/Count_RNO_3\[7\]/B  CoreTimer_0/Count_RNO_3\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/B  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD1  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0_RNIRRK01/A  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0_RNIRRK01/Y  COREABC_0/un1_ACCUMULATOR_m3_0/A  COREABC_0/un1_ACCUMULATOR_m3_0/Y  COREABC_0/un1_ACCUMULATOR_m7_s/B  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[4\]/B  CoreAPB3_0/iPSELS_0_a2\[4\]/Y  CoreInterrupt_0/PrdataNextEn/B  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_3\[0\]/A  CoreInterrupt_0/iPRDATA_RNO_3\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/C  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/C  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/C  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/C  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreGPIO_0/CONFIG_reg_o_m_0_a2_0_0\[7\]/B  CoreGPIO_0/CONFIG_reg_o_m_0_a2_0_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIUEV91\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIUEV91\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[2\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/B  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0/un17_ZREGISTER_m10/C  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3_4/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[4\]/B  CoreAPB3_0/iPSELS_0_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control110_0_a2_0/A  CORESPI_0/USPI/URF/control110_0_a2_0/Y  CORESPI_0/USPI/URF/control19_0_a2/B  CORESPI_0/USPI/URF/control19_0_a2/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIF0LT\[5\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIF0LT\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIF5F02\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIF5F02\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[0\]/B  CoreAPB3_0/iPSELS_0_a2_0\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a1\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNIF46I\[4\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIF46I\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNICTAO\[4\]/A  CORESPI_0/USPI/URF/int_raw_RNICTAO\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB1U01\[4\]/B  CORESPI_0/USPI/URF/int_raw_RNIB1U01\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/ACCUM_IN\[3\]/S  COREABC_0/UROM.UROM/ACCUM_IN\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4_d\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/Y  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[7\]/A  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[7\]/Y  COREABC_0/d_m2/B  COREABC_0/d_m2/Y  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/B  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/C  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/ACCUM_IN\[5\]/S  COREABC_0/UROM.UROM/ACCUM_IN\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/C  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[6\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[6\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[6\]/Y  CORESPI_0/USPI/URF/int_raw\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/C  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/Y  CORESPI_0/USPI/URF/int_raw\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CoreAPB3_0/iPSELS_0_a2\[1\]/B  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/C  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[5\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[5\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[5\]/Y  CORESPI_0/USPI/URF/int_raw\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/C  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[4\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[4\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[4\]/Y  CORESPI_0/USPI/URF/int_raw\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[5\]/S  CoreTimer_0/Count_RNO\[5\]/Y  CoreTimer_0/Count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[4\]/S  CoreTimer_0/Count_RNO\[4\]/Y  CoreTimer_0/Count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[3\]/S  CoreTimer_0/Count_RNO\[3\]/Y  CoreTimer_0/Count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[2\]/S  CoreTimer_0/Count_RNO\[2\]/Y  CoreTimer_0/Count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[1\]/S  CoreTimer_0/Count_RNO\[1\]/Y  CoreTimer_0/Count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[6\]/S  CoreTimer_0/Count_RNO\[6\]/Y  CoreTimer_0/Count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx/CLK  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/B  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/Y  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/A  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/C  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/C  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[17\]/B  CoreTimer_0/Count_RNO\[17\]/Y  CoreTimer_0/Count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[20\]/B  CoreTimer_0/Count_RNO\[20\]/Y  CoreTimer_0/Count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[21\]/B  CoreTimer_0/Count_RNO\[21\]/Y  CoreTimer_0/Count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[28\]/B  CoreTimer_0/Count_RNO\[28\]/Y  CoreTimer_0/Count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[24\]/B  CoreTimer_0/Count_RNO\[24\]/Y  CoreTimer_0/Count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[9\]/B  CoreTimer_0/Count_RNO\[9\]/Y  CoreTimer_0/Count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/rdata15_0_a2/B  CORESPI_0/USPI/URF/rdata15_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNIRRNE_0\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIRRNE_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/rdata15_0_a2/B  CORESPI_0/USPI/URF/rdata15_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNITTNE\[5\]/B  CORESPI_0/USPI/URF/int_raw_RNITTNE\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/B  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[4\]/B  CoreAPB3_0/iPSELS_0_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD2  COREABC_0/UROM.UROM/ACCUM_IN\[2\]/B  COREABC_0/UROM.UROM/ACCUM_IN\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/B  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_m4tt_m2/S  COREABC_0/un17_ZREGISTER_m4tt_m2/Y  COREABC_0/un17_ZREGISTER_m4tt_m3/B  COREABC_0/un17_ZREGISTER_m4tt_m3/Y  COREABC_0/un17_ZREGISTER_m4_m3/B  COREABC_0/un17_ZREGISTER_m4_m3/Y  COREABC_0/un17_ZREGISTER_m7_0/B  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNI3JS3\[5\]/B  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNI7FH4\[6\]/B  CoreTimer_0/PreScale_RNI7FH4\[6\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/B  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/PreScale_RNO_0\[8\]/B  CoreTimer_0/PreScale_RNO_0\[8\]/Y  CoreTimer_0/PreScale_RNO\[8\]/C  CoreTimer_0/PreScale_RNO\[8\]/Y  CoreTimer_0/PreScale\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_0/C  CORESPI_0/USPI/URF/control15_0_a2_0/Y  CORESPI_0/USPI/URF/control1_RNIPARL\[3\]/B  CORESPI_0/USPI/URF/control1_RNIPARL\[3\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI69GJ1\[3\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNI69GJ1\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_un1_ACCUMULATOR_v\[0\]/B  COREABC_0/un1_ACCUMULATOR_un1_ACCUMULATOR_v\[0\]/Y  COREABC_0/un1_ACCUMULATOR_m28/C  COREABC_0/un1_ACCUMULATOR_m28/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx/CLK  CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/A  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/Y  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/A  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a3_0\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a3_0\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNINE3B\[1\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNINE3B\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8LG61\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8LG61\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/ACCUMULATOR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/B  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/A  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/RDATA_8.un33_PRDATA_o_6_0_a2_0_a2/B  CoreGPIO_0/RDATA_8.un33_PRDATA_o_6_0_a2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIKRI11\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIKRI11\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreTimer_0/m30_m2_e/B  CoreTimer_0/m30_m2_e/Y  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/B  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/Y  CoreTimer_0/Count_RNO_5\[7\]/B  CoreTimer_0/Count_RNO_5\[7\]/Y  CoreTimer_0/Count_RNO_3\[7\]/B  CoreTimer_0/Count_RNO_3\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/B  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_0/C  CORESPI_0/USPI/URF/control15_0_a2_0/Y  CORESPI_0/USPI/URF/rdata16_0_a2/A  CORESPI_0/USPI/URF/rdata16_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1_2/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/S  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[0\]/CLK  COREABC_0/UROM.INSTR_ADDR\[0\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0_0_s/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0_0_s/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg_RNIF7711\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg_RNIF7711\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIK1H61\[4\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIK1H61\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIAQTV\[4\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIAQTV\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNI21NR1\[4\]/B  CoreUARTapb_0/CUARTOOII_RNI21NR1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a1\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/B  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/A  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[23\]/C  CoreTimer_0/Count_RNO\[23\]/Y  CoreTimer_0/Count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI32FB\[1\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNI32FB\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI152K\[1\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI152K\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIQH0B1\[1\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIQH0B1\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_0/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_2/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[22\]/CLK  CoreTimer_0/Count\[22\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/A  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI65FB\[4\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNI65FB\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI482K\[4\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI482K\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIUJT91\[4\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIUJT91\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/rdata14_0_a2/B  CORESPI_0/USPI/URF/rdata14_0_a2/Y  CORESPI_0/USPI/URF/control1_RNIML8M\[5\]/C  CORESPI_0/USPI/URF/control1_RNIML8M\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/S  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a3\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreGPIO_0/RDATA_8.un40_PRDATA_o_1/A  CoreGPIO_0/RDATA_8.un40_PRDATA_o_1/Y  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/B  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNI6J8U\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNI6J8U\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CORESPI_0/USPI/UCON/un1_PADDR/A  CORESPI_0/USPI/UCON/un1_PADDR/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNI8CJK/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNI8CJK/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/B  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/A  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[0\]/S  CoreTimer_0/Count_RNO\[0\]/Y  CoreTimer_0/Count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_2/B  CoreTimer_0/LoadEnReg_RNI7TF1O_2/Y  CoreTimer_0/Count_RNO\[26\]/B  CoreTimer_0/Count_RNO\[26\]/Y  CoreTimer_0/Count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[2\]/CLK  CoreTimer_0/Count\[2\]/Q  CoreTimer_0/Count_RNIH8DV\[4\]/B  CoreTimer_0/Count_RNIH8DV\[4\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/A  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNI1RBK5\[5\]/B  CoreTimer_0/Count_RNI1RBK5\[5\]/Y  CoreTimer_0/Count_RNIIHQT5\[18\]/A  CoreTimer_0/Count_RNIIHQT5\[18\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNIPA8Q6\[21\]/B  CoreTimer_0/Count_RNIPA8Q6\[21\]/Y  CoreTimer_0/Count_RNO_0\[23\]/A  CoreTimer_0/Count_RNO_0\[23\]/Y  CoreTimer_0/Count_RNO\[23\]/A  CoreTimer_0/Count_RNO\[23\]/Y  CoreTimer_0/Count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_m4tt_m2/S  COREABC_0/un17_ZREGISTER_m4tt_m2/Y  COREABC_0/un17_ZREGISTER_m4tt_m3/B  COREABC_0/un17_ZREGISTER_m4tt_m3/Y  COREABC_0/un17_ZREGISTER_m4_m3/B  COREABC_0/un17_ZREGISTER_m4_m3/Y  COREABC_0/un17_ZREGISTER_m7_0/B  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m18/C  COREABC_0/un17_ZREGISTER_m18/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[6\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[6\]/Y  COREABC_0/ZREGISTER\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[6\]/Y  COREABC_0/UROM.INSTR_CMD_RNIDLMQ2\[2\]/B  COREABC_0/UROM.INSTR_CMD_RNIDLMQ2\[2\]/Y  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/C  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/C  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/rdata14_0_a2/B  CORESPI_0/USPI/URF/rdata14_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNIPQBN\[5\]/C  CORESPI_0/USPI/URF/int_raw_RNIPQBN\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/A  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a3_0\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a3_0\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreGPIO_0/CONFIG_m1_e_1_1/A  CoreGPIO_0/CONFIG_m1_e_1_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINK3Q\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINK3Q\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[6\]/Y  COREABC_0/d_m2_0/A  COREABC_0/d_m2_0/Y  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/B  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/C  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIL9VQ\[13\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIL9VQ\[13\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNISN46\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNISN46\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQQNE\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIQQNE\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHJ361\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNIHJ361\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[0\]/CLK  COREABC_0/UROM.INSTR_ADDR\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_0\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_0\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNI8CJK/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNI8CJK/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/int_raw_RNIT193\[4\]/B  CORESPI_0/USPI/URF/int_raw_RNIT193\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNICTAO\[4\]/B  CORESPI_0/USPI/URF/int_raw_RNICTAO\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB1U01\[4\]/B  CORESPI_0/USPI/URF/int_raw_RNIB1U01\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[1\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[1\]/Y  COREABC_0/un1_ACCUMULATOR_un1_ACCUMULATOR_v\[0\]/A  COREABC_0/un1_ACCUMULATOR_un1_ACCUMULATOR_v\[0\]/Y  COREABC_0/un1_ACCUMULATOR_m28/C  COREABC_0/un1_ACCUMULATOR_m28/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/C  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/B  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0/un17_ZREGISTER_m10/C  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_0\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_0\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[2\]/CLK  CoreTimer_0/PreScale\[2\]/Q  CoreTimer_0/PreScale_RNIT4U1\[2\]/A  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNI3JS3\[5\]/B  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNI7FH4\[6\]/B  CoreTimer_0/PreScale_RNI7FH4\[6\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/B  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/PreScale_RNIIAR5\[8\]/B  CoreTimer_0/PreScale_RNIIAR5\[8\]/Y  CoreTimer_0/PreScale_RNO_0\[9\]/A  CoreTimer_0/PreScale_RNO_0\[9\]/Y  CoreTimer_0/PreScale_RNO\[9\]/A  CoreTimer_0/PreScale_RNO\[9\]/Y  CoreTimer_0/PreScale\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a4\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_5\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_5\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a4\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[27\]/CLK  CoreTimer_0/Count\[27\]/Q  CoreTimer_0/Count_RNI3GVI\[28\]/A  CoreTimer_0/Count_RNI3GVI\[28\]/Y  CoreTimer_0/Count_RNI60V51\[29\]/C  CoreTimer_0/Count_RNI60V51\[29\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/B  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[1\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_0/C  CORESPI_0/USPI/URF/control15_0_a2_0/Y  CORESPI_0/USPI/URF/control1_RNIJO371\[1\]/C  CORESPI_0/USPI/URF/control1_RNIJO371\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIG92U1\[6\]/C  CORESPI_0/USPI/URF/control2_RNIG92U1\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[4\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/B  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CORESPI_0/USPI/UCON/un1_PADDR/A  CORESPI_0/USPI/UCON/un1_PADDR/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_1_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_1_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_0/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreGPIO_0/xhdl1.GEN_m1_e/C  CoreGPIO_0/xhdl1.GEN_m1_e/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg_RNISH6R\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg_RNISH6R\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg_RNIGSF42\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg_RNIGSF42\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[6\]/CLK  CoreTimer_0/Count\[6\]/Q  CoreTimer_0/Count_RNIUDUK\[8\]/A  CoreTimer_0/Count_RNIUDUK\[8\]/Y  CoreTimer_0/Count_RNI96S81\[13\]/A  CoreTimer_0/Count_RNI96S81\[13\]/Y  CoreTimer_0/Count_RNI2DHL3\[10\]/C  CoreTimer_0/Count_RNI2DHL3\[10\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/A  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/A  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI0LGU\[2\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI0LGU\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNI3FRB\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNI3FRB\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNI3TIH\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNI3TIH\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNI8CJK/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNI8CJK/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[3\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNO\[3\]/A  CORESPI_0/USPI/UTXF/counter_q_RNO\[3\]/Y  CORESPI_0/USPI/UTXF/counter_q\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/S  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreGPIO_0/RDATA_8.un33_PRDATA_o_0_a4_1/B  CoreGPIO_0/RDATA_8.un33_PRDATA_o_0_a4_1/Y  CoreGPIO_0/xhdl1.GEN_m2_0_a2_11_2/A  CoreGPIO_0/xhdl1.GEN_m2_0_a2_11_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIC9021\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIC9021\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/control1_RNIPARL\[3\]/C  CORESPI_0/USPI/URF/control1_RNIPARL\[3\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI69GJ1\[3\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNI69GJ1\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CoreAPB3_0/iPSELS_0_a2\[4\]/A  CoreAPB3_0/iPSELS_0_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[18\]/CLK  CoreTimer_0/Count\[18\]/Q  CoreTimer_0/Count_RNIU9UI\[18\]/B  CoreTimer_0/Count_RNIU9UI\[18\]/Y  CoreTimer_0/Count_RNIRJT51\[24\]/C  CoreTimer_0/Count_RNIRJT51\[24\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/A  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1_0/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/S  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[21\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[18\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[17\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/ACCUMULATOR_RNI8TP2\[1\]/B  COREABC_0/ACCUMULATOR_RNI8TP2\[1\]/Y  COREABC_0/un1_ACCUMULATOR_m3_0/B  COREABC_0/un1_ACCUMULATOR_m3_0/Y  COREABC_0/un1_ACCUMULATOR_m7_s/B  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD0  COREABC_0/un1_ACCUMULATOR_m1_m5_0_a3/B  COREABC_0/un1_ACCUMULATOR_m1_m5_0_a3/Y  COREABC_0/un1_ACCUMULATOR_m1_m6/B  COREABC_0/un1_ACCUMULATOR_m1_m6/Y  COREABC_0/un1_ACCUMULATOR_m10_d/B  COREABC_0/un1_ACCUMULATOR_m10_d/Y  COREABC_0/un1_ACCUMULATOR_m10/A  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[0\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/S  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/B  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/B  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_8/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_8/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/rdata14_0_a2_0/C  CORESPI_0/USPI/URF/rdata14_0_a2_0/Y  CORESPI_0/USPI/URF/rdata14_0_a2/A  CORESPI_0/USPI/URF/rdata14_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNIRSBN\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNIRSBN\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIPR361\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNIPR361\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/A  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/un17_ZREGISTER_m4_m3/A  COREABC_0/un17_ZREGISTER_m4_m3/Y  COREABC_0/un17_ZREGISTER_m7_0/B  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/control2_RNIQHFB\[3\]/B  CORESPI_0/USPI/URF/control2_RNIQHFB\[3\]/Y  CORESPI_0/USPI/URF/control2_RNIQDUM\[3\]/A  CORESPI_0/USPI/URF/control2_RNIQDUM\[3\]/Y  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/C  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count\[28\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count\[27\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count\[26\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreTimer_0/CtrlReg_RNIG7UI3\[2\]/C  CoreTimer_0/CtrlReg_RNIG7UI3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/A  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CORESPI_0/USPI/URF/control1_RNIEM702\[1\]/B  CORESPI_0/USPI/URF/control1_RNIEM702\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[0\]/CLK  COREABC_0/UROM.INSTR_ADDR\[0\]/Q  CoreGPIO_0/RDATA_8.un40_PRDATA_o_2/B  CoreGPIO_0/RDATA_8.un40_PRDATA_o_2/Y  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0/B  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0/Y  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/A  CoreGPIO_0/RDATA_8.un40_PRDATA_o_0_RNI6P2I/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNI6J8U\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNI6J8U\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI262K\[2\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNI262K\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[0\]/CLK  COREABC_0/UROM.INSTR_ADDR\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_0\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_0\[0\]/Y  CoreGPIO_0/xhdl1.GEN_m2_0_a2_11_2/B  CoreGPIO_0/xhdl1.GEN_m2_0_a2_11_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIC9021\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIC9021\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/Y  CoreInterrupt_0/DataOut_3_sqmuxa_0_a3/A  CoreInterrupt_0/DataOut_3_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/B  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_16_3/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_16_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a1\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_9_0/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_9_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a3/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control110_0_a2_0/A  CORESPI_0/USPI/URF/control110_0_a2_0/Y  CORESPI_0/USPI/URF/rdata16_0_a2/B  CORESPI_0/USPI/URF/rdata16_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1_2/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/S  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/control17_0_o2/B  CORESPI_0/USPI/URF/control17_0_o2/Y  CORESPI_0/USPI/URF/control2_RNIOBUM\[1\]/C  CORESPI_0/USPI/URF/control2_RNIOBUM\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/C  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/C  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/iPSELS_0_a2\[4\]/C  CoreAPB3_0/iPSELS_0_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/C  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/A  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[8\]/CLK  CoreTimer_0/Count\[8\]/Q  CoreTimer_0/Count_RNIUDUK\[8\]/B  CoreTimer_0/Count_RNIUDUK\[8\]/Y  CoreTimer_0/Count_RNI96S81\[13\]/A  CoreTimer_0/Count_RNI96S81\[13\]/Y  CoreTimer_0/Count_RNI2DHL3\[10\]/C  CoreTimer_0/Count_RNI2DHL3\[10\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/A  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/A  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m30_m1_e/B  CoreTimer_0/m30_m1_e/Y  CoreTimer_0/m30_m2_e/A  CoreTimer_0/m30_m2_e/Y  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/B  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/Y  CoreTimer_0/Count_RNI4MU7D\[31\]/A  CoreTimer_0/Count_RNI4MU7D\[31\]/Y  CoreTimer_0/PreScale_RNO\[2\]/C  CoreTimer_0/PreScale_RNO\[2\]/Y  CoreTimer_0/PreScale\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/A  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/rdata_iv_1_1\[4\]/A  CORESPI_0/USPI/URF/rdata_iv_1_1\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB1U01\[4\]/A  CORESPI_0/USPI/URF/int_raw_RNIB1U01\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[4\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNO\[4\]/A  CORESPI_0/USPI/UTXF/counter_q_RNO\[4\]/Y  CORESPI_0/USPI/UTXF/counter_q\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m30_m1_e/B  CoreTimer_0/m30_m1_e/Y  CoreTimer_0/m30_m2_e/A  CoreTimer_0/m30_m2_e/Y  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/B  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/Y  CoreTimer_0/Count_RNI4MU7D\[31\]/A  CoreTimer_0/Count_RNI4MU7D\[31\]/Y  CoreTimer_0/PreScale_RNO\[8\]/B  CoreTimer_0/PreScale_RNO\[8\]/Y  CoreTimer_0/PreScale\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/B  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIM9QB\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIM9QB\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_0/C  CORESPI_0/USPI/URF/control15_0_a2_0/Y  CORESPI_0/USPI/URF/active_m/C  CORESPI_0/USPI/URF/active_m/Y  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/RDATA_8.un33_PRDATA_o_0_a4_1/A  CoreGPIO_0/RDATA_8.un33_PRDATA_o_0_a4_1/Y  CoreGPIO_0/xhdl1.GEN_m2_0_a2_11_2/A  CoreGPIO_0/xhdl1.GEN_m2_0_a2_11_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIC9021\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIC9021\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNIBOTJ\[11\]/B  CoreTimer_0/Count_RNIBOTJ\[11\]/Y  CoreTimer_0/Count_RNIVMQ61\[10\]/A  CoreTimer_0/Count_RNIVMQ61\[10\]/Y  CoreTimer_0/Count_RNI2DHL3\[10\]/A  CoreTimer_0/Count_RNI2DHL3\[10\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/A  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/A  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m30_m1_e/B  CoreTimer_0/m30_m1_e/Y  CoreTimer_0/m30_m2_e/A  CoreTimer_0/m30_m2_e/Y  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/B  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/Y  CoreTimer_0/Count_RNI4MU7D\[31\]/A  CoreTimer_0/Count_RNI4MU7D\[31\]/Y  CoreTimer_0/PreScale_RNO\[3\]/C  CoreTimer_0/PreScale_RNO\[3\]/Y  CoreTimer_0/PreScale\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m30_m1_e/B  CoreTimer_0/m30_m1_e/Y  CoreTimer_0/m30_m2_e/A  CoreTimer_0/m30_m2_e/Y  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/B  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/Y  CoreTimer_0/Count_RNI4MU7D\[31\]/A  CoreTimer_0/Count_RNI4MU7D\[31\]/Y  CoreTimer_0/PreScale_RNO\[5\]/C  CoreTimer_0/PreScale_RNO\[5\]/Y  CoreTimer_0/PreScale\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m30_m1_e/B  CoreTimer_0/m30_m1_e/Y  CoreTimer_0/m30_m2_e/A  CoreTimer_0/m30_m2_e/Y  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/B  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/Y  CoreTimer_0/Count_RNI4MU7D\[31\]/A  CoreTimer_0/Count_RNI4MU7D\[31\]/Y  CoreTimer_0/PreScale_RNO\[7\]/C  CoreTimer_0/PreScale_RNO\[7\]/Y  CoreTimer_0/PreScale\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/S  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/C  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO/B  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/ACCUM_IN\[5\]/S  COREABC_0/UROM.UROM/ACCUM_IN\[5\]/Y  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[5\]/A  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/C  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/A  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[8\]/B  CoreTimer_0/Count_RNO\[8\]/Y  CoreTimer_0/Count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/S  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/A  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_0/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_2/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIH8DV\[4\]/A  CoreTimer_0/Count_RNIH8DV\[4\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/A  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNI1RBK5\[5\]/B  CoreTimer_0/Count_RNI1RBK5\[5\]/Y  CoreTimer_0/Count_RNIIHQT5\[18\]/A  CoreTimer_0/Count_RNIIHQT5\[18\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNIPA8Q6\[21\]/B  CoreTimer_0/Count_RNIPA8Q6\[21\]/Y  CoreTimer_0/Count_RNO_0\[23\]/A  CoreTimer_0/Count_RNO_0\[23\]/Y  CoreTimer_0/Count_RNO\[23\]/A  CoreTimer_0/Count_RNO\[23\]/Y  CoreTimer_0/Count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[23\]/CLK  CoreTimer_0/Count\[23\]/Q  CoreTimer_0/Count_RNIU9UI\[18\]/A  CoreTimer_0/Count_RNIU9UI\[18\]/Y  CoreTimer_0/Count_RNIRJT51\[24\]/C  CoreTimer_0/Count_RNIRJT51\[24\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/A  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[28\]/CLK  CoreTimer_0/Count\[28\]/Q  CoreTimer_0/Count_RNI3GVI\[28\]/B  CoreTimer_0/Count_RNI3GVI\[28\]/Y  CoreTimer_0/Count_RNI60V51\[29\]/C  CoreTimer_0/Count_RNI60V51\[29\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/B  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[2\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[2\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIEOOB\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIEOOB\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIF7GH\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIF7GH\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_24/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_24/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/A  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[2\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[2\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIEOOB\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIEOOB\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIF7GH\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIF7GH\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/S  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINCTG3\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINCTG3\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg_RNO_0\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg_RNO_0\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_0/C  CORESPI_0/USPI/URF/control15_0_a2_0/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNITERL\[7\]/B  CORESPI_0/USPI/URF/control1_RNITERL\[7\]/Y  CORESPI_0/USPI/URF/control2_RNIR0QC1\[7\]/C  CORESPI_0/USPI/URF/control2_RNIR0QC1\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreGPIO_0/RDATA_8.un33_PRDATA_o_0_a4_1/B  CoreGPIO_0/RDATA_8.un33_PRDATA_o_0_a4_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI80721\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI80721\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/Y  CoreInterrupt_0/DataOut_3_sqmuxa_0_a3/A  CoreInterrupt_0/DataOut_3_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO\[5\]/A  CoreInterrupt_0/iPRDATA_RNO\[5\]/Y  CoreInterrupt_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/Y  CoreInterrupt_0/DataOut_3_sqmuxa_0_a3/A  CoreInterrupt_0/DataOut_3_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO\[6\]/A  CoreInterrupt_0/iPRDATA_RNO\[6\]/Y  CoreInterrupt_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/Y  CoreInterrupt_0/DataOut_3_sqmuxa_0_a3/A  CoreInterrupt_0/DataOut_3_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO\[7\]/A  CoreInterrupt_0/iPRDATA_RNO\[7\]/Y  CoreInterrupt_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/Y  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_3\[6\]/A  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_3\[6\]/Y  COREABC_0/un1_ACCUMULATOR_m32_d/A  COREABC_0/un1_ACCUMULATOR_m32_d/Y  COREABC_0/un1_ACCUMULATOR_m32/A  COREABC_0/un1_ACCUMULATOR_m32/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/C  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_0/C  CORESPI_0/USPI/URF/control15_0_a2_0/Y  CORESPI_0/USPI/URF/control1_RNIL2BA1\[2\]/C  CORESPI_0/USPI/URF/control1_RNIL2BA1\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[2\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[2\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNILJHO\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNILJHO\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNICPG61\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNICPG61\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0/un17_ZREGISTER_m13/C  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[2\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[2\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNILJHO\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNILJHO\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNICPG61\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNICPG61\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[2\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[2\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIPG3B\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIPG3B\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNICPG61\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNICPG61\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/C  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/Y  CORESPI_0/USPI/URF/int_raw\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/rdata14_0_a2_0/A  CORESPI_0/USPI/URF/rdata14_0_a2_0/Y  CORESPI_0/USPI/URF/rdata14_0_a2/A  CORESPI_0/USPI/URF/rdata14_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNIRSBN\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNIRSBN\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIPR361\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNIPR361\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/A  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/CONFIG_m1_e_0/B  CoreGPIO_0/CONFIG_m1_e_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[2\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[2\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIPG3B\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIPG3B\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNICPG61\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNICPG61\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIQDOT1\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[0\]/CLK  COREABC_0/UROM.INSTR_ADDR\[0\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_1_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNI75811\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNI75811\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIBBHI1/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIBBHI1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_0/C  CORESPI_0/USPI/URF/control15_0_a2_0/Y  CORESPI_0/USPI/URF/rdata16_0_a2/A  CORESPI_0/USPI/URF/rdata16_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNIRRNE\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIRRNE\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIF5F02\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNIF5F02\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[0\]/S  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/B  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/Y  CoreInterrupt_0/DataOut_3_sqmuxa_0_a3/A  CoreInterrupt_0/DataOut_3_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO\[4\]/A  CoreInterrupt_0/iPRDATA_RNO\[4\]/Y  CoreInterrupt_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINCTG3\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINCTG3\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/control17_0_o2/B  CORESPI_0/USPI/URF/control17_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/int_raw_RNITUBN\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNITUBN\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/rdata_0_iv_a0_3\[1\]/A  CORESPI_0/USPI/URF/rdata_0_iv_a0_3\[1\]/Y  CORESPI_0/USPI/URF/sticky_RNINDCA1\[1\]/B  CORESPI_0/USPI/URF/sticky_RNINDCA1\[1\]/Y  CORESPI_0/USPI/URF/control1_RNIEM702\[1\]/C  CORESPI_0/USPI/URF/control1_RNIEM702\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/B  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/B  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0/un17_ZREGISTER_m10/C  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_1\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[4\]/CLK  CoreTimer_0/Count\[4\]/Q  CoreTimer_0/Count_RNIH8DV\[4\]/C  CoreTimer_0/Count_RNIH8DV\[4\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/A  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNI1RBK5\[5\]/B  CoreTimer_0/Count_RNI1RBK5\[5\]/Y  CoreTimer_0/Count_RNIIHQT5\[18\]/A  CoreTimer_0/Count_RNIIHQT5\[18\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNIPA8Q6\[21\]/B  CoreTimer_0/Count_RNIPA8Q6\[21\]/Y  CoreTimer_0/Count_RNO_0\[23\]/A  CoreTimer_0/Count_RNO_0\[23\]/Y  CoreTimer_0/Count_RNO\[23\]/A  CoreTimer_0/Count_RNO\[23\]/Y  CoreTimer_0/Count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[15\]/CLK  CoreTimer_0/Count\[15\]/Q  CoreTimer_0/Count_RNIT7TI\[16\]/A  CoreTimer_0/Count_RNIT7TI\[16\]/Y  CoreTimer_0/Count_RNIQFQ51\[17\]/A  CoreTimer_0/Count_RNIQFQ51\[17\]/Y  CoreTimer_0/Count_RNI2DHL3\[10\]/B  CoreTimer_0/Count_RNI2DHL3\[10\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/A  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/A  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[9\]/CLK  CoreTimer_0/Count\[9\]/Q  CoreTimer_0/Count_RNIBOTJ\[11\]/A  CoreTimer_0/Count_RNIBOTJ\[11\]/Y  CoreTimer_0/Count_RNIVMQ61\[10\]/A  CoreTimer_0/Count_RNIVMQ61\[10\]/Y  CoreTimer_0/Count_RNI2DHL3\[10\]/A  CoreTimer_0/Count_RNI2DHL3\[10\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/A  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/A  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[1\]/S  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/A  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO/B  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_m7_m5_e/B  COREABC_0/un1_ACCUMULATOR_m7_m5_e/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_0/C  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_0/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0/C  COREABC_0/un1_ACCUMULATOR_m7_m8_0/Y  COREABC_0/un1_ACCUMULATOR_m10/B  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un12_PRDATA_o_0_a2/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un12_PRDATA_o_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIBDVT\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIBDVT\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.GPOUT_reg_RNINVH31\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.GPOUT_reg_RNINVH31\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg_RNIGSF42\[6\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg_RNIGSF42\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[1\]/S  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_0/B  CORESPI_0/USPI/URXF/full_out_RNO_0/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIILCM/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIILCM/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIBBHI1/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIBBHI1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIL9VQ\[13\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIL9VQ\[13\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/ACCUMULATOR_RNI8TP2\[1\]/A  COREABC_0/ACCUMULATOR_RNI8TP2\[1\]/Y  COREABC_0/un1_ACCUMULATOR_m3_0/B  COREABC_0/un1_ACCUMULATOR_m3_0/Y  COREABC_0/un1_ACCUMULATOR_m7_s/B  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[0\]/S  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_0/A  CORESPI_0/USPI/URXF/full_out_RNO_0/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_4_0\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_4_0\[1\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIA4PQ\[1\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIA4PQ\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/S  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/A  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_4_0\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_4_0\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNI6ST01\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNI6ST01\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata14_0_a2_0/B  CORESPI_0/USPI/URF/rdata14_0_a2_0/Y  CORESPI_0/USPI/URF/rdata14_0_a2/A  CORESPI_0/USPI/URF/rdata14_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNIRSBN\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNIRSBN\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIPR361\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNIPR361\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/A  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_3_0/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_3_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_0\[5\]/B  CoreInterrupt_0/iPRDATA_RNO_0\[5\]/Y  CoreInterrupt_0/iPRDATA_RNO\[5\]/B  CoreInterrupt_0/iPRDATA_RNO\[5\]/Y  CoreInterrupt_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_0\[6\]/B  CoreInterrupt_0/iPRDATA_RNO_0\[6\]/Y  CoreInterrupt_0/iPRDATA_RNO\[6\]/B  CoreInterrupt_0/iPRDATA_RNO\[6\]/Y  CoreInterrupt_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_0\[7\]/B  CoreInterrupt_0/iPRDATA_RNO_0\[7\]/Y  CoreInterrupt_0/iPRDATA_RNO\[7\]/B  CoreInterrupt_0/iPRDATA_RNO\[7\]/Y  CoreInterrupt_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/control17_0_o2/B  CORESPI_0/USPI/URF/control17_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/B  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNI0DMF9\[30\]/A  CoreTimer_0/Count_RNI0DMF9\[30\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/A  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_0\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_0\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNI0V1C6\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNI0V1C6\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/UROM.UROM/ACCUM_IN\[3\]/A  COREABC_0/UROM.UROM/ACCUM_IN\[3\]/Y  COREABC_0/un1_ACCUMULATOR_m24_0/B  COREABC_0/un1_ACCUMULATOR_m24_0/Y  COREABC_0/un1_ACCUMULATOR_m10_s/A  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m30_m1_e/B  CoreTimer_0/m30_m1_e/Y  CoreTimer_0/m30_m2_e/A  CoreTimer_0/m30_m2_e/Y  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/B  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/Y  CoreTimer_0/Count_RNI4MU7D\[31\]/A  CoreTimer_0/Count_RNI4MU7D\[31\]/Y  CoreTimer_0/PreScale_RNO\[1\]/A  CoreTimer_0/PreScale_RNO\[1\]/Y  CoreTimer_0/PreScale\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m30_m1_e/B  CoreTimer_0/m30_m1_e/Y  CoreTimer_0/m30_m2_e/A  CoreTimer_0/m30_m2_e/Y  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/B  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/Y  CoreTimer_0/Count_RNI4MU7D\[31\]/A  CoreTimer_0/Count_RNI4MU7D\[31\]/Y  CoreTimer_0/PreScale_RNO\[0\]/A  CoreTimer_0/PreScale_RNO\[0\]/Y  CoreTimer_0/PreScale\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m30_m1_e/B  CoreTimer_0/m30_m1_e/Y  CoreTimer_0/m30_m2_e/A  CoreTimer_0/m30_m2_e/Y  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/B  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/Y  CoreTimer_0/Count_RNI4MU7D\[31\]/A  CoreTimer_0/Count_RNI4MU7D\[31\]/Y  CoreTimer_0/PreScale_RNO\[9\]/B  CoreTimer_0/PreScale_RNO\[9\]/Y  CoreTimer_0/PreScale\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_1\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_1\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD4  COREABC_0/UROM.UROM/ACCUM_IN\[4\]/B  COREABC_0/UROM.UROM/ACCUM_IN\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_0\[4\]/B  CoreInterrupt_0/iPRDATA_RNO_0\[4\]/Y  CoreInterrupt_0/iPRDATA_RNO\[4\]/B  CoreInterrupt_0/iPRDATA_RNO\[4\]/Y  CoreInterrupt_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control19_0_a2_0/A  CORESPI_0/USPI/URF/control19_0_a2_0/Y  CORESPI_0/USPI/URF/control19_0_a2/A  CORESPI_0/USPI/URF/control19_0_a2/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI69GJ1\[3\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNI69GJ1\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/B  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/A  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/Y  CORESPI_0/USPI/URF/control2_RNO\[3\]/S  CORESPI_0/USPI/URF/control2_RNO\[3\]/Y  CORESPI_0/USPI/URF/control2\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_iv_1_1\[4\]/B  CORESPI_0/USPI/URF/rdata_iv_1_1\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB1U01\[4\]/A  CORESPI_0/USPI/URF/int_raw_RNIB1U01\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_m1_m5_0_a3_0/A  COREABC_0/un1_ACCUMULATOR_m1_m5_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_m1_m6/C  COREABC_0/un1_ACCUMULATOR_m1_m6/Y  COREABC_0/un1_ACCUMULATOR_m28/A  COREABC_0/un1_ACCUMULATOR_m28/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_16/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_16/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_24/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_24/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/A  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[7\]/Y  COREABC_0/UROM.INSTR_CMD_RNIEMMQ2\[2\]/B  COREABC_0/UROM.INSTR_CMD_RNIEMMQ2\[2\]/Y  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/C  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/C  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/A  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_3/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIM9QB\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIM9QB\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIT61K3\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIT61K3\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNO_0\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNO_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIP2AQ3\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIP2AQ3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNO_0\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNO_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIP2AQ3\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIP2AQ3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNO_0\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNO_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIP2AQ3_0\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIP2AQ3_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNO_0\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNO_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIT61K3\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIT61K3\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNO_0\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNO_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIP2AQ3_0\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIP2AQ3_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNO_0\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNO_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[7\]/Y  COREABC_0/d_m2/A  COREABC_0/d_m2/Y  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/B  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/C  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/C  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_2/A  CoreTimer_0/LoadEnReg_RNI7TF1O_2/Y  CoreTimer_0/Count_RNO\[26\]/B  CoreTimer_0/Count_RNO\[26\]/Y  CoreTimer_0/Count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/C  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_8/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_8/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_10/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[3\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/C  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13_2/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINCTG3\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINCTG3\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg_RNO_0\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg_RNO_0\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/C  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNI75811\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNI75811\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_m7_m5_e/A  COREABC_0/un1_ACCUMULATOR_m7_m5_e/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_0/C  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_0/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0/C  COREABC_0/un1_ACCUMULATOR_m7_m8_0/Y  COREABC_0/un1_ACCUMULATOR_m10/B  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIPK37\[5\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIPK37\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIC1HU\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIC1HU\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNII30A1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNII30A1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[0\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a2\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a2\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNILNHK\[5\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNILNHK\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIC1HU\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIC1HU\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNII30A1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNII30A1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNI1RBK5\[5\]/B  CoreTimer_0/Count_RNI1RBK5\[5\]/Y  CoreTimer_0/Count_RNIIHQT5\[18\]/A  CoreTimer_0/Count_RNIIHQT5\[18\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNO_0\[21\]/A  CoreTimer_0/Count_RNO_0\[21\]/Y  CoreTimer_0/Count_RNO\[21\]/A  CoreTimer_0/Count_RNO\[21\]/Y  CoreTimer_0/Count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[16\]/CLK  CoreTimer_0/Count\[16\]/Q  CoreTimer_0/Count_RNIT7TI\[16\]/B  CoreTimer_0/Count_RNIT7TI\[16\]/Y  CoreTimer_0/Count_RNIQFQ51\[17\]/A  CoreTimer_0/Count_RNIQFQ51\[17\]/Y  CoreTimer_0/Count_RNI2DHL3\[10\]/B  CoreTimer_0/Count_RNI2DHL3\[10\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/A  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/A  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg229_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg229_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg229_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg229_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[17\].APB_8.GPOUT_reg\[17\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg229_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg229_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[18\].APB_8.GPOUT_reg\[18\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg229_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg229_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[19\].APB_8.GPOUT_reg\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg229_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg229_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[20\].APB_8.GPOUT_reg\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg229_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg229_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[21\].APB_8.GPOUT_reg\[21\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg229_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg229_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[22\].APB_8.GPOUT_reg\[22\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg229_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg229_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[23\].APB_8.GPOUT_reg\[23\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m29/A  COREABC_0/un1_ACCUMULATOR_m29/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[0\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[0\]/Y  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/control19_0_a2_0/C  CORESPI_0/USPI/URF/control19_0_a2_0/Y  CORESPI_0/USPI/URF/control19_0_a2/A  CORESPI_0/USPI/URF/control19_0_a2/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI69GJ1\[3\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNI69GJ1\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI6MTV\[2\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI6MTV\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNID5FL1\[2\]/B  CoreUARTapb_0/CUARTOOII_RNID5FL1\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNI0V1C6\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNI0V1C6\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIPM3Q\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIPM3Q\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreUARTapb_0/m18/A  CoreUARTapb_0/m18/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/B  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNISMP54\[30\]/B  CoreTimer_0/Count_RNISMP54\[30\]/Y  CoreTimer_0/Count_RNI0DMF9\[30\]/B  CoreTimer_0/Count_RNI0DMF9\[30\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/A  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m3_0/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/A  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/A  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/B  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[2\]/S  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/A  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/B  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[2\]/S  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/B  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO/B  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_2/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a2_2\[1\]/A  CORESPI_0/USPI/URF/rdata_0_iv_a2_2\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIQH0B1\[1\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIQH0B1\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/ZREGISTER_RNI4C2L\[2\]/B  COREABC_0/ZREGISTER_RNI4C2L\[2\]/Y  COREABC_0/un17_ZREGISTER_m7_0/A  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI482K\[4\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI482K\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIUJT91\[4\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIUJT91\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_6/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_6/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[3\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/C  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIRM46\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIRM46\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNI6ST01\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNI6ST01\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m1_e/A  CoreTimer_0/m1_e/Y  CoreTimer_0/m104_i_o2/A  CoreTimer_0/m104_i_o2/Y  CoreTimer_0/m104_i_o6/A  CoreTimer_0/m104_i_o6/Y  CoreTimer_0/PrdataNext_1_0_iv_0_i_o6\[4\]/A  CoreTimer_0/PrdataNext_1_0_iv_0_i_o6\[4\]/Y  CoreTimer_0/iPRDATA_RNO\[4\]/B  CoreTimer_0/iPRDATA_RNO\[4\]/Y  CoreTimer_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTOOII_RNI21NR1\[4\]/S  CoreUARTapb_0/CUARTOOII_RNI21NR1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a1\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/control19_0_a2_0/B  CORESPI_0/USPI/URF/control19_0_a2_0/Y  CORESPI_0/USPI/URF/control19_0_a2/A  CORESPI_0/USPI/URF/control19_0_a2/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI69GJ1\[3\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNI69GJ1\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINCTG3\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINCTG3\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg_RNO_0\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg_RNO_0\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/B  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/Count_RNO_0\[0\]/B  CoreTimer_0/Count_RNO_0\[0\]/Y  CoreTimer_0/Count_RNO\[0\]/A  CoreTimer_0/Count_RNO\[0\]/Y  CoreTimer_0/Count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control110_0_a2_0/A  CORESPI_0/USPI/URF/control110_0_a2_0/Y  CORESPI_0/USPI/URF/active_m/A  CORESPI_0/USPI/URF/active_m/Y  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[0\]/CLK  COREABC_0/UROM.INSTR_ADDR\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_0\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_0\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un12_PRDATA_o_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un12_PRDATA_o_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIBDVT\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIBDVT\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[2\]/CLK  COREABC_0/ZREGISTER\[2\]/Q  COREABC_0/un17_ZREGISTER_m7_m9_0_x2/B  COREABC_0/un17_ZREGISTER_m7_m9_0_x2/Y  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_0/C  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_0/Y  COREABC_0/un17_ZREGISTER_m7_m9_0_0/C  COREABC_0/un17_ZREGISTER_m7_m9_0_0/Y  COREABC_0/un17_ZREGISTER_m7_m9_0/C  COREABC_0/un17_ZREGISTER_m7_m9_0/Y  COREABC_0/un17_ZREGISTER_m7_0/S  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_fiforead/CLK  CORESPI_0/USPI/UCC/mtx_fiforead/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/B  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/control2_RNIQDUM\[3\]/B  CORESPI_0/USPI/URF/control2_RNIQDUM\[3\]/Y  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/C  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[4\]/CLK  CORESPI_0/USPI/URF/control2\[4\]/Q  CORESPI_0/USPI/URF/int_raw_RNIN519\[4\]/B  CORESPI_0/USPI/URF/int_raw_RNIN519\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIPUSB\[4\]/A  CORESPI_0/USPI/URF/int_raw_RNIPUSB\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNINAKH\[4\]/B  CORESPI_0/USPI/URF/int_raw_RNINAKH\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHJ361\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIHJ361\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIGQOB\[3\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIGQOB\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIH9GH\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIH9GH\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8HVH1\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8HVH1\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  COREABC_0_PENABLE_M_RNICL975/A  COREABC_0_PENABLE_M_RNICL975/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_5/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_5/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/control1_RNIM7RL\[0\]/C  CORESPI_0/USPI/URF/control1_RNIM7RL\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIMBT91\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIMBT91\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control1_RNIQT3G\[4\]/C  CORESPI_0/USPI/URF/control1_RNIQT3G\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIUJT91\[4\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIUJT91\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI152K\[1\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI152K\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIQH0B1\[1\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIQH0B1\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_0/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_0/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/C  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/B  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/RDATA_8.un33_PRDATA_o_6_0_a2_0_a2_0_0/B  CoreGPIO_0/RDATA_8.un33_PRDATA_o_6_0_a2_0_a2_0_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIC9021\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIC9021\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNI3JS3\[5\]/B  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNI7FH4\[6\]/B  CoreTimer_0/PreScale_RNI7FH4\[6\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/B  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/PreScale_RNO\[7\]/A  CoreTimer_0/PreScale_RNO\[7\]/Y  CoreTimer_0/PreScale\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/B  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/C  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/A  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_0/C  CORESPI_0/USPI/URF/control15_0_a2_0/Y  CORESPI_0/USPI/URF/control1_RNIM7RL\[0\]/B  CORESPI_0/USPI/URF/control1_RNIM7RL\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIMBT91\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIMBT91\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[20\]/CLK  CoreTimer_0/Count\[20\]/Q  CoreTimer_0/Count_RNIJBT51\[20\]/B  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/counter_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/counter_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNII76I\[7\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNII76I\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNII3BO\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNII3BO\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNIH7U01\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNIH7U01\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_0/B  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_0/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0/C  COREABC_0/un1_ACCUMULATOR_m7_m8_0/Y  COREABC_0/un1_ACCUMULATOR_m13_d/B  COREABC_0/un1_ACCUMULATOR_m13_d/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m2/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m2/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNI1RBK5\[5\]/B  CoreTimer_0/Count_RNI1RBK5\[5\]/Y  CoreTimer_0/Count_RNIVGM98\[19\]/B  CoreTimer_0/Count_RNIVGM98\[19\]/Y  CoreTimer_0/Count_RNO_1\[29\]/A  CoreTimer_0/Count_RNO_1\[29\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg123_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg123_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg123_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg123_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[9\].APB_8.GPOUT_reg\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg123_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg123_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg123_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg123_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[11\].APB_8.GPOUT_reg\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg123_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg123_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[12\].APB_8.GPOUT_reg\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg123_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg123_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg123_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg123_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[14\].APB_8.GPOUT_reg\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg123_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg123_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[15\].APB_8.GPOUT_reg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a1_0\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a1_0\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_11/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_11/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/B  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0/un17_ZREGISTER_m13/C  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/rdata_iv_1_1\[4\]/A  CORESPI_0/USPI/URF/rdata_iv_1_1\[4\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIARKT\[0\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIARKT\[0\]/Y  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/B  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/C  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/B  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/Count_RNO_2\[7\]/S  CoreTimer_0/Count_RNO_2\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/A  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIRI3B\[3\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIRI3B\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIGTG61\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIGTG61\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/ACCUMULATOR_RNIAQ202\[6\]/A  COREABC_0/ACCUMULATOR_RNIAQ202\[6\]/Y  COREABC_0/ACCUMULATOR_RNITHLHK\[6\]/A  COREABC_0/ACCUMULATOR_RNITHLHK\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control1_RNIL6HG\[4\]/C  CORESPI_0/USPI/URF/control1_RNIL6HG\[4\]/Y  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/A  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m1_e/A  CoreTimer_0/m1_e/Y  CoreTimer_0/m104_i_o2/A  CoreTimer_0/m104_i_o2/Y  CoreTimer_0/m104_i_o6/A  CoreTimer_0/m104_i_o6/Y  CoreTimer_0/PrdataNext_1_0_iv_0_i_o6\[4\]/A  CoreTimer_0/PrdataNext_1_0_iv_0_i_o6\[4\]/Y  CoreTimer_0/iPRDATA_RNO\[5\]/B  CoreTimer_0/iPRDATA_RNO\[5\]/Y  CoreTimer_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m1_e/A  CoreTimer_0/m1_e/Y  CoreTimer_0/m104_i_o2/A  CoreTimer_0/m104_i_o2/Y  CoreTimer_0/m104_i_o6/A  CoreTimer_0/m104_i_o6/Y  CoreTimer_0/PrdataNext_1_0_iv_0_i_o6\[4\]/A  CoreTimer_0/PrdataNext_1_0_iv_0_i_o6\[4\]/Y  CoreTimer_0/iPRDATA_RNO\[6\]/B  CoreTimer_0/iPRDATA_RNO\[6\]/Y  CoreTimer_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m1_e/A  CoreTimer_0/m1_e/Y  CoreTimer_0/m104_i_o2/A  CoreTimer_0/m104_i_o2/Y  CoreTimer_0/m104_i_o6/A  CoreTimer_0/m104_i_o6/Y  CoreTimer_0/PrdataNext_1_0_iv_0_i_o6\[4\]/A  CoreTimer_0/PrdataNext_1_0_iv_0_i_o6\[4\]/Y  CoreTimer_0/iPRDATA_RNO\[7\]/B  CoreTimer_0/iPRDATA_RNO\[7\]/Y  CoreTimer_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIAM1L\[2\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIAM1L\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNI6ST01\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNI6ST01\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/rdata14_0_a2_1/A  CORESPI_0/USPI/URF/rdata14_0_a2_1/Y  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/B  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNICMOB\[1\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNICMOB\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNID5GH\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNID5GH\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIJLHK\[4\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIJLHK\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI8TGU\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI8TGU\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIEVV91\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIEVV91\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[4\]/CLK  CORESPI_0/USPI/URF/int_raw\[4\]/Q  CORESPI_0/USPI/URF/int_raw_RNIN519\[4\]/A  CORESPI_0/USPI/URF/int_raw_RNIN519\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIPUSB\[4\]/A  CORESPI_0/USPI/URF/int_raw_RNIPUSB\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNINAKH\[4\]/B  CORESPI_0/USPI/URF/int_raw_RNINAKH\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHJ361\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIHJ361\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/mtx_rxbusy_RNIGDN01/C  CORESPI_0/USPI/UCC/mtx_rxbusy_RNIGDN01/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNI335J1/C  CORESPI_0/USPI/UCC/mtx_rxbusy_RNI335J1/Y  CORESPI_0/USPI/URF/active_m/B  CORESPI_0/USPI/URF/active_m/Y  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNINI37\[4\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNINI37\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI8TGU\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI8TGU\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIEVV91\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIEVV91\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg_RNIL31G\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg_RNIL31G\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg_RNIF7711\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg_RNIF7711\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIAM1L\[2\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIAM1L\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNI6ST01\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNI6ST01\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg\[4\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg\[4\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3_4/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_a3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNICTAO\[4\]/S  CORESPI_0/USPI/URF/int_raw_RNICTAO\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB1U01\[4\]/B  CORESPI_0/USPI/URF/int_raw_RNIB1U01\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/control2_RNIPU6H\[2\]/A  CORESPI_0/USPI/URF/control2_RNIPU6H\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIQH0B1\[1\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIQH0B1\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/int_raw_RNIRM46\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNIRM46\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNI6ST01\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNI6ST01\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNIDOKD\[15\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNIDOKD\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNID6CJ\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNID6CJ\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIILCM/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIILCM/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIBBHI1/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIBBHI1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[19\]/CLK  CoreTimer_0/Count\[19\]/Q  CoreTimer_0/Count_RNIJBT51\[20\]/A  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/B  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/Count_RNO_4\[7\]/B  CoreTimer_0/Count_RNO_4\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/S  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNO\[0\]/A  CORESPI_0/USPI/UTXF/counter_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/counter_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_11/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_11/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_35/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_35/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD5  COREABC_0/UROM.UROM/ACCUM_IN\[5\]/B  COREABC_0/UROM.UROM/ACCUM_IN\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m3_0/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m3_0/Y  COREABC_0/un1_ACCUMULATOR_m16_s/A  COREABC_0/un1_ACCUMULATOR_m16_s/Y  COREABC_0/un1_ACCUMULATOR_m32_s/B  COREABC_0/un1_ACCUMULATOR_m32_s/Y  COREABC_0/un1_ACCUMULATOR_m32/S  COREABC_0/un1_ACCUMULATOR_m32/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/C  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_m4tt_m2/S  COREABC_0/un17_ZREGISTER_m4tt_m2/Y  COREABC_0/un17_ZREGISTER_m4tt_m3/B  COREABC_0/un17_ZREGISTER_m4tt_m3/Y  COREABC_0/un17_ZREGISTER_m4_m3/B  COREABC_0/un17_ZREGISTER_m4_m3/Y  COREABC_0/un17_ZREGISTER_m7_0/B  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m20/C  COREABC_0/un17_ZREGISTER_m20/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[5\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[5\]/Y  COREABC_0/ZREGISTER\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIPU6H\[2\]/C  CORESPI_0/USPI/URF/control2_RNIPU6H\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIQH0B1\[1\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIQH0B1\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_10/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_10/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_35/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_35/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[0\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[0\]/Y  COREABC_0/un1_ACCUMULATOR_m29/B  COREABC_0/un1_ACCUMULATOR_m29/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/C  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/A  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/C  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/A  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/C  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/A  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[23\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/C  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/A  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[22\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[4\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIPNHO\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIPNHO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIK1H61\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIK1H61\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_2/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[4\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIPNHO\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIPNHO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIK1H61\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIK1H61\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[4\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNITK3B\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNITK3B\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIK1H61\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIK1H61\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/ACCUM_IN\[5\]/S  COREABC_0/UROM.UROM/ACCUM_IN\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[4\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNITK3B\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNITK3B\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIK1H61\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIK1H61\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO10I1\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.GPOUT_reg_RNINVH31\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.GPOUT_reg_RNINVH31\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg_RNIGSF42\[6\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg_RNIGSF42\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/rdata15_0_a2_0/B  CORESPI_0/USPI/URF/rdata15_0_a2_0/Y  CORESPI_0/USPI/URF/rdata15_0_a2/A  CORESPI_0/USPI/URF/rdata15_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNIRRNE_0\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIRRNE_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQQNE\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNIQQNE\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHJ361\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNIHJ361\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIISOB\[4\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIISOB\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINK3Q\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINK3Q\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/PRDATA_m6_i_a3_0/A  CoreGPIO_0/PRDATA_m6_i_a3_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/C  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/A  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[2\]/CLK  COREABC_0/ZREGISTER\[2\]/Q  COREABC_0/un17_ZREGISTER_m7_m9_0_x2/B  COREABC_0/un17_ZREGISTER_m7_m9_0_x2/Y  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_0_0/B  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_0_0/Y  COREABC_0/un17_ZREGISTER_m7_m9_0_0/A  COREABC_0/un17_ZREGISTER_m7_m9_0_0/Y  COREABC_0/un17_ZREGISTER_m7_m9_0/C  COREABC_0/un17_ZREGISTER_m7_m9_0/Y  COREABC_0/un17_ZREGISTER_m7_0/S  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[2\]/CLK  COREABC_0/UROM.INSTR_DATA\[2\]/Q  COREABC_0/un17_ZREGISTER_m7_m9_0_x2/A  COREABC_0/un17_ZREGISTER_m7_m9_0_x2/Y  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_0/C  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_0/Y  COREABC_0/un17_ZREGISTER_m7_m9_0_0/C  COREABC_0/un17_ZREGISTER_m7_m9_0_0/Y  COREABC_0/un17_ZREGISTER_m7_m9_0/C  COREABC_0/un17_ZREGISTER_m7_m9_0/Y  COREABC_0/un17_ZREGISTER_m7_0/S  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata14_0_a2_1/B  CORESPI_0/USPI/URF/rdata14_0_a2_1/Y  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/B  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNIPRHK\[7\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNIPRHK\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIK9HU\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIK9HU\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIQB0A1\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIQB0A1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[13\]/CLK  CoreTimer_0/Count\[13\]/Q  CoreTimer_0/Count_RNI96S81\[13\]/C  CoreTimer_0/Count_RNI96S81\[13\]/Y  CoreTimer_0/Count_RNI2DHL3\[10\]/C  CoreTimer_0/Count_RNI2DHL3\[10\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/A  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/A  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/int_raw_RNI0593\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNI0593\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNII3BO\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNII3BO\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNIH7U01\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNIH7U01\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNITO37\[7\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNITO37\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIK9HU\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIK9HU\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIQB0A1\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIQB0A1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg17_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg17_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg17_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg17_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[1\].APB_8.GPOUT_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg17_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg17_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg17_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg17_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[3\].APB_8.GPOUT_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg17_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg17_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg17_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg17_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg17_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg17_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_5/Y  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg17_0_a5_0_a2/B  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg17_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNINAKH\[4\]/A  CORESPI_0/USPI/URF/int_raw_RNINAKH\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHJ361\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIHJ361\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[25\]/CLK  CoreTimer_0/Count\[25\]/Q  CoreTimer_0/Count_RNIRJT51\[24\]/B  CoreTimer_0/Count_RNIRJT51\[24\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/A  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/rdata_0_iv_a2_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a2_2\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIQH0B1\[1\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIQH0B1\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/sticky_RNIPAP11\[1\]/C  CORESPI_0/USPI/URF/sticky_RNIPAP11\[1\]/Y  CORESPI_0/USPI/URF/sticky_RNINDCA1\[1\]/A  CORESPI_0/USPI/URF/sticky_RNINDCA1\[1\]/Y  CORESPI_0/USPI/URF/control1_RNIEM702\[1\]/C  CORESPI_0/USPI/URF/control1_RNIEM702\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD2  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4/C  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0/A  COREABC_0/un1_ACCUMULATOR_m7_m8_0/Y  COREABC_0/un1_ACCUMULATOR_m10/B  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[2\]/CLK  CORESPI_0/USPI/URF/int_raw\[2\]/Q  CORESPI_0/USPI/URF/int_raw_RNISN46\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNISN46\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQQNE\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIQQNE\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHJ361\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNIHJ361\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_1\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_3\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[6\]/CLK  CoreTimer_0/Count\[6\]/Q  CoreTimer_0/Count_RNIUDUK\[8\]/A  CoreTimer_0/Count_RNIUDUK\[8\]/Y  CoreTimer_0/Count_RNI96S81\[13\]/A  CoreTimer_0/Count_RNI96S81\[13\]/Y  CoreTimer_0/Count_RNI2DHL3\[10\]/C  CoreTimer_0/Count_RNI2DHL3\[10\]/Y  CoreTimer_0/Count_RNI1RBK5\[5\]/A  CoreTimer_0/Count_RNI1RBK5\[5\]/Y  CoreTimer_0/Count_RNIIHQT5\[18\]/A  CoreTimer_0/Count_RNIIHQT5\[18\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNIPA8Q6\[21\]/B  CoreTimer_0/Count_RNIPA8Q6\[21\]/Y  CoreTimer_0/Count_RNO_0\[23\]/A  CoreTimer_0/Count_RNO_0\[23\]/Y  CoreTimer_0/Count_RNO\[23\]/A  CoreTimer_0/Count_RNO\[23\]/Y  CoreTimer_0/Count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD6  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[6\]/Y  COREABC_0/d_m2_0/B  COREABC_0/d_m2_0/Y  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/B  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/C  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/rdata15_0_a2_0/B  CORESPI_0/USPI/URF/rdata15_0_a2_0/Y  CORESPI_0/USPI/URF/rdata15_0_a2/A  CORESPI_0/USPI/URF/rdata15_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNIPR361\[6\]/B  CORESPI_0/USPI/URF/int_raw_RNIPR361\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/A  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/C  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_17/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_17/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[0\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/B  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_m1_m5_0_a3_0/B  COREABC_0/un1_ACCUMULATOR_m1_m5_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_m1_m6/C  COREABC_0/un1_ACCUMULATOR_m1_m6/Y  COREABC_0/un1_ACCUMULATOR_m10_d/B  COREABC_0/un1_ACCUMULATOR_m10_d/Y  COREABC_0/un1_ACCUMULATOR_m10/A  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/rdata15_0_a2_0/A  CORESPI_0/USPI/URF/rdata15_0_a2_0/Y  CORESPI_0/USPI/URF/rdata15_0_a2/A  CORESPI_0/USPI/URF/rdata15_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNIRRNE_0\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIRRNE_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a1\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNI0V1C6\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNI0V1C6\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CORESPI_0/USPI/UCON/rx_m1_e_0_1/A  CORESPI_0/USPI/UCON/rx_m1_e_0_1/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/B  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/B  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[2\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[2\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIFHHK\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIFHHK\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI0LGU\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI0LGU\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[2\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[2\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIFHHK\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIFHHK\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI0LGU\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI0LGU\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[2\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[2\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIJE37\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIJE37\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI0LGU\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI0LGU\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/control1_RNIQT3G\[4\]/B  CORESPI_0/USPI/URF/control1_RNIQT3G\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIUJT91\[4\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIUJT91\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/C  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_28/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[3\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/C  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_9/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_9/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[2\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[2\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIJE37\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIJE37\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI0LGU\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI0LGU\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIRH023\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI05O73\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_4_0\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_4_0\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHG8M\[0\]/B  CORESPI_0/USPI/URF/int_raw_RNIHG8M\[0\]/Y  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/A  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/C  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNI0V1C6\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNI0V1C6\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a3/S  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[7\]/CLK  CoreTimer_0/Count\[7\]/Q  CoreTimer_0/Count_RNI96S81\[13\]/B  CoreTimer_0/Count_RNI96S81\[13\]/Y  CoreTimer_0/Count_RNI2DHL3\[10\]/C  CoreTimer_0/Count_RNI2DHL3\[10\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/A  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/A  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_6/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_6/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNINLHO\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNINLHO\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIGTG61\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIGTG61\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_1/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a3/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[12\]/CLK  CoreTimer_0/Count\[12\]/Q  CoreTimer_0/Count_RNIVMQ61\[10\]/C  CoreTimer_0/Count_RNIVMQ61\[10\]/Y  CoreTimer_0/Count_RNI2DHL3\[10\]/A  CoreTimer_0/Count_RNI2DHL3\[10\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/A  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/A  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIRI3B\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIRI3B\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIGTG61\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIGTG61\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/A  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/B  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD_0\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD_0\[0\]/Q  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_0/A  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_0/Y  COREABC_0/un17_ZREGISTER_m7_m9_0_0/C  COREABC_0/un17_ZREGISTER_m7_m9_0_0/Y  COREABC_0/un17_ZREGISTER_m7_m9_0/C  COREABC_0/un17_ZREGISTER_m7_m9_0/Y  COREABC_0/un17_ZREGISTER_m7_0/S  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreGPIO_0/CONFIG_m1_e_1_1/A  CoreGPIO_0/CONFIG_m1_e_1_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4E0I1\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4E0I1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[2\]/CLK  CORESPI_0/USPI/URF/int_raw\[2\]/Q  CORESPI_0/USPI/URF/control1_RNIMPPA\[4\]/A  CORESPI_0/USPI/URF/control1_RNIMPPA\[4\]/Y  CORESPI_0/USPI/URF/control1_RNIL6HG\[4\]/A  CORESPI_0/USPI/URF/control1_RNIL6HG\[4\]/Y  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/A  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/S  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[5\]/A  CORESPI_0/USPI/URXF/counter_q_RNO\[5\]/Y  CORESPI_0/USPI/URXF/counter_q\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/S  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[3\]/A  CORESPI_0/USPI/URXF/counter_q_RNO\[3\]/Y  CORESPI_0/USPI/URXF/counter_q\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/S  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[4\]/A  CORESPI_0/USPI/URXF/counter_q_RNO\[4\]/Y  CORESPI_0/USPI/URXF/counter_q\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[0\]/S  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/counter_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[1\]/S  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/counter_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/counter_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/rdata_iv_1_1\[4\]/A  CORESPI_0/USPI/URF/rdata_iv_1_1\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIH7U01\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNIH7U01\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[2\]/CLK  COREABC_0/UROM.INSTR_DATA\[2\]/Q  COREABC_0/un1_ACCUMULATOR_m6tt_m2/A  COREABC_0/un1_ACCUMULATOR_m6tt_m2/Y  COREABC_0/un1_ACCUMULATOR_m6_m2/A  COREABC_0/un1_ACCUMULATOR_m6_m2/Y  COREABC_0/un1_ACCUMULATOR_m7_s/A  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIPECA\[1\]/A  CORESPI_0/USPI/URF/control1_RNIPECA\[1\]/Y  CORESPI_0/USPI/URF/control1_RNINQ3G\[1\]/A  CORESPI_0/USPI/URF/control1_RNINQ3G\[1\]/Y  CORESPI_0/USPI/URF/control1_RNIEM702\[1\]/A  CORESPI_0/USPI/URF/control1_RNIEM702\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNINA8H\[1\]/A  CORESPI_0/USPI/URF/control1_RNINA8H\[1\]/Y  CORESPI_0/USPI/URF/control1_RNIJO371\[1\]/A  CORESPI_0/USPI/URF/control1_RNIJO371\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIG92U1\[6\]/C  CORESPI_0/USPI/URF/control2_RNIG92U1\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/B  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/Y  CORESPI_0/USPI/URF/clr_txfifo_RNO/C  CORESPI_0/USPI/URF/clr_txfifo_RNO/Y  CORESPI_0/USPI/URF/clr_txfifo/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/B  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/Y  CORESPI_0/USPI/URF/clr_rxfifo_RNO/C  CORESPI_0/USPI/URF/clr_rxfifo_RNO/Y  CORESPI_0/USPI/URF/clr_rxfifo/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[1\]/CLK  COREABC_0/ACCUMULATOR\[1\]/Q  COREABC_0/un1_ACCUMULATOR_m7_m8_0_o4/B  COREABC_0/un1_ACCUMULATOR_m7_m8_0_o4/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_0/A  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_0/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0/C  COREABC_0/un1_ACCUMULATOR_m7_m8_0/Y  COREABC_0/un1_ACCUMULATOR_m10/B  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_0/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_0/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/C  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/B  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_s\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_s\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a0_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a0_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[24\]/CLK  CoreTimer_0/Count\[24\]/Q  CoreTimer_0/Count_RNIRJT51\[24\]/A  CoreTimer_0/Count_RNIRJT51\[24\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/A  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CORESPI_0/USPI/UCON/rx_m1_e_0_1/B  CORESPI_0/USPI/UCON/rx_m1_e_0_1/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/B  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/B  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreUARTapb_0/m18/A  CoreUARTapb_0/m18/Y  CoreUARTapb_0/m20/C  CoreUARTapb_0/m20/Y  CoreUARTapb_0/CUARTl0OI\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreUARTapb_0/m18/A  CoreUARTapb_0/m18/Y  CoreUARTapb_0/m20/C  CoreUARTapb_0/m20/Y  CoreUARTapb_0/CUARTl0OI\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreUARTapb_0/m18/A  CoreUARTapb_0/m18/Y  CoreUARTapb_0/m20/C  CoreUARTapb_0/m20/Y  CoreUARTapb_0/CUARTl0OI\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreUARTapb_0/m18/A  CoreUARTapb_0/m18/Y  CoreUARTapb_0/m20/C  CoreUARTapb_0/m20/Y  CoreUARTapb_0/CUARTl0OI\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreUARTapb_0/m18/A  CoreUARTapb_0/m18/Y  CoreUARTapb_0/m20/C  CoreUARTapb_0/m20/Y  CoreUARTapb_0/CUARTl0OI\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreUARTapb_0/m18/A  CoreUARTapb_0/m18/Y  CoreUARTapb_0/m20/C  CoreUARTapb_0/m20/Y  CoreUARTapb_0/CUARTl0OI\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreUARTapb_0/m18/A  CoreUARTapb_0/m18/Y  CoreUARTapb_0/m20/C  CoreUARTapb_0/m20/Y  CoreUARTapb_0/CUARTl0OI\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreUARTapb_0/m18/A  CoreUARTapb_0/m18/Y  CoreUARTapb_0/m20/C  CoreUARTapb_0/m20/Y  CoreUARTapb_0/CUARTl0OI\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreUARTapb_0/m18/A  CoreUARTapb_0/m18/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/B  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreUARTapb_0/m18/A  CoreUARTapb_0/m18/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/B  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreUARTapb_0/m18/A  CoreUARTapb_0/m18/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/B  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreUARTapb_0/m18/A  CoreUARTapb_0/m18/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/B  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreUARTapb_0/m18/A  CoreUARTapb_0/m18/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/B  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreUARTapb_0/m18/A  CoreUARTapb_0/m18/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/B  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreUARTapb_0/m18/A  CoreUARTapb_0/m18/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/B  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreUARTapb_0/m18/A  CoreUARTapb_0/m18/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/B  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNI2J7C4/B  CORESPI_0/USPI/URXF/empty_out_RNI2J7C4/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_13/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_13/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_0/B  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_0/Y  COREABC_0/un17_ZREGISTER_m7_m9_0_0/C  COREABC_0/un17_ZREGISTER_m7_m9_0_0/Y  COREABC_0/un17_ZREGISTER_m7_m9_0/C  COREABC_0/un17_ZREGISTER_m7_m9_0/Y  COREABC_0/un17_ZREGISTER_m7_0/S  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNINAKH\[4\]/C  CORESPI_0/USPI/URF/int_raw_RNINAKH\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHJ361\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIHJ361\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIB06I\[1\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNIB06I\[1\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIA4PQ\[1\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIA4PQ\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6_0/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6_2/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_0/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_2/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIAQTV\[4\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIAQTV\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNI21NR1\[4\]/B  CoreUARTapb_0/CUARTOOII_RNI21NR1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a1\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/Y  CORESPI_0/USPI/URF/control1\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/Y  CORESPI_0/USPI/URF/control1\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/Y  CORESPI_0/USPI/URF/control1\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/Y  CORESPI_0/USPI/URF/control1\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/Y  CORESPI_0/USPI/URF/control1\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/Y  CORESPI_0/USPI/URF/control1\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/Y  CORESPI_0/USPI/URF/control1\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/Y  CORESPI_0/USPI/URF/control1\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_21/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_21/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/C  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO/B  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/A  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/B  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_s\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_s\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a2\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a2\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_neg_RNO_0\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_neg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_neg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_pos_RNO_0\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_pos_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_pos\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_both_RNO_0\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_both_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_both\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_neg_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_neg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_neg\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_pos_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_pos_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_pos\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_pos_RNO_0\[11\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_pos_RNO_0\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_pos\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_neg_RNO_0\[11\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_neg_RNO_0\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_neg\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_both_RNO_0\[11\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_both_RNO_0\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_both\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_both_RNO_0\[9\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_both_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_both\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_neg_RNO_0\[9\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_neg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_neg\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_pos_RNO_0\[9\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_pos_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_pos\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[1\]/CLK  COREABC_0/ACCUMULATOR\[1\]/Q  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0_RNIRRK01/C  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0_RNIRRK01/Y  COREABC_0/un1_ACCUMULATOR_m3_0/A  COREABC_0/un1_ACCUMULATOR_m3_0/Y  COREABC_0/un1_ACCUMULATOR_m7_s/B  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[1\]/CLK  COREABC_0/ACCUMULATOR\[1\]/Q  COREABC_0/ACCUMULATOR_RNI8TP2\[1\]/C  COREABC_0/ACCUMULATOR_RNI8TP2\[1\]/Y  COREABC_0/un1_ACCUMULATOR_m3_0/B  COREABC_0/un1_ACCUMULATOR_m3_0/Y  COREABC_0/un1_ACCUMULATOR_m7_s/B  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNI1RBK5\[5\]/B  CoreTimer_0/Count_RNI1RBK5\[5\]/Y  CoreTimer_0/Count_RNIVGM98\[19\]/B  CoreTimer_0/Count_RNIVGM98\[19\]/Y  CoreTimer_0/Count_RNO_0\[28\]/B  CoreTimer_0/Count_RNO_0\[28\]/Y  CoreTimer_0/Count_RNO\[28\]/A  CoreTimer_0/Count_RNO\[28\]/Y  CoreTimer_0/Count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIOl\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIAQTV\[4\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIAQTV\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNI21NR1\[4\]/B  CoreUARTapb_0/CUARTOOII_RNI21NR1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a1\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/iPRDATA\[4\]/CLK  CoreTimer_0/iPRDATA\[4\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_1\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_both_RNO_0\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_both_RNO_0\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_both\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIV21L\[12\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIV21L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI5TJ11\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI5TJ11\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[4\]/CLK  CORESPI_0/USPI/URF/int_raw\[4\]/Q  CORESPI_0/USPI/URF/int_raw_RNIT193\[4\]/A  CORESPI_0/USPI/URF/int_raw_RNIT193\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNICTAO\[4\]/B  CORESPI_0/USPI/URF/int_raw_RNICTAO\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB1U01\[4\]/B  CORESPI_0/USPI/URF/int_raw_RNIB1U01\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata15_0_a2_0/C  CORESPI_0/USPI/URF/rdata15_0_a2_0/Y  CORESPI_0/USPI/URF/rdata15_0_a2/A  CORESPI_0/USPI/URF/rdata15_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNIRRNE_0\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIRRNE_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[10\]/CLK  CoreTimer_0/Count\[10\]/Q  CoreTimer_0/Count_RNIVMQ61\[10\]/B  CoreTimer_0/Count_RNIVMQ61\[10\]/Y  CoreTimer_0/Count_RNI2DHL3\[10\]/A  CoreTimer_0/Count_RNI2DHL3\[10\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/A  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/A  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[2\]/CLK  COREABC_0/ACCUMULATOR\[2\]/Q  COREABC_0/un1_ACCUMULATOR_m7_m8_0_o4/A  COREABC_0/un1_ACCUMULATOR_m7_m8_0_o4/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_0/A  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_0/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0/C  COREABC_0/un1_ACCUMULATOR_m7_m8_0/Y  COREABC_0/un1_ACCUMULATOR_m10/B  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13_0/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13_2/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNO_0\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNO_0\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNO_0\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNO_0\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNO_0\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNO_0\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_pos_RNO_0\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_pos_RNO_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_pos\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_both_RNO_0\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_both_RNO_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_both\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_neg_RNO_0\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_neg_RNO_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_neg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_both_RNO_0\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_both_RNO_0\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_both\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_neg_RNO_0\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_neg_RNO_0\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_neg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_pos_RNO_0\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_pos_RNO_0\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_pos\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIC1HU\[5\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIC1HU\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNII30A1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNII30A1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_1/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a3/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control110_0_a2_0/A  CORESPI_0/USPI/URF/control110_0_a2_0/Y  CORESPI_0/USPI/URF/first_frame_m_1/B  CORESPI_0/USPI/URF/first_frame_m_1/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/A  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_15/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_15/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[2\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[26\]/CLK  CoreTimer_0/Count\[26\]/Q  CoreTimer_0/Count_RNI60V51\[29\]/A  CoreTimer_0/Count_RNI60V51\[29\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/B  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/CLKB  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/DOUTB2  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/Q  CoreUARTapb_0/CUARTOOII_RNID5FL1\[2\]/S  CoreUARTapb_0/CUARTOOII_RNID5FL1\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_28/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_28/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/B  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/A  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/A  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_2_0/A  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_2_0/Y  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_2/B  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_2/Y  COREABC_0/un17_ZREGISTER_m7_m9_0/A  COREABC_0/un17_ZREGISTER_m7_m9_0/Y  COREABC_0/un17_ZREGISTER_m7_0/S  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[4\]/CLK  CORESPI_0/USPI/URF/control1\[4\]/Q  CORESPI_0/USPI/URF/control1_RNISHCA\[4\]/A  CORESPI_0/USPI/URF/control1_RNISHCA\[4\]/Y  CORESPI_0/USPI/URF/control1_RNIQT3G\[4\]/A  CORESPI_0/USPI/URF/control1_RNIQT3G\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIUJT91\[4\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIUJT91\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIRI3B\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIRI3B\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIGTG61\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIGTG61\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNI3JS3\[5\]/B  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNI7FH4\[6\]/B  CoreTimer_0/PreScale_RNI7FH4\[6\]/Y  CoreTimer_0/CountPulse_RNO_1/A  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIT6R41\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIT6R41\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_1_0/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNIRT7K2\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIRT7K2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[3\]/CLK  CoreTimer_0/PreScale\[3\]/Q  CoreTimer_0/PreScale_RNIUTI2\[3\]/A  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNI3JS3\[5\]/B  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNI7FH4\[6\]/B  CoreTimer_0/PreScale_RNI7FH4\[6\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/B  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/PreScale_RNIIAR5\[8\]/B  CoreTimer_0/PreScale_RNIIAR5\[8\]/Y  CoreTimer_0/PreScale_RNO_0\[9\]/A  CoreTimer_0/PreScale_RNO_0\[9\]/Y  CoreTimer_0/PreScale_RNO\[9\]/A  CoreTimer_0/PreScale_RNO\[9\]/Y  CoreTimer_0/PreScale\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/RDATA_8.un33_PRDATA_o_6_0_a2_0_a2_0_0/B  CoreGPIO_0/RDATA_8.un33_PRDATA_o_6_0_a2_0_a2_0_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNIGIPH1\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNIGIPH1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_16_3/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_16_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/m30_m3_0_a2_1/C  CoreTimer_0/m30_m3_0_a2_1/Y  CoreTimer_0/m30_m1_e_0/B  CoreTimer_0/m30_m1_e_0/Y  CoreTimer_0/m30_m1_e/A  CoreTimer_0/m30_m1_e/Y  CoreTimer_0/m30_m2_e/A  CoreTimer_0/m30_m2_e/Y  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/B  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/Y  CoreTimer_0/Count_RNO_5\[7\]/B  CoreTimer_0/Count_RNO_5\[7\]/Y  CoreTimer_0/Count_RNO_3\[7\]/B  CoreTimer_0/Count_RNO_3\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/B  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNI3JS3\[5\]/B  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNI7FH4\[6\]/B  CoreTimer_0/PreScale_RNI7FH4\[6\]/Y  CoreTimer_0/PreScale_RNO_0\[7\]/B  CoreTimer_0/PreScale_RNO_0\[7\]/Y  CoreTimer_0/PreScale_RNO\[7\]/B  CoreTimer_0/PreScale_RNO\[7\]/Y  CoreTimer_0/PreScale\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_8/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_8/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIGQOB\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIGQOB\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIH9GH\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIH9GH\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD1  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_2_0/B  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_2_0/Y  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_2/B  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_2/Y  COREABC_0/un17_ZREGISTER_m7_m9_0/A  COREABC_0/un17_ZREGISTER_m7_m9_0/Y  COREABC_0/un17_ZREGISTER_m7_0/S  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIGQOB\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIGQOB\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIH9GH\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIH9GH\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[2\]/CLK  COREABC_0/UROM.INSTR_DATA\[2\]/Q  COREABC_0/un1_ACCUMULATOR_m7_m5_e/C  COREABC_0/un1_ACCUMULATOR_m7_m5_e/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_0/C  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_0/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0/C  COREABC_0/un1_ACCUMULATOR_m7_m8_0/Y  COREABC_0/un1_ACCUMULATOR_m10/B  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/A  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/A  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNINLHO\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNINLHO\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIGTG61\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIGTG61\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIEUTV\[6\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIEUTV\[6\]/Y  CoreUARTapb_0/CUARTOOII_RNI87NR1\[6\]/B  CoreUARTapb_0/CUARTOOII_RNI87NR1\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreGPIO_0/RDATA_8.un33_PRDATA_o_0_a4_1/B  CoreGPIO_0/RDATA_8.un33_PRDATA_o_0_a4_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIKV3M\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIKV3M\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIKRI11\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIKRI11\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_1_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI7R4K\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI7R4K\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI2FL51\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI2FL51\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD1  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[1\]/Y  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[1\]/A  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[2\]/S  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/A  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/Y  CORESPI_0/USPI/URXF/counter_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNI1RBK5\[5\]/B  CoreTimer_0/Count_RNI1RBK5\[5\]/Y  CoreTimer_0/Count_RNIIHQT5\[18\]/A  CoreTimer_0/Count_RNIIHQT5\[18\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNO_0\[20\]/A  CoreTimer_0/Count_RNO_0\[20\]/Y  CoreTimer_0/Count_RNO\[20\]/A  CoreTimer_0/Count_RNO\[20\]/Y  CoreTimer_0/Count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[1\]/CLK  COREABC_0/ACCUMULATOR\[1\]/Q  COREABC_0/un1_ACCUMULATOR_m7_m8_0_o4/B  COREABC_0/un1_ACCUMULATOR_m7_m8_0_o4/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4/A  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0/A  COREABC_0/un1_ACCUMULATOR_m7_m8_0/Y  COREABC_0/un1_ACCUMULATOR_m10/B  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIH9GH\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIH9GH\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQL46\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIQL46\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un17_ZREGISTER_m4tt_m2/A  COREABC_0/un17_ZREGISTER_m4tt_m2/Y  COREABC_0/un17_ZREGISTER_m4tt_m3/B  COREABC_0/un17_ZREGISTER_m4tt_m3/Y  COREABC_0/un17_ZREGISTER_m4_m3/B  COREABC_0/un17_ZREGISTER_m4_m3/Y  COREABC_0/un17_ZREGISTER_m7_0/B  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_0/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/C  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_23/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_23/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[2\]/CLK  CORESPI_0/USPI/URF/control2\[2\]/Q  CORESPI_0/USPI/URF/control2_RNIRIFB\[2\]/A  CORESPI_0/USPI/URF/control2_RNIRIFB\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIPU6H\[2\]/B  CORESPI_0/USPI/URF/control2_RNIPU6H\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIQH0B1\[1\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIQH0B1\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNILNHK\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNILNHK\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIC1HU\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIC1HU\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNII30A1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNII30A1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[0\]/CLK  COREABC_0/ACCUMULATOR\[0\]/Q  COREABC_0/un17_ZREGISTER_m4tt_m2/B  COREABC_0/un17_ZREGISTER_m4tt_m2/Y  COREABC_0/un17_ZREGISTER_m4tt_m3/B  COREABC_0/un17_ZREGISTER_m4tt_m3/Y  COREABC_0/un17_ZREGISTER_m4_m3/B  COREABC_0/un17_ZREGISTER_m4_m3/Y  COREABC_0/un17_ZREGISTER_m7_0/B  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[29\]/CLK  CoreTimer_0/Count\[29\]/Q  CoreTimer_0/Count_RNI60V51\[29\]/B  CoreTimer_0/Count_RNI60V51\[29\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/B  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].gpin3\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].gpin3\[4\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI5J0H\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI5J0H\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI80721\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI80721\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD7  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[7\]/Y  COREABC_0/d_m2/B  COREABC_0/d_m2/Y  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/B  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/C  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreTimer_0/Count_RNO_3\[0\]/B  CoreTimer_0/Count_RNO_3\[0\]/Y  CoreTimer_0/Count_RNO_2\[0\]/A  CoreTimer_0/Count_RNO_2\[0\]/Y  CoreTimer_0/Count_RNO_1\[0\]/A  CoreTimer_0/Count_RNO_1\[0\]/Y  CoreTimer_0/Count_RNO_0\[0\]/A  CoreTimer_0/Count_RNO_0\[0\]/Y  CoreTimer_0/Count_RNO\[0\]/A  CoreTimer_0/Count_RNO\[0\]/Y  CoreTimer_0/Count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIGTG61\[3\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIGTG61\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI0KOT1\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNIHJHK\[3\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNIHJHK\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI4PGU\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI4PGU\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CORESPI_0/USPI/UCON/un1_PADDR/A  CORESPI_0/USPI/UCON/un1_PADDR/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/C  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[3\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIO098\[5\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIO098\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIEVHG\[4\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIEVHG\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNILG37\[3\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNILG37\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI4PGU\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI4PGU\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[14\]/CLK  CoreTimer_0/Count\[14\]/Q  CoreTimer_0/Count_RNIQFQ51\[17\]/B  CoreTimer_0/Count_RNIQFQ51\[17\]/Y  CoreTimer_0/Count_RNI2DHL3\[10\]/B  CoreTimer_0/Count_RNI2DHL3\[10\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/A  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/A  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNID5GH\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNID5GH\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIS28U2\[8\]/B  CoreTimer_0/Count_RNIS28U2\[8\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/B  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/A  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/Count_RNO_1\[14\]/A  CoreTimer_0/Count_RNO_1\[14\]/Y  CoreTimer_0/Count_RNO_0\[14\]/B  CoreTimer_0/Count_RNO_0\[14\]/Y  CoreTimer_0/Count_RNO\[14\]/A  CoreTimer_0/Count_RNO\[14\]/Y  CoreTimer_0/Count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/C  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[4\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CORESPI_0/USPI/URF/prdata_1_i_o2/B  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/C  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIA4PQ\[1\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNIA4PQ\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/B  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[3\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/B  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNI0DMF9\[30\]/A  CoreTimer_0/Count_RNI0DMF9\[30\]/Y  CoreTimer_0/Count_RNIC07P9\[31\]/A  CoreTimer_0/Count_RNIC07P9\[31\]/Y  CoreTimer_0/Count_RNI4MU7D\[31\]/B  CoreTimer_0/Count_RNI4MU7D\[31\]/Y  CoreTimer_0/PreScale_RNO\[2\]/C  CoreTimer_0/PreScale_RNO\[2\]/Y  CoreTimer_0/PreScale\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNI1RBK5\[5\]/B  CoreTimer_0/Count_RNI1RBK5\[5\]/Y  CoreTimer_0/Count_RNIVGM98\[19\]/B  CoreTimer_0/Count_RNIVGM98\[19\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[4\]/CLK  CORESPI_0/USPI/URF/control1\[4\]/Q  CORESPI_0/USPI/URF/control1_RNIMPPA\[4\]/B  CORESPI_0/USPI/URF/control1_RNIMPPA\[4\]/Y  CORESPI_0/USPI/URF/control1_RNIL6HG\[4\]/A  CORESPI_0/USPI/URF/control1_RNIL6HG\[4\]/Y  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/A  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[4\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[4\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNI65FB\[4\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI65FB\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI482K\[4\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI482K\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIUJT91\[4\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIUJT91\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[2\]/CLK  COREABC_0/UROM.INSTR_DATA\[2\]/Q  COREABC_0/UROM.UROM/ACCUM_IN\[2\]/A  COREABC_0/UROM.UROM/ACCUM_IN\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_1_1/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_1_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_1_3/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_1_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[1\]/CLK  COREABC_0/UROM.INSTR_DATA\[1\]/Q  COREABC_0/un1_ACCUMULATOR_m3_m3_0_a2/A  COREABC_0/un1_ACCUMULATOR_m3_m3_0_a2/Y  COREABC_0/un1_ACCUMULATOR_m3_0/S  COREABC_0/un1_ACCUMULATOR_m3_0/Y  COREABC_0/un1_ACCUMULATOR_m7_s/B  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO5H61\[5\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO5H61\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[15\].APB_8.GPOUT_reg\[15\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[15\].APB_8.GPOUT_reg\[15\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_0/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_2/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_15/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI8TGU\[4\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI8TGU\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIEVV91\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIEVV91\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/int_raw_RNIQL46\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNIQL46\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[2\]/CLK  CORESPI_0/USPI/URF/int_raw\[2\]/Q  CORESPI_0/USPI/URF/int_raw_RNIRM46\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIRM46\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNI6ST01\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNI6ST01\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNINPHK\[6\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNINPHK\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIG5HU\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIG5HU\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIM70A1\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIM70A1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIPK37\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIPK37\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIC1HU\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIC1HU\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNII30A1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNII30A1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[2\]/CLK  COREABC_0/ZREGISTER\[2\]/Q  COREABC_0/un17_ZREGISTER_m7_m9_0_x2_0/B  COREABC_0/un17_ZREGISTER_m7_m9_0_x2_0/Y  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_1/C  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_1/Y  COREABC_0/un17_ZREGISTER_m7_m9_0/B  COREABC_0/un17_ZREGISTER_m7_m9_0/Y  COREABC_0/un17_ZREGISTER_m7_0/S  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8LG61\[1\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8LG61\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIRM37\[6\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIRM37\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIG5HU\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIG5HU\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIM70A1\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIM70A1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIDFHK\[1\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIDFHK\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNISGGU\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNISGGU\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIHC37\[1\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIHC37\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNISGGU\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNISGGU\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CORESPI_0/USPI/UCON/rx_m1_e_0_1/C  CORESPI_0/USPI/UCON/rx_m1_e_0_1/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/B  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/B  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control1_RNINQ3G\[1\]/C  CORESPI_0/USPI/URF/control1_RNINQ3G\[1\]/Y  CORESPI_0/USPI/URF/control1_RNIEM702\[1\]/A  CORESPI_0/USPI/URF/control1_RNIEM702\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_18/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_18/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[3\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/C  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_20/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_20/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[4\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/C  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreTimer_0/m30_m3_0_a2_1/B  CoreTimer_0/m30_m3_0_a2_1/Y  CoreTimer_0/m30_m1_e_0/B  CoreTimer_0/m30_m1_e_0/Y  CoreTimer_0/m30_m1_e/A  CoreTimer_0/m30_m1_e/Y  CoreTimer_0/m30_m2_e/A  CoreTimer_0/m30_m2_e/Y  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/B  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/Y  CoreTimer_0/Count_RNO_5\[7\]/B  CoreTimer_0/Count_RNO_5\[7\]/Y  CoreTimer_0/Count_RNO_3\[7\]/B  CoreTimer_0/Count_RNO_3\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/B  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIO098\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIO098\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIEVHG\[4\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIEVHG\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[3\]/CLK  CORESPI_0/USPI/URF/control2\[3\]/Q  CORESPI_0/USPI/URF/control2_RNIQHFB\[3\]/A  CORESPI_0/USPI/URF/control2_RNIQHFB\[3\]/Y  CORESPI_0/USPI/URF/control2_RNIQDUM\[3\]/A  CORESPI_0/USPI/URF/control2_RNIQDUM\[3\]/Y  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/C  CORESPI_0/USPI/URF/control1_RNIE17D1\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[0\]/CLK  COREABC_0/UROM.INSTR_ADDR\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_0\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_0\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIKV3M\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIKV3M\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIKRI11\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIKRI11\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[2\]/CLK  COREABC_0/ACCUMULATOR\[2\]/Q  COREABC_0/un17_ZREGISTER_m7_m9_0_x2_0/A  COREABC_0/un17_ZREGISTER_m7_m9_0_x2_0/Y  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_1/C  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_1/Y  COREABC_0/un17_ZREGISTER_m7_m9_0/B  COREABC_0/un17_ZREGISTER_m7_m9_0/Y  COREABC_0/un17_ZREGISTER_m7_0/S  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/C  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[2\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/A  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[3\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIAV5I\[0\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIAV5I\[0\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIARKT\[0\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNIARKT\[0\]/Y  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/B  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/C  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/B  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNI0DMF9\[30\]/A  CoreTimer_0/Count_RNI0DMF9\[30\]/Y  CoreTimer_0/Count_RNO_2\[0\]/B  CoreTimer_0/Count_RNO_2\[0\]/Y  CoreTimer_0/Count_RNO_1\[0\]/A  CoreTimer_0/Count_RNO_1\[0\]/Y  CoreTimer_0/Count_RNO_0\[0\]/A  CoreTimer_0/Count_RNO_0\[0\]/Y  CoreTimer_0/Count_RNO\[0\]/A  CoreTimer_0/Count_RNO\[0\]/Y  CoreTimer_0/Count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNILNHK\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNILNHK\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIC1HU\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIC1HU\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNII30A1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNII30A1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[1\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[1\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNI32FB\[1\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI32FB\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI152K\[1\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI152K\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIQH0B1\[1\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIQH0B1\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2_0/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIPK37\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIPK37\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIC1HU\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIC1HU\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNII30A1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNII30A1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNISQOJ2\[7\]/C  CoreTimer_0/Count_RNISQOJ2\[7\]/Y  CoreTimer_0/Count_RNO_6\[7\]/B  CoreTimer_0/Count_RNO_6\[7\]/Y  CoreTimer_0/Count_RNO_4\[7\]/A  CoreTimer_0/Count_RNO_4\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/S  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIPK46\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNIPK46\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHG8M\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNIHG8M\[0\]/Y  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/A  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/C  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[17\]/CLK  CoreTimer_0/Count\[17\]/Q  CoreTimer_0/Count_RNIQFQ51\[17\]/C  CoreTimer_0/Count_RNIQFQ51\[17\]/Y  CoreTimer_0/Count_RNI2DHL3\[10\]/B  CoreTimer_0/Count_RNI2DHL3\[10\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/A  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/A  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[0\]/B  CoreAPB3_0/iPSELS_0_a2_0\[0\]/Y  CoreTimer_0/CtrlReg_RNIHIGE1\[2\]/B  CoreTimer_0/CtrlReg_RNIHIGE1\[2\]/Y  CoreTimer_0/CtrlReg_RNIE33P2\[2\]/A  CoreTimer_0/CtrlReg_RNIE33P2\[2\]/Y  CoreTimer_0/CtrlReg_RNIG7UI3\[2\]/A  CoreTimer_0/CtrlReg_RNIG7UI3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/A  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0/un17_ZREGISTER_m10/C  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/sticky_RNINDCA1\[1\]/C  CORESPI_0/USPI/URF/sticky_RNINDCA1\[1\]/Y  CORESPI_0/USPI/URF/control1_RNIEM702\[1\]/C  CORESPI_0/USPI/URF/control1_RNIEM702\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/UROM.UROM/ACCUM_IN\[5\]/A  COREABC_0/UROM.UROM/ACCUM_IN\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m3_0/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m3_0/Y  COREABC_0/un1_ACCUMULATOR_m16_s/A  COREABC_0/un1_ACCUMULATOR_m16_s/Y  COREABC_0/un1_ACCUMULATOR_m32_s/B  COREABC_0/un1_ACCUMULATOR_m32_s/Y  COREABC_0/un1_ACCUMULATOR_m32/S  COREABC_0/un1_ACCUMULATOR_m32/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/C  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/C  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_0/C  CORESPI_0/USPI/URF/control15_0_a2_0/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/B  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/C  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[1\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/sticky\[0\]/CLK  CORESPI_0/USPI/URF/sticky\[0\]/Q  CORESPI_0/USPI/URF/sticky_RNITLSG\[0\]/A  CORESPI_0/USPI/URF/sticky_RNITLSG\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNIPAP11\[1\]/A  CORESPI_0/USPI/URF/sticky_RNIPAP11\[1\]/Y  CORESPI_0/USPI/URF/sticky_RNINDCA1\[1\]/A  CORESPI_0/USPI/URF/sticky_RNINDCA1\[1\]/Y  CORESPI_0/USPI/URF/control1_RNIEM702\[1\]/C  CORESPI_0/USPI/URF/control1_RNIEM702\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/C  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_24/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_24/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[1\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/A  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIT6R41\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIT6R41\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIK9HU\[7\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIK9HU\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIQB0A1\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIQB0A1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_10\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIUJQ6\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIUJQ6\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIRHSQ\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIRHSQ\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNI1RBK5\[5\]/B  CoreTimer_0/Count_RNI1RBK5\[5\]/Y  CoreTimer_0/Count_RNIVGM98\[19\]/B  CoreTimer_0/Count_RNIVGM98\[19\]/Y  CoreTimer_0/Count_RNO_0\[26\]/A  CoreTimer_0/Count_RNO_0\[26\]/Y  CoreTimer_0/Count_RNO\[26\]/A  CoreTimer_0/Count_RNO\[26\]/Y  CoreTimer_0/Count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreTimer_0/m30_m3_0_a2_1/A  CoreTimer_0/m30_m3_0_a2_1/Y  CoreTimer_0/m30_m1_e_0/B  CoreTimer_0/m30_m1_e_0/Y  CoreTimer_0/m30_m1_e/A  CoreTimer_0/m30_m1_e/Y  CoreTimer_0/m30_m2_e/A  CoreTimer_0/m30_m2_e/Y  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/B  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/Y  CoreTimer_0/Count_RNO_5\[7\]/B  CoreTimer_0/Count_RNO_5\[7\]/Y  CoreTimer_0/Count_RNO_3\[7\]/B  CoreTimer_0/Count_RNO_3\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/B  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3\[1\]/A  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3\[1\]/Y  CoreInterrupt_0/iPRDATA_RNO\[2\]/C  CoreInterrupt_0/iPRDATA_RNO\[2\]/Y  CoreInterrupt_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNISOOE\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNISOOE\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNITUBN\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNITUBN\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[4\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[4\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNIF46I\[4\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNIF46I\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNICTAO\[4\]/A  CORESPI_0/USPI/URF/int_raw_RNICTAO\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB1U01\[4\]/B  CORESPI_0/USPI/URF/int_raw_RNIB1U01\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIQ8VG3\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/B  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_s\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_s\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m1_e/A  CoreTimer_0/m1_e/Y  CoreTimer_0/m104_i_o2/A  CoreTimer_0/m104_i_o2/Y  CoreTimer_0/m106_0_a2_0/B  CoreTimer_0/m106_0_a2_0/Y  CoreTimer_0/m107_0_a6/A  CoreTimer_0/m107_0_a6/Y  CoreTimer_0/Load\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m1_e/A  CoreTimer_0/m1_e/Y  CoreTimer_0/m104_i_o2/A  CoreTimer_0/m104_i_o2/Y  CoreTimer_0/m106_0_a2_0/B  CoreTimer_0/m106_0_a2_0/Y  CoreTimer_0/m107_0_a6/A  CoreTimer_0/m107_0_a6/Y  CoreTimer_0/LoadEnReg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control1_RNINCCA\[3\]/A  CORESPI_0/USPI/URF/control1_RNINCCA\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHG8M\[0\]/C  CORESPI_0/USPI/URF/int_raw_RNIHG8M\[0\]/Y  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/A  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/C  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/A  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI370A3/A  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNIPRHK\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNIPRHK\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIK9HU\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIK9HU\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIQB0A1\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIQB0A1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNII3BO\[7\]/S  CORESPI_0/USPI/URF/int_raw_RNII3BO\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNIH7U01\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNIH7U01\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[6\]/Y  COREABC_0/d_m2_0/B  COREABC_0/d_m2_0/Y  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/B  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/C  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[3\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg132/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg132/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg132/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg132/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.GPOUT_reg\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg132/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg132/Y  CoreGPIO_0/xhdl1.GEN_BITS\[12\].APB_8.GPOUT_reg\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg132/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg132/Y  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg132/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg132/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.GPOUT_reg\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg132/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg132/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.GPOUT_reg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[2\]/CLK  COREABC_0/ZREGISTER\[2\]/Q  COREABC_0/un17_ZREGISTER_m7_m9_0_x2_0/B  COREABC_0/un17_ZREGISTER_m7_m9_0_x2_0/Y  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_2/A  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_2/Y  COREABC_0/un17_ZREGISTER_m7_m9_0/A  COREABC_0/un17_ZREGISTER_m7_m9_0/Y  COREABC_0/un17_ZREGISTER_m7_0/S  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_rxbusy_RNI335J1/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNI335J1/Y  CORESPI_0/USPI/URF/active_m/B  CORESPI_0/USPI/URF/active_m/Y  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreTimer_0/m104_i_o6/B  CoreTimer_0/m104_i_o6/Y  CoreTimer_0/PrdataNext_1_0_iv_0_i_o6\[4\]/A  CoreTimer_0/PrdataNext_1_0_iv_0_i_o6\[4\]/Y  CoreTimer_0/iPRDATA_RNO\[4\]/B  CoreTimer_0/iPRDATA_RNO\[4\]/Y  CoreTimer_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_m4tt_m2/S  COREABC_0/un17_ZREGISTER_m4tt_m2/Y  COREABC_0/un17_ZREGISTER_m4tt_m3/B  COREABC_0/un17_ZREGISTER_m4tt_m3/Y  COREABC_0/un17_ZREGISTER_m4_m3/B  COREABC_0/un17_ZREGISTER_m4_m3/Y  COREABC_0/un17_ZREGISTER_m7_0/B  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m22/C  COREABC_0/un17_ZREGISTER_m22/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[4\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[4\]/Y  COREABC_0/ZREGISTER\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNI3FRB\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNI3FRB\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNI3TIH\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNI3TIH\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNI8CJK/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNI8CJK/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/B  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNI0DMF9\[30\]/A  CoreTimer_0/Count_RNI0DMF9\[30\]/Y  CoreTimer_0/Count_RNO_5\[7\]/A  CoreTimer_0/Count_RNO_5\[7\]/Y  CoreTimer_0/Count_RNO_3\[7\]/B  CoreTimer_0/Count_RNO_3\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/B  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIO2PB\[7\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIO2PB\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIRSKE\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIRSKE\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI2FL51\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI2FL51\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/PrdataNextEn_0/B  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3\[1\]/A  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3\[1\]/Y  CoreInterrupt_0/iPRDATA_RNO\[1\]/B  CoreInterrupt_0/iPRDATA_RNO\[1\]/Y  CoreInterrupt_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD0  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNIHJHK\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNIHJHK\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI4PGU\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI4PGU\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI6MTV\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI6MTV\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNID5FL1\[2\]/B  CoreUARTapb_0/CUARTOOII_RNID5FL1\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNISOOE\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNISOOE\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNITUBN\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNITUBN\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg\[13\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg\[13\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_0/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_2/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_4/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11_4/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_11/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un17_ZREGISTER_m7_m9_0_0/B  COREABC_0/un17_ZREGISTER_m7_m9_0_0/Y  COREABC_0/un17_ZREGISTER_m7_m9_0/C  COREABC_0/un17_ZREGISTER_m7_m9_0/Y  COREABC_0/un17_ZREGISTER_m7_0/S  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIRPHO\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIRPHO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO5H61\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO5H61\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[3\]/CLK  COREABC_0/ACCUMULATOR\[3\]/Q  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/B  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0/un17_ZREGISTER_m10/C  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6_2/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_2/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreInterrupt_0/iPRDATA\[4\]/CLK  CoreInterrupt_0/iPRDATA\[4\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_1\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIOl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI6MTV\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI6MTV\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNID5FL1\[2\]/B  CoreUARTapb_0/CUARTOOII_RNID5FL1\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0_PWDATA_M_RNIN4A5\[5\]/A  COREABC_0_PWDATA_M_RNIN4A5\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0_PWDATA_M_RNIN4A5\[5\]/A  COREABC_0_PWDATA_M_RNIN4A5\[5\]/Y  CoreUARTapb_0/CUARTl0OI\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI2ITV\[0\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI2ITV\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNI7VEL1\[0\]/B  CoreUARTapb_0/CUARTOOII_RNI7VEL1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[5\]/CLK  CoreTimer_0/Count\[5\]/Q  CoreTimer_0/Count_RNI8NVJ\[30\]/B  CoreTimer_0/Count_RNI8NVJ\[30\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/A  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/A  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIV21L\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIV21L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI5TJ11\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI5TJ11\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0_PWDATA_M_RNIN4A5\[5\]/A  COREABC_0_PWDATA_M_RNIN4A5\[5\]/Y  CORESPI_0/USPI/URF/control1\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0_PWDATA_M_RNIN4A5\[5\]/A  COREABC_0_PWDATA_M_RNIN4A5\[5\]/Y  CoreTimer_0/Load\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0_PWDATA_M_RNIN4A5\[5\]/A  COREABC_0_PWDATA_M_RNIN4A5\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26/Y  CoreGPIO_0/xhdl1.GEN_BITS\[1\].APB_8.GPOUT_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26/Y  CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_8.GPOUT_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIFA37\[0\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIFA37\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIOCGU\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIOCGU\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIUEV91\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIUEV91\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/control1_RNINQ3G\[1\]/B  CORESPI_0/USPI/URF/control1_RNINQ3G\[1\]/Y  CORESPI_0/USPI/URF/control1_RNIEM702\[1\]/A  CORESPI_0/USPI/URF/control1_RNIEM702\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m1_e/A  CoreTimer_0/m1_e/Y  CoreTimer_0/m104_i_o2/A  CoreTimer_0/m104_i_o2/Y  CoreTimer_0/m104_i_o6/A  CoreTimer_0/m104_i_o6/Y  CoreTimer_0/iPRDATA_RNO\[2\]/C  CoreTimer_0/iPRDATA_RNO\[2\]/Y  CoreTimer_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m1_e/A  CoreTimer_0/m1_e/Y  CoreTimer_0/m104_i_o2/A  CoreTimer_0/m104_i_o2/Y  CoreTimer_0/m104_i_o6/A  CoreTimer_0/m104_i_o6/Y  CoreTimer_0/iPRDATA_RNO\[1\]/C  CoreTimer_0/iPRDATA_RNO\[1\]/Y  CoreTimer_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m1_e/A  CoreTimer_0/m1_e/Y  CoreTimer_0/m104_i_o2/A  CoreTimer_0/m104_i_o2/Y  CoreTimer_0/m104_i_o6/A  CoreTimer_0/m104_i_o6/Y  CoreTimer_0/iPRDATA_RNO\[3\]/C  CoreTimer_0/iPRDATA_RNO\[3\]/Y  CoreTimer_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIBDHK\[0\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIBDHK\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIOCGU\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIOCGU\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIUEV91\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIUEV91\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreTimer_0/Count_RNI4MU7D\[31\]/C  CoreTimer_0/Count_RNI4MU7D\[31\]/Y  CoreTimer_0/PreScale_RNO\[2\]/C  CoreTimer_0/PreScale_RNO\[2\]/Y  CoreTimer_0/PreScale\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_s\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_s\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a0_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a0_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[0\]/CLK  COREABC_0/ACCUMULATOR\[0\]/Q  COREABC_0/un1_ACCUMULATOR_m1_m6/A  COREABC_0/un1_ACCUMULATOR_m1_m6/Y  COREABC_0/un1_ACCUMULATOR_m10_d/B  COREABC_0/un1_ACCUMULATOR_m10_d/Y  COREABC_0/un1_ACCUMULATOR_m10/A  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[4\]/CLK  COREABC_0/UROM.INSTR_DATA\[4\]/Q  COREABC_0/UROM.UROM/ACCUM_IN\[4\]/A  COREABC_0/UROM.UROM/ACCUM_IN\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIVIKU\[0\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIVIKU\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CORESPI_0/USPI/URF/first_frame_m_1/A  CORESPI_0/USPI/URF/first_frame_m_1/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/A  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_0/C  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_0/Y  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_1/C  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_1/Y  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/C  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/B  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR2ST\[0\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR2ST\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CORESPI_0/USPI/URF/first_frame_m_1/A  CORESPI_0/USPI/URF/first_frame_m_1/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/A  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/CLKB  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/DOUTB0  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNIPRHK\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNIPRHK\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIK9HU\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIK9HU\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIQB0A1\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIQB0A1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNITO37\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNITO37\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIK9HU\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIK9HU\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIQB0A1\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIQB0A1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNITO37\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNITO37\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIK9HU\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIK9HU\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIQB0A1\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIQB0A1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreTimer_0/CtrlReg_RNIE33P2\[2\]/C  CoreTimer_0/CtrlReg_RNIE33P2\[2\]/Y  CoreTimer_0/CtrlReg_RNIG7UI3\[2\]/A  CoreTimer_0/CtrlReg_RNIG7UI3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/A  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[1\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNISTLA4/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNISTLA4/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_1/A  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_1/Y  COREABC_0/un17_ZREGISTER_m7_m9_0/B  COREABC_0/un17_ZREGISTER_m7_m9_0/Y  COREABC_0/un17_ZREGISTER_m7_0/S  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/A  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[12\].APB_8.GPOUT_reg\[12\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[12\].APB_8.GPOUT_reg\[12\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_3_0/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_3_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIV21L\[12\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIV21L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI5TJ11\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI5TJ11\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIV21L\[12\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIV21L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI5TJ11\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI5TJ11\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIV21L\[12\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIV21L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI5TJ11\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI5TJ11\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIV21L\[12\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIV21L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI5TJ11\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI5TJ11\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg\[4\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIM9QB\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIM9QB\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg_RNIDK0F2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNICSTV\[5\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNICSTV\[5\]/Y  CoreUARTapb_0/CUARTOOII_RNI54NR1\[5\]/B  CoreUARTapb_0/CUARTOOII_RNI54NR1\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTOOII\[4\]/CLK  CoreUARTapb_0/CUARTOOII\[4\]/Q  CoreUARTapb_0/CUARTOOII_RNI21NR1\[4\]/A  CoreUARTapb_0/CUARTOOII_RNI21NR1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a1\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/CLKB  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/DOUTB1  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0/un17_ZREGISTER_m32/C  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_s\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_s\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[2\]/CLK  COREABC_0/ACCUMULATOR\[2\]/Q  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_1/B  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_1/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0/B  COREABC_0/un1_ACCUMULATOR_m7_m8_0/Y  COREABC_0/un1_ACCUMULATOR_m10/B  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0_PWDATA_M_RNIN4A5\[5\]/A  COREABC_0_PWDATA_M_RNIN4A5\[5\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/DINA1  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreTimer_0/Count_RNO_1\[0\]/C  CoreTimer_0/Count_RNO_1\[0\]/Y  CoreTimer_0/Count_RNO_0\[0\]/A  CoreTimer_0/Count_RNO_0\[0\]/Y  CoreTimer_0/Count_RNO\[0\]/A  CoreTimer_0/Count_RNO\[0\]/Y  CoreTimer_0/Count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreTimer_0/Count_RNO_3\[7\]/A  CoreTimer_0/Count_RNO_3\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/B  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_s\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_s\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a0_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a0_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/C  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[6\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[6\]/Y  COREABC_0/UROM.INSTR_CMD_RNIDLMQ2\[2\]/B  COREABC_0/UROM.INSTR_CMD_RNIDLMQ2\[2\]/Y  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/C  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/C  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_0_0/A  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_0_0/Y  COREABC_0/un17_ZREGISTER_m7_m9_0_0/A  COREABC_0/un17_ZREGISTER_m7_m9_0_0/Y  COREABC_0/un17_ZREGISTER_m7_m9_0/C  COREABC_0/un17_ZREGISTER_m7_m9_0/Y  COREABC_0/un17_ZREGISTER_m7_0/S  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/xhdl_m2_0_a2/B  COREABC_0/UROM.UROM/xhdl_m2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_un1_ACCUMULATOR_v\[6\]/B  COREABC_0/un1_ACCUMULATOR_un1_ACCUMULATOR_v\[6\]/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/A  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI0EH61\[7\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI0EH61\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4E0I1\[7\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4E0I1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a0_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a0_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/CONFIG_m1_e_0/B  CoreGPIO_0/CONFIG_m1_e_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a3_0\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a3_0\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0/un17_ZREGISTER_m28_0/B  COREABC_0/un17_ZREGISTER_m28_0/Y  COREABC_0/un17_ZREGISTER_m28/C  COREABC_0/un17_ZREGISTER_m28/Y  COREABC_0/UROM.UROM/ZREGISTER_18\[1\]/B  COREABC_0/UROM.UROM/ZREGISTER_18\[1\]/Y  COREABC_0/ZREGISTER\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m1_e/A  CoreTimer_0/m1_e/Y  CoreTimer_0/m104_i_o2/A  CoreTimer_0/m104_i_o2/Y  CoreTimer_0/m106_0_a2_0/B  CoreTimer_0/m106_0_a2_0/Y  CoreTimer_0/m106_0_a6/A  CoreTimer_0/m106_0_a6/Y  CoreTimer_0/TimerPre\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m1_e/A  CoreTimer_0/m1_e/Y  CoreTimer_0/m104_i_o2/A  CoreTimer_0/m104_i_o2/Y  CoreTimer_0/m106_0_a2_0/B  CoreTimer_0/m106_0_a2_0/Y  CoreTimer_0/m106_0_a6/A  CoreTimer_0/m106_0_a6/Y  CoreTimer_0/TimerPre\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m1_e/A  CoreTimer_0/m1_e/Y  CoreTimer_0/m104_i_o2/A  CoreTimer_0/m104_i_o2/Y  CoreTimer_0/m106_0_a2_0/B  CoreTimer_0/m106_0_a2_0/Y  CoreTimer_0/m106_0_a6/A  CoreTimer_0/m106_0_a6/Y  CoreTimer_0/TimerPre\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m1_e/A  CoreTimer_0/m1_e/Y  CoreTimer_0/m104_i_o2/A  CoreTimer_0/m104_i_o2/Y  CoreTimer_0/m106_0_a2_0/B  CoreTimer_0/m106_0_a2_0/Y  CoreTimer_0/m106_0_a6/A  CoreTimer_0/m106_0_a6/Y  CoreTimer_0/TimerPre\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin3\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin3\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIGL2B\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIGL2B\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIC9021\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIC9021\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNI1RBK5\[5\]/B  CoreTimer_0/Count_RNI1RBK5\[5\]/Y  CoreTimer_0/Count_RNILQ569\[20\]/A  CoreTimer_0/Count_RNILQ569\[20\]/Y  CoreTimer_0/Count_RNO_0\[30\]/B  CoreTimer_0/Count_RNO_0\[30\]/Y  CoreTimer_0/Count_RNO\[30\]/A  CoreTimer_0/Count_RNO\[30\]/Y  CoreTimer_0/Count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTOOII_RNI87NR1\[6\]/S  CoreUARTapb_0/CUARTOOII_RNI87NR1\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/A  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/CLKB  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/DOUTB3  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[20\].APB_8.GPOUT_reg\[20\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[20\].APB_8.GPOUT_reg\[20\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_9_0/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_9_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a3/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_3\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNIHJHK\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNIHJHK\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI4PGU\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI4PGU\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[2\]/CLK  COREABC_0/ACCUMULATOR\[2\]/Q  COREABC_0/un1_ACCUMULATOR_m6_m2/C  COREABC_0/un1_ACCUMULATOR_m6_m2/Y  COREABC_0/un1_ACCUMULATOR_m7_s/A  COREABC_0/un1_ACCUMULATOR_m7_s/Y  COREABC_0/un1_ACCUMULATOR_m10_s/B  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIEVHG\[4\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIEVHG\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNILG37\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNILG37\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI4PGU\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI4PGU\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_16_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_16_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_16_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_16_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/A  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/CLKB  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/DOUTB2  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNI3JS3\[5\]/B  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNI7FH4\[6\]/B  CoreTimer_0/PreScale_RNI7FH4\[6\]/Y  CoreTimer_0/PreScale_RNO\[6\]/A  CoreTimer_0/PreScale_RNO\[6\]/Y  CoreTimer_0/PreScale\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNILG37\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNILG37\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI4PGU\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI4PGU\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3BST\[4\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3BST\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  COREABC_0_PENABLE_M_RNID8M23/B  COREABC_0_PENABLE_M_RNID8M23/Y  COREABC_0_PENABLE_M_RNICL975/B  COREABC_0_PENABLE_M_RNICL975/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7_1\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7_1\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI7RKU\[4\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI7RKU\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  COREABC_0_PENABLE_M_RNID8M23/B  COREABC_0_PENABLE_M_RNID8M23/Y  COREABC_0_PENABLE_M_RNICL975/B  COREABC_0_PENABLE_M_RNICL975/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[1\]/CLK  COREABC_0/ACCUMULATOR\[1\]/Q  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_1/A  COREABC_0/un1_ACCUMULATOR_m7_m8_0_a4_1/Y  COREABC_0/un1_ACCUMULATOR_m7_m8_0/B  COREABC_0/un1_ACCUMULATOR_m7_m8_0/Y  COREABC_0/un1_ACCUMULATOR_m10/B  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/A  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[1\].APB_8.GPOUT_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[9\].APB_8.GPOUT_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[17\].APB_8.GPOUT_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[18\].APB_8.GPOUT_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIVM3B\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIVM3B\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO5H61\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO5H61\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URF/sticky_RNO\[1\]/C  CORESPI_0/USPI/URF/sticky_RNO\[1\]/Y  CORESPI_0/USPI/URF/sticky\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[4\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIVM3B\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIVM3B\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO5H61\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO5H61\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI5TJ11\[10\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI5TJ11\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIRPHO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIRPHO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO5H61\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO5H61\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS50I1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  CORESPI_0/USPI/URF/control1\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.GPOUT_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  CoreTimer_0/CtrlReg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  CoreTimer_0/Load\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  CoreUARTapb_0/CUARTl0OI\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  CoreUARTapb_0/genblk1.CUARTI1OI\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg123_0_a5_0_a2/A  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg123_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg229_0_a5_0_a2/A  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg229_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg17_0_a5_0_a2/A  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg17_0_a5_0_a2/Y  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/URF/sticky_RNO\[0\]/A  CORESPI_0/USPI/URF/sticky_RNO\[0\]/Y  CORESPI_0/USPI/URF/sticky\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[7\]/CLK  CORESPI_0/USPI/URF/int_raw\[7\]/Q  CORESPI_0/USPI/URF/int_raw_RNI0593\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNI0593\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNII3BO\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNII3BO\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNIH7U01\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNIH7U01\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CORESPI_0/USPI/URF/control1\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CoreTimer_0/CtrlReg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CoreTimer_0/Load\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CoreUARTapb_0/CUARTl0OI\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIKUOB\[5\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIKUOB\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIPM3Q\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIPM3Q\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a0_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a0_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a0_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a0_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI8OTV\[3\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI8OTV\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNIG8FL1\[3\]/B  CoreUARTapb_0/CUARTOOII_RNIG8FL1\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URF/rx_fifo_empty_m_0/B  CORESPI_0/USPI/URF/rx_fifo_empty_m_0/Y  CORESPI_0/USPI/URF/control1_RNIL2BA1\[2\]/A  CORESPI_0/USPI/URF/control1_RNIL2BA1\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_1_3/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_1_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o_6_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o_6_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg_RNIGSF42\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg_RNIGSF42\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/C  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_21/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/C  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO/B  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/Y  COREABC_0/un1_ACCUMULATOR_un1_ACCUMULATOR_v\[6\]/A  COREABC_0/un1_ACCUMULATOR_un1_ACCUMULATOR_v\[6\]/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/A  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI4PGU\[3\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI4PGU\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI5S023\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[7\]/Y  COREABC_0/d_m2/B  COREABC_0/d_m2/Y  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/B  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/C  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIG3MN3\[19\]/C  CoreTimer_0/Count_RNIG3MN3\[19\]/Y  CoreTimer_0/Count_RNIIG7D7\[19\]/A  CoreTimer_0/Count_RNIIG7D7\[19\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/A  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNO_1\[26\]/A  CoreTimer_0/Count_RNO_1\[26\]/Y  CoreTimer_0/Count_RNO_0\[26\]/B  CoreTimer_0/Count_RNO_0\[26\]/Y  CoreTimer_0/Count_RNO\[26\]/A  CoreTimer_0/Count_RNO\[26\]/Y  CoreTimer_0/Count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CoreTimer_0/CtrlReg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CoreTimer_0/Load\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CoreUARTapb_0/CUARTl0OI\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CoreUARTapb_0/genblk1.CUARTI1OI\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_19/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_19/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNI1RBK5\[5\]/B  CoreTimer_0/Count_RNI1RBK5\[5\]/Y  CoreTimer_0/Count_RNILQ569\[20\]/A  CoreTimer_0/Count_RNILQ569\[20\]/Y  CoreTimer_0/Count_RNO_0\[29\]/C  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNI1RBK5\[5\]/B  CoreTimer_0/Count_RNI1RBK5\[5\]/Y  CoreTimer_0/Count_RNIIHQT5\[18\]/A  CoreTimer_0/Count_RNIIHQT5\[18\]/Y  CoreTimer_0/Count_RNO_0\[19\]/A  CoreTimer_0/Count_RNO_0\[19\]/Y  CoreTimer_0/Count_RNO\[19\]/A  CoreTimer_0/Count_RNO\[19\]/Y  CoreTimer_0/Count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5_s\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5_s\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0_PWDATA_M_RNIO5A5\[6\]/A  COREABC_0_PWDATA_M_RNIO5A5\[6\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0_PWDATA_M_RNIO5A5\[6\]/A  COREABC_0_PWDATA_M_RNIO5A5\[6\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[14\].APB_8.GPOUT_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0_PWDATA_M_RNIO5A5\[6\]/A  COREABC_0_PWDATA_M_RNIO5A5\[6\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[22\].APB_8.GPOUT_reg\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[1\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI5J0H\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI5J0H\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI80721\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI80721\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[7\]/CLK  CORESPI_0/USPI/URF/control2\[7\]/Q  CORESPI_0/USPI/URF/int_raw_RNITB19\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNITB19\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNISOOE\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNISOOE\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNITUBN\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNITUBN\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTR_44/S  COREABC_0/UROM.UROM/STKPTR_44/Y  COREABC_0/UROM.UROM/STKPTR_n3/C  COREABC_0/UROM.UROM/STKPTR_n3/Y  COREABC_0/STKPTR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTR_40/S  COREABC_0/UROM.UROM/STKPTR_40/Y  COREABC_0/UROM.UROM/STKPTR_n1/C  COREABC_0/UROM.UROM/STKPTR_n1/Y  COREABC_0/STKPTR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTR_50/S  COREABC_0/UROM.UROM/STKPTR_50/Y  COREABC_0/UROM.UROM/STKPTR_n6/C  COREABC_0/UROM.UROM/STKPTR_n6/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTR_48/S  COREABC_0/UROM.UROM/STKPTR_48/Y  COREABC_0/UROM.UROM/STKPTR_n5/C  COREABC_0/UROM.UROM/STKPTR_n5/Y  COREABC_0/STKPTR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTR_46/S  COREABC_0/UROM.UROM/STKPTR_46/Y  COREABC_0/UROM.UROM/STKPTR_n4/C  COREABC_0/UROM.UROM/STKPTR_n4/Y  COREABC_0/STKPTR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTR_42/S  COREABC_0/UROM.UROM/STKPTR_42/Y  COREABC_0/UROM.UROM/STKPTR_n2/C  COREABC_0/UROM.UROM/STKPTR_n2/Y  COREABC_0/STKPTR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTR_52/S  COREABC_0/UROM.UROM/STKPTR_52/Y  COREABC_0/UROM.UROM/STKPTR_n7/C  COREABC_0/UROM.UROM/STKPTR_n7/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/Y  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3_1/B  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3_1/Y  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3/A  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_2\[0\]/B  CoreInterrupt_0/iPRDATA_RNO_2\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/B  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/C  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[1\]/CLK  COREABC_0/ACCUMULATOR\[1\]/Q  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/B  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/un17_ZREGISTER_m4_m3/A  COREABC_0/un17_ZREGISTER_m4_m3/Y  COREABC_0/un17_ZREGISTER_m7_0/B  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[5\]/CLK  CoreTimer_0/Count\[5\]/Q  CoreTimer_0/Count_RNIVDQU1\[5\]/B  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNI1RBK5\[5\]/B  CoreTimer_0/Count_RNI1RBK5\[5\]/Y  CoreTimer_0/Count_RNIIHQT5\[18\]/A  CoreTimer_0/Count_RNIIHQT5\[18\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNIPA8Q6\[21\]/B  CoreTimer_0/Count_RNIPA8Q6\[21\]/Y  CoreTimer_0/Count_RNO_0\[23\]/A  CoreTimer_0/Count_RNO_0\[23\]/Y  CoreTimer_0/Count_RNO\[23\]/A  CoreTimer_0/Count_RNO\[23\]/Y  CoreTimer_0/Count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[2\]/CLK  COREABC_0/ACCUMULATOR\[2\]/Q  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/B  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/C  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/A  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0_PWDATA_M_RNIO5A5\[6\]/A  COREABC_0_PWDATA_M_RNIO5A5\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0_PWDATA_M_RNIO5A5\[6\]/A  COREABC_0_PWDATA_M_RNIO5A5\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0_PWDATA_M_RNIO5A5\[6\]/A  COREABC_0_PWDATA_M_RNIO5A5\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0_PWDATA_M_RNIO5A5\[6\]/A  COREABC_0_PWDATA_M_RNIO5A5\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0_PWDATA_M_RNIO5A5\[6\]/A  COREABC_0_PWDATA_M_RNIO5A5\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0_PWDATA_M_RNIO5A5\[6\]/A  COREABC_0_PWDATA_M_RNIO5A5\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0_PWDATA_M_RNIO5A5\[6\]/A  COREABC_0_PWDATA_M_RNIO5A5\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0_PWDATA_M_RNIO5A5\[6\]/A  COREABC_0_PWDATA_M_RNIO5A5\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0_PWDATA_M_RNIO5A5\[6\]/A  COREABC_0_PWDATA_M_RNIO5A5\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0_PWDATA_M_RNIO5A5\[6\]/A  COREABC_0_PWDATA_M_RNIO5A5\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0_PWDATA_M_RNIO5A5\[6\]/A  COREABC_0_PWDATA_M_RNIO5A5\[6\]/Y  CORESPI_0/USPI/URF/control1\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0_PWDATA_M_RNIO5A5\[6\]/A  COREABC_0_PWDATA_M_RNIO5A5\[6\]/Y  CoreTimer_0/Load\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0_PWDATA_M_RNIO5A5\[6\]/A  COREABC_0_PWDATA_M_RNIO5A5\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0_PWDATA_M_RNIO5A5\[6\]/A  COREABC_0_PWDATA_M_RNIO5A5\[6\]/Y  CoreUARTapb_0/CUARTl0OI\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI4KTV\[1\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI4KTV\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNIA2FL1\[1\]/B  CoreUARTapb_0/CUARTOOII_RNIA2FL1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIG5HU\[6\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIG5HU\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIM70A1\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIM70A1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/C  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_28/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/B  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7_1\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7_1\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNISGGU\[1\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNISGGU\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreTimer_0/m30_m1_e_0/A  CoreTimer_0/m30_m1_e_0/Y  CoreTimer_0/m30_m1_e/A  CoreTimer_0/m30_m1_e/Y  CoreTimer_0/m30_m2_e/A  CoreTimer_0/m30_m2_e/Y  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/B  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/Y  CoreTimer_0/Count_RNO_5\[7\]/B  CoreTimer_0/Count_RNO_5\[7\]/Y  CoreTimer_0/Count_RNO_3\[7\]/B  CoreTimer_0/Count_RNO_3\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/B  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI5TJ11\[10\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI5TJ11\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0_PWDATA_M_RNIL2A5\[3\]/A  COREABC_0_PWDATA_M_RNIL2A5\[3\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[3\].APB_8.GPOUT_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0_PWDATA_M_RNIL2A5\[3\]/A  COREABC_0_PWDATA_M_RNIL2A5\[3\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[19\].APB_8.GPOUT_reg\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD_0\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD_0\[0\]/Q  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_2/C  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_2/Y  COREABC_0/un17_ZREGISTER_m7_m9_0/A  COREABC_0/un17_ZREGISTER_m7_m9_0/Y  COREABC_0/un17_ZREGISTER_m7_0/S  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ISR/CLK  COREABC_0/ISR/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEG/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEG/Y  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_1/A  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_1/Y  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/C  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/B  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIEVHG\[4\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIEVHG\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0_PWDATA_M_RNIL2A5\[3\]/A  COREABC_0_PWDATA_M_RNIL2A5\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0_PWDATA_M_RNIL2A5\[3\]/A  COREABC_0_PWDATA_M_RNIL2A5\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0_PWDATA_M_RNIL2A5\[3\]/A  COREABC_0_PWDATA_M_RNIL2A5\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0_PWDATA_M_RNIL2A5\[3\]/A  COREABC_0_PWDATA_M_RNIL2A5\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0_PWDATA_M_RNIL2A5\[3\]/A  COREABC_0_PWDATA_M_RNIL2A5\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0_PWDATA_M_RNIL2A5\[3\]/A  COREABC_0_PWDATA_M_RNIL2A5\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0_PWDATA_M_RNIL2A5\[3\]/A  COREABC_0_PWDATA_M_RNIL2A5\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0_PWDATA_M_RNIL2A5\[3\]/A  COREABC_0_PWDATA_M_RNIL2A5\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0_PWDATA_M_RNIL2A5\[3\]/A  COREABC_0_PWDATA_M_RNIL2A5\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0_PWDATA_M_RNIL2A5\[3\]/A  COREABC_0_PWDATA_M_RNIL2A5\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0_PWDATA_M_RNIL2A5\[3\]/A  COREABC_0_PWDATA_M_RNIL2A5\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.GPOUT_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0_PWDATA_M_RNIL2A5\[3\]/A  COREABC_0_PWDATA_M_RNIL2A5\[3\]/Y  CORESPI_0/USPI/URF/control1\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0_PWDATA_M_RNIL2A5\[3\]/A  COREABC_0_PWDATA_M_RNIL2A5\[3\]/Y  CoreTimer_0/Load\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0_PWDATA_M_RNIL2A5\[3\]/A  COREABC_0_PWDATA_M_RNIL2A5\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0_PWDATA_M_RNIL2A5\[3\]/A  COREABC_0_PWDATA_M_RNIL2A5\[3\]/Y  CoreUARTapb_0/CUARTl0OI\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.GPOUT_reg_RNIVHUA\[15\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.GPOUT_reg_RNIVHUA\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIBBHI1/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIBBHI1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[7\]/CLK  CORESPI_0/USPI/URF/int_raw\[7\]/Q  CORESPI_0/USPI/URF/int_raw_RNITB19\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNITB19\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNISOOE\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNISOOE\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNITUBN\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNITUBN\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNINPHK\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNINPHK\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIG5HU\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIG5HU\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIM70A1\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIM70A1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNINPHK\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNINPHK\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIG5HU\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIG5HU\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIM70A1\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIM70A1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIRM37\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIRM37\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIG5HU\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIG5HU\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIM70A1\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIM70A1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/A  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/C  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIM0PB\[6\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIM0PB\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIAKOB\[0\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIAKOB\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIFC3Q\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIFC3Q\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_10/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_10/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_28/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_28/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/B  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/A  COREABC_0_PWDATA_M_RNIJ0A5\[1\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/DINA1  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/A  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/C  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNISQOJ2\[7\]/C  CoreTimer_0/Count_RNISQOJ2\[7\]/Y  CoreTimer_0/Count_RNO_2\[7\]/A  CoreTimer_0/Count_RNO_2\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/A  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_23/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_23/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[2\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/A  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/B  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0_PWDATA_M_RNIK1A5\[2\]/A  COREABC_0_PWDATA_M_RNIK1A5\[2\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/DINA2  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_s\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_s\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a0_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a0_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0_PWDATA_M_RNIM3A5\[4\]/A  COREABC_0_PWDATA_M_RNIM3A5\[4\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0_PWDATA_M_RNIM3A5\[4\]/A  COREABC_0_PWDATA_M_RNIM3A5\[4\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[12\].APB_8.GPOUT_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_13/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_13/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/DINA0  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4HG61\[0\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4HG61\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8HVH1\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8HVH1\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/C  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_17/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_17/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/B  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/full_out/CLK  CORESPI_0/USPI/URXF/full_out/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/B  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0_PWDATA_M_RNIM3A5\[4\]/A  COREABC_0_PWDATA_M_RNIM3A5\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0_PWDATA_M_RNIM3A5\[4\]/A  COREABC_0_PWDATA_M_RNIM3A5\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0_PWDATA_M_RNIM3A5\[4\]/A  COREABC_0_PWDATA_M_RNIM3A5\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0_PWDATA_M_RNIM3A5\[4\]/A  COREABC_0_PWDATA_M_RNIM3A5\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0_PWDATA_M_RNIM3A5\[4\]/A  COREABC_0_PWDATA_M_RNIM3A5\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0_PWDATA_M_RNIM3A5\[4\]/A  COREABC_0_PWDATA_M_RNIM3A5\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0_PWDATA_M_RNIM3A5\[4\]/A  COREABC_0_PWDATA_M_RNIM3A5\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0_PWDATA_M_RNIM3A5\[4\]/A  COREABC_0_PWDATA_M_RNIM3A5\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0_PWDATA_M_RNIM3A5\[4\]/A  COREABC_0_PWDATA_M_RNIM3A5\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.GPOUT_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0_PWDATA_M_RNIM3A5\[4\]/A  COREABC_0_PWDATA_M_RNIM3A5\[4\]/Y  CORESPI_0/USPI/URF/control1\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0_PWDATA_M_RNIM3A5\[4\]/A  COREABC_0_PWDATA_M_RNIM3A5\[4\]/Y  CoreTimer_0/Load\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0_PWDATA_M_RNIM3A5\[4\]/A  COREABC_0_PWDATA_M_RNIM3A5\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0_PWDATA_M_RNIM3A5\[4\]/A  COREABC_0_PWDATA_M_RNIM3A5\[4\]/Y  CoreUARTapb_0/CUARTl0OI\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_1_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_1_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_s\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_s\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a1_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg\[15\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg\[15\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNIDOKD\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNIDOKD\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNID6CJ\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNID6CJ\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIILCM/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIILCM/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIBBHI1/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIBBHI1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_both_RNO_1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_both_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_both_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_both_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_both\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_pos_RNO_1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_pos_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_pos_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_pos_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_pos\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_neg_RNO_1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_neg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_neg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_neg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_neg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_rxbusy/CLK  CORESPI_0/USPI/UCC/mtx_rxbusy/Q  CORESPI_0/USPI/UCC/mtx_rxbusy_RNIGDN01/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNIGDN01/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNI335J1/C  CORESPI_0/USPI/UCC/mtx_rxbusy_RNI335J1/Y  CORESPI_0/USPI/URF/active_m/B  CORESPI_0/USPI/URF/active_m/Y  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/C  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[7\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[7\]/Y  COREABC_0/UROM.INSTR_CMD_RNIEMMQ2\[2\]/B  COREABC_0/UROM.INSTR_CMD_RNIEMMQ2\[2\]/Y  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/C  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/C  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTR_n3/A  COREABC_0/UROM.UROM/STKPTR_n3/Y  COREABC_0/STKPTR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTR_n1/A  COREABC_0/UROM.UROM/STKPTR_n1/Y  COREABC_0/STKPTR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTR_n7/A  COREABC_0/UROM.UROM/STKPTR_n7/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTR_n6/A  COREABC_0/UROM.UROM/STKPTR_n6/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTR_n5/A  COREABC_0/UROM.UROM/STKPTR_n5/Y  COREABC_0/STKPTR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTR_n4/A  COREABC_0/UROM.UROM/STKPTR_n4/Y  COREABC_0/STKPTR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTR_n2/A  COREABC_0/UROM.UROM/STKPTR_n2/Y  COREABC_0/STKPTR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/A  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/C  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/A  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/C  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3_1/C  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3_1/Y  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3/A  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_2\[0\]/B  CoreInterrupt_0/iPRDATA_RNO_2\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/B  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/C  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIO7LA\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIO7LA\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIKV3M\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIKV3M\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIKRI11\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIKRI11\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[1\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNICMOB\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNICMOB\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNID5GH\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNID5GH\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIG0UV\[7\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIG0UV\[7\]/Y  CoreUARTapb_0/CUARTOOII_RNIBANR1\[7\]/B  CoreUARTapb_0/CUARTOOII_RNIBANR1\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[1\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNICMOB\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNICMOB\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNID5GH\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNID5GH\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[0\]/CLK  COREABC_0/ZREGISTER\[0\]/Q  COREABC_0/un17_ZREGISTER_m4tt_m3/A  COREABC_0/un17_ZREGISTER_m4tt_m3/Y  COREABC_0/un17_ZREGISTER_m4_m3/B  COREABC_0/un17_ZREGISTER_m4_m3/Y  COREABC_0/un17_ZREGISTER_m7_0/B  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_m4tt_m2/S  COREABC_0/un17_ZREGISTER_m4tt_m2/Y  COREABC_0/un17_ZREGISTER_m4tt_m3/B  COREABC_0/un17_ZREGISTER_m4tt_m3/Y  COREABC_0/un17_ZREGISTER_m4_m3/B  COREABC_0/un17_ZREGISTER_m4_m3/Y  COREABC_0/un17_ZREGISTER_m7_0/B  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m24_0/B  COREABC_0/un17_ZREGISTER_m24_0/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[3\]/A  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[3\]/Y  COREABC_0/ZREGISTER\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNISQOJ2\[7\]/C  CoreTimer_0/Count_RNISQOJ2\[7\]/Y  CoreTimer_0/Count_RNO_3\[7\]/C  CoreTimer_0/Count_RNO_3\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/B  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/A  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/B  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[1\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIJHHO\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIJHHO\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8LG61\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8LG61\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIRT7K2\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIRT7K2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/sticky\[1\]/CLK  CORESPI_0/USPI/URF/sticky\[1\]/Q  CORESPI_0/USPI/URF/sticky_RNIPAP11\[1\]/B  CORESPI_0/USPI/URF/sticky_RNIPAP11\[1\]/Y  CORESPI_0/USPI/URF/sticky_RNINDCA1\[1\]/A  CORESPI_0/USPI/URF/sticky_RNINDCA1\[1\]/Y  CORESPI_0/USPI/URF/control1_RNIEM702\[1\]/C  CORESPI_0/USPI/URF/control1_RNIEM702\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[2\]/CLK  COREABC_0/UROM.INSTR_DATA\[2\]/Q  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/C  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/A  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[1\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIJHHO\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIJHHO\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8LG61\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8LG61\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[1\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNINE3B\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNINE3B\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8LG61\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8LG61\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[5\]/CLK  CoreTimer_0/Count\[5\]/Q  CoreTimer_0/Count_RNI8NVJ\[30\]/B  CoreTimer_0/Count_RNI8NVJ\[30\]/Y  CoreTimer_0/Count_RNISMP54\[30\]/A  CoreTimer_0/Count_RNISMP54\[30\]/Y  CoreTimer_0/Count_RNI0DMF9\[30\]/B  CoreTimer_0/Count_RNI0DMF9\[30\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/A  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[1\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNINE3B\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNINE3B\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8LG61\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8LG61\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIK7OT1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg\[10\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg\[10\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg_RNIL31G\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg_RNIL31G\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg_RNIF7711\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg_RNIF7711\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNINOIT4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0_PWDATA_M_RNIO5A5\[6\]/A  COREABC_0_PWDATA_M_RNIO5A5\[6\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/DINA2  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].gpin3\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].gpin3\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNIKURQ\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNIKURQ\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNIGIPH1\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNIGIPH1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI7R4K\[7\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI7R4K\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI2FL51\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI2FL51\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/B  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0/un17_ZREGISTER_m32/C  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[4\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIJLHK\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIJLHK\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI8TGU\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI8TGU\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIEVV91\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIEVV91\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/C  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[0\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a2\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a2\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[4\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIJLHK\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIJLHK\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI8TGU\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI8TGU\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIEVV91\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIEVV91\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[4\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNINI37\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNINI37\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI8TGU\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI8TGU\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIEVV91\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIEVV91\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4E0I1\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4E0I1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_6/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_6/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_28/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_28/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/B  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[4\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNINI37\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNINI37\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI8TGU\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI8TGU\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIEVV91\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIEVV91\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5_s\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5_s\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS9H61\[6\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS9H61\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/A  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_3\[0\]/A  CoreInterrupt_0/iPRDATA_RNO_3\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/C  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/C  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreGPIO_0/xhdl1.GEN_m1_e/C  CoreGPIO_0/xhdl1.GEN_m1_e/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0_PWDATA_M_RNIL2A5\[3\]/A  COREABC_0_PWDATA_M_RNIL2A5\[3\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/DINA3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/DINA3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[4\]/CLK  COREABC_0/UROM.INSTR_DATA\[4\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_0/B  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_0/Y  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_1/C  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_1/Y  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/C  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/B  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/mtx_rxbusy_RNI335J1/A  CORESPI_0/USPI/UCC/mtx_rxbusy_RNI335J1/Y  CORESPI_0/USPI/URF/active_m/B  CORESPI_0/USPI/URF/active_m/Y  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIS28U2\[8\]/B  CoreTimer_0/Count_RNIS28U2\[8\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/B  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/A  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/Count_RNO_0\[13\]/A  CoreTimer_0/Count_RNO_0\[13\]/Y  CoreTimer_0/Count_RNO\[13\]/A  CoreTimer_0/Count_RNO\[13\]/Y  CoreTimer_0/Count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIRM37\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIRM37\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIG5HU\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIG5HU\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIM70A1\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIM70A1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_busy/CLK  CORESPI_0/USPI/UCC/mtx_busy/Q  CORESPI_0/USPI/UCC/mtx_rxbusy_RNIGDN01/A  CORESPI_0/USPI/UCC/mtx_rxbusy_RNIGDN01/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNI335J1/C  CORESPI_0/USPI/UCC/mtx_rxbusy_RNI335J1/Y  CORESPI_0/USPI/URF/active_m/B  CORESPI_0/USPI/URF/active_m/Y  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[4\]/CLK  COREABC_0/ZREGISTER\[4\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/B  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[4\]/CLK  COREABC_0/ZREGISTER\[4\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/B  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[4\]/CLK  COREABC_0/ZREGISTER\[4\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/B  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/B  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[2\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[2\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNIAM1L\[2\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNIAM1L\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNI6ST01\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNI6ST01\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[5\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[5\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[5\]/Y  CORESPI_0/USPI/URF/int_raw\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[3\]/CLK  COREABC_0/ACCUMULATOR\[3\]/Q  COREABC_0/un1_ACCUMULATOR_m24_0/C  COREABC_0/un1_ACCUMULATOR_m24_0/Y  COREABC_0/un1_ACCUMULATOR_m10_s/A  COREABC_0/un1_ACCUMULATOR_m10_s/Y  COREABC_0/un1_ACCUMULATOR_m10/S  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIRHSQ\[7\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIRHSQ\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[5\]/B  CoreAPB3_0/iPSELS_0_a2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIEUTV\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIEUTV\[6\]/Y  CoreUARTapb_0/CUARTOOII_RNI87NR1\[6\]/B  CoreUARTapb_0/CUARTOOII_RNI87NR1\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/B  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0/un17_ZREGISTER_m28_0/B  COREABC_0/un17_ZREGISTER_m28_0/Y  COREABC_0/un17_ZREGISTER_m28/C  COREABC_0/un17_ZREGISTER_m28/Y  COREABC_0/UROM.UROM/ZREGISTER_18\[1\]/B  COREABC_0/UROM.UROM/ZREGISTER_18\[1\]/Y  COREABC_0/ZREGISTER\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNI3JS3\[5\]/B  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNO_0\[6\]/B  CoreTimer_0/PreScale_RNO_0\[6\]/Y  CoreTimer_0/PreScale_RNO\[6\]/B  CoreTimer_0/PreScale_RNO\[6\]/Y  CoreTimer_0/PreScale\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[4\]/CLK  COREABC_0/ACCUMULATOR\[4\]/Q  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/B  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0/un17_ZREGISTER_m13/C  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0_PWDATA_M_RNIM3A5\[4\]/A  COREABC_0_PWDATA_M_RNIM3A5\[4\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/DINA0  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_8/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_8/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNITUBN\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNITUBN\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[4\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIISOB\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIISOB\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINK3Q\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINK3Q\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIOCGU\[0\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIOCGU\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIUEV91\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIUEV91\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_s\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_s\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_1/B  COREABC_0/un17_ZREGISTER_m7_m9_0_a5_1/Y  COREABC_0/un17_ZREGISTER_m7_m9_0/B  COREABC_0/un17_ZREGISTER_m7_m9_0/Y  COREABC_0/un17_ZREGISTER_m7_0/S  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[1\]/CLK  COREABC_0/UROM.INSTR_DATA\[1\]/Q  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/un17_ZREGISTER_m4_m3/A  COREABC_0/un17_ZREGISTER_m4_m3/Y  COREABC_0/un17_ZREGISTER_m7_0/B  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[4\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIISOB\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIISOB\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINK3Q\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINK3Q\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIC9BB4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[6\]/Y  COREABC_0/d_m2_0/B  COREABC_0/d_m2_0/Y  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/B  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/C  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[7\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[7\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNII76I\[7\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNII76I\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNII3BO\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNII3BO\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNIH7U01\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNIH7U01\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNIHSPP3\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTOOII\[2\]/CLK  CoreUARTapb_0/CUARTOOII\[2\]/Q  CoreUARTapb_0/CUARTOOII_RNID5FL1\[2\]/A  CoreUARTapb_0/CUARTOOII_RNID5FL1\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreInterrupt_0/PrdataNextEn_0/A  CoreInterrupt_0/PrdataNextEn_0/Y  CoreInterrupt_0/PrdataNextEn/A  CoreInterrupt_0/PrdataNextEn/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a2/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_3\[0\]/A  CoreInterrupt_0/iPRDATA_RNO_3\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/C  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/C  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIOl\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIEUTV\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIEUTV\[6\]/Y  CoreUARTapb_0/CUARTOOII_RNI87NR1\[6\]/B  CoreUARTapb_0/CUARTOOII_RNI87NR1\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_2_i_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m30_m1_e/B  CoreTimer_0/m30_m1_e/Y  CoreTimer_0/Count_RNO_1\[0\]/B  CoreTimer_0/Count_RNO_1\[0\]/Y  CoreTimer_0/Count_RNO_0\[0\]/A  CoreTimer_0/Count_RNO_0\[0\]/Y  CoreTimer_0/Count_RNO\[0\]/A  CoreTimer_0/Count_RNO\[0\]/Y  CoreTimer_0/Count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_6_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un6_PRDATA_o_6_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/iPRDATA\[2\]/CLK  CoreTimer_0/iPRDATA\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CORESPI_0/USPI/URF/control1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIRSKE\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIRSKE\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI2FL51\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI2FL51\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_0\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/Y  CORESPI_0/USPI/URF/int_raw\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[7\]/CLK  COREABC_0/ZREGISTER\[7\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_s\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_s\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_alldone_RNO/A  CORESPI_0/USPI/UCC/mtx_alldone_RNO/Y  CORESPI_0/USPI/UCC/mtx_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/Q  CoreUARTapb_0/CUARTOOII_RNI7VEL1\[0\]/S  CoreUARTapb_0/CUARTOOII_RNI7VEL1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_ssel_pos/CLK  CORESPI_0/USPI/UCC/spi_ssel_pos/Q  CORESPI_0/USPI/URF/control1_RNINA8H\[1\]/B  CORESPI_0/USPI/URF/control1_RNINA8H\[1\]/Y  CORESPI_0/USPI/URF/control1_RNIJO371\[1\]/A  CORESPI_0/USPI/URF/control1_RNIJO371\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIG92U1\[6\]/C  CORESPI_0/USPI/URF/control2_RNIG92U1\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0/un17_ZREGISTER_m28/A  COREABC_0/un17_ZREGISTER_m28/Y  COREABC_0/UROM.UROM/ZREGISTER_18\[1\]/B  COREABC_0/UROM.UROM/ZREGISTER_18\[1\]/Y  COREABC_0/ZREGISTER\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[4\]/CLK  CoreTimer_0/PreScale\[4\]/Q  CoreTimer_0/PreScale_RNI0O73\[4\]/A  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNI3JS3\[5\]/B  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNI7FH4\[6\]/B  CoreTimer_0/PreScale_RNI7FH4\[6\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/B  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/PreScale_RNIIAR5\[8\]/B  CoreTimer_0/PreScale_RNIIAR5\[8\]/Y  CoreTimer_0/PreScale_RNO_0\[9\]/A  CoreTimer_0/PreScale_RNO_0\[9\]/Y  CoreTimer_0/PreScale_RNO\[9\]/A  CoreTimer_0/PreScale_RNO\[9\]/Y  CoreTimer_0/PreScale\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTOOII_RNI54NR1\[5\]/S  CoreUARTapb_0/CUARTOOII_RNI54NR1\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[9\].APB_8.GPOUT_reg\[9\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[9\].APB_8.GPOUT_reg\[9\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6_0/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6_2/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_6/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[1\]/CLK  COREABC_0/UROM.INSTR_DATA\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[11\].APB_8.GPOUT_reg\[11\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[11\].APB_8.GPOUT_reg\[11\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_0/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_2/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_10/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[1\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[1\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_both_RNO_1\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_both_RNO_1\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_both_RNO\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_both_RNO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_both\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIS28U2\[8\]/B  CoreTimer_0/Count_RNIS28U2\[8\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/B  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNO_0\[12\]/A  CoreTimer_0/Count_RNO_0\[12\]/Y  CoreTimer_0/Count_RNO\[12\]/A  CoreTimer_0/Count_RNO\[12\]/Y  CoreTimer_0/Count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[1\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[1\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNIB06I\[1\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIB06I\[1\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIA4PQ\[1\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIA4PQ\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/writeEn/A  CoreInterrupt_0/writeEn/Y  CoreInterrupt_0/un1_fiqSoft11_1/A  CoreInterrupt_0/un1_fiqSoft11_1/Y  CoreInterrupt_0/irqEnable\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/writeEn/A  CoreInterrupt_0/writeEn/Y  CoreInterrupt_0/un1_fiqSoft11/A  CoreInterrupt_0/un1_fiqSoft11/Y  CoreInterrupt_0/irqSoft\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/writeEn/A  CoreInterrupt_0/writeEn/Y  CoreInterrupt_0/un1_fiqSoft11_1/A  CoreInterrupt_0/un1_fiqSoft11_1/Y  CoreInterrupt_0/irqEnable\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/writeEn/A  CoreInterrupt_0/writeEn/Y  CoreInterrupt_0/un1_fiqSoft11_1/A  CoreInterrupt_0/un1_fiqSoft11_1/Y  CoreInterrupt_0/irqEnable\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/writeEn/A  CoreInterrupt_0/writeEn/Y  CoreInterrupt_0/un1_fiqSoft11_1/A  CoreInterrupt_0/un1_fiqSoft11_1/Y  CoreInterrupt_0/irqEnable\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/writeEn/A  CoreInterrupt_0/writeEn/Y  CoreInterrupt_0/un1_fiqSoft11_1/A  CoreInterrupt_0/un1_fiqSoft11_1/Y  CoreInterrupt_0/irqEnable\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/writeEn/A  CoreInterrupt_0/writeEn/Y  CoreInterrupt_0/un1_fiqSoft11_1/A  CoreInterrupt_0/un1_fiqSoft11_1/Y  CoreInterrupt_0/irqEnable\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/writeEn/A  CoreInterrupt_0/writeEn/Y  CoreInterrupt_0/un1_fiqSoft11_1/A  CoreInterrupt_0/un1_fiqSoft11_1/Y  CoreInterrupt_0/irqEnable\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/writeEn/A  CoreInterrupt_0/writeEn/Y  CoreInterrupt_0/un1_fiqSoft11_1/A  CoreInterrupt_0/un1_fiqSoft11_1/Y  CoreInterrupt_0/irqEnable\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/writeEn/A  CoreInterrupt_0/writeEn/Y  CoreInterrupt_0/un1_fiqSoft11/A  CoreInterrupt_0/un1_fiqSoft11/Y  CoreInterrupt_0/irqSoft\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/writeEn/A  CoreInterrupt_0/writeEn/Y  CoreInterrupt_0/un1_fiqSoft11/A  CoreInterrupt_0/un1_fiqSoft11/Y  CoreInterrupt_0/irqSoft\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/writeEn/A  CoreInterrupt_0/writeEn/Y  CoreInterrupt_0/un1_fiqSoft11/A  CoreInterrupt_0/un1_fiqSoft11/Y  CoreInterrupt_0/irqSoft\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/writeEn/A  CoreInterrupt_0/writeEn/Y  CoreInterrupt_0/un1_fiqSoft11/A  CoreInterrupt_0/un1_fiqSoft11/Y  CoreInterrupt_0/irqSoft\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/writeEn/A  CoreInterrupt_0/writeEn/Y  CoreInterrupt_0/un1_fiqSoft11/A  CoreInterrupt_0/un1_fiqSoft11/Y  CoreInterrupt_0/irqSoft\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/writeEn/A  CoreInterrupt_0/writeEn/Y  CoreInterrupt_0/un1_fiqSoft11/A  CoreInterrupt_0/un1_fiqSoft11/Y  CoreInterrupt_0/irqSoft\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreInterrupt_0/writeEn/A  CoreInterrupt_0/writeEn/Y  CoreInterrupt_0/un1_fiqSoft11/A  CoreInterrupt_0/un1_fiqSoft11/Y  CoreInterrupt_0/irqSoft\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[2\]/CLK  COREABC_0/UROM.INSTR_DATA\[2\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_1/B  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_1/Y  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/C  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/B  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[19\].APB_8.GPOUT_reg\[19\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[19\].APB_8.GPOUT_reg\[19\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13_0/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13_2/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_13/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.GPOUT_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CORESPI_0/USPI/URF/control1\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CoreTimer_0/Load\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CoreUARTapb_0/CUARTl0OI\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg\[10\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[10\].APB_8.GPOUT_reg\[10\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a3/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[30\]/CLK  CoreTimer_0/Count\[30\]/Q  CoreTimer_0/Count_RNI8NVJ\[30\]/A  CoreTimer_0/Count_RNI8NVJ\[30\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/A  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI1P3B\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI1P3B\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS9H61\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS9H61\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI1P3B\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI1P3B\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS9H61\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS9H61\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_m16/C  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/Y  COREABC_0/UROM.INSTR_CMD_RNIDLMQ2\[2\]/C  COREABC_0/UROM.INSTR_CMD_RNIDLMQ2\[2\]/Y  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/C  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/C  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[31\]/CLK  CoreTimer_0/Count\[31\]/Q  CoreTimer_0/Count_RNI8AAF4\[31\]/B  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNITRHO\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNITRHO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS9H61\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS9H61\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIO2PB\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIO2PB\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIRSKE\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIRSKE\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI2FL51\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI2FL51\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_neg_RNO_1\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_neg_RNO_1\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_neg_RNO\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_neg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_neg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_both_RNO_1\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_both_RNO_1\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_both_RNO\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_both_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_both\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_pos_RNO_1\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_pos_RNO_1\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_pos_RNO\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_pos_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_pos\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/Q  CoreUARTapb_0/CUARTOOII_RNIG8FL1\[3\]/S  CoreUARTapb_0/CUARTOOII_RNIG8FL1\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/C  COREABC_0/UROM.UROM/ACCUM_NEXT_sn_m4/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[5\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0_RNICJJ31/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0_RNICJJ31/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0_RNIADUD3/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0_RNIADUD3/Y  CoreUARTapb_0/CUARTOOII\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l_2/C  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l_2/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/A  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[6\]/CLK  CORESPI_0/USPI/URF/control1\[6\]/Q  CORESPI_0/USPI/URF/control1_RNIVB8D\[6\]/A  CORESPI_0/USPI/URF/control1_RNIVB8D\[6\]/Y  CORESPI_0/USPI/URF/control1_RNIJO371\[1\]/B  CORESPI_0/USPI/URF/control1_RNIJO371\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIG92U1\[6\]/C  CORESPI_0/USPI/URF/control2_RNIG92U1\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIV6ST\[2\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIV6ST\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_neg_RNO_1\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_neg_RNO_1\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_neg_RNO\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_neg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_neg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both_RNO_1\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both_RNO_1\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both_RNO\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_pos_RNO_1\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_pos_RNO_1\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_pos_RNO\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_pos_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_pos\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_pos_RNO_1\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_pos_RNO_1\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_pos_RNO\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_pos_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_pos\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_neg_RNO_1\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_neg_RNO_1\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_neg_RNO\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_neg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_neg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_both_RNO_1\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_both_RNO_1\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_both_RNO\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_both_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_both\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI3NKU\[2\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI3NKU\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/un1_DOISR_0_sqmuxa/A  COREABC_0/UROM.UROM/un1_DOISR_0_sqmuxa/Y  COREABC_0/ISR/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_neg_RNO_1\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_neg_RNO_1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_neg_RNO\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_neg_RNO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_neg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_both_RNO_1\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_both_RNO_1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_both_RNO\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_both_RNO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_both\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_pos_RNO_1\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_pos_RNO_1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_pos_RNO\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_pos_RNO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_pos\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreUARTapb_0/m3/B  CoreUARTapb_0/m3/Y  CoreUARTapb_0/m15/C  CoreUARTapb_0/m15/Y  CoreUARTapb_0/CUARTO1OI\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l_2/C  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l_2/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/A  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNI1RBK5\[5\]/B  CoreTimer_0/Count_RNI1RBK5\[5\]/Y  CoreTimer_0/Count_RNO_0\[17\]/C  CoreTimer_0/Count_RNO_0\[17\]/Y  CoreTimer_0/Count_RNO\[17\]/A  CoreTimer_0/Count_RNO\[17\]/Y  CoreTimer_0/Count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[1\]/CLK  CORESPI_0/USPI/URF/int_raw\[1\]/Q  CORESPI_0/USPI/URF/int_raw_RNIQL46\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNIQL46\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIUBUB2\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIB4DT6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/m30_m3_0_a2_1/C  CoreTimer_0/m30_m3_0_a2_1/Y  CoreTimer_0/CtrlReg_RNIG7UI3\[2\]/B  CoreTimer_0/CtrlReg_RNIG7UI3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/A  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg26_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg132/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg132/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2_3/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2_3/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/Y  CORESPI_0/USPI/URF/int_raw\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreTimer_0/m106_0_a2_0/A  CoreTimer_0/m106_0_a2_0/Y  CoreTimer_0/m107_0_a6/A  CoreTimer_0/m107_0_a6/Y  CoreTimer_0/Load\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[2\]/CLK  COREABC_0/ZREGISTER\[2\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/B  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[2\]/CLK  COREABC_0/ZREGISTER\[2\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/B  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[2\]/CLK  COREABC_0/ZREGISTER\[2\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/B  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[2\]/CLK  COREABC_0/ZREGISTER\[2\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/B  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNI1RBK5\[5\]/B  CoreTimer_0/Count_RNI1RBK5\[5\]/Y  CoreTimer_0/Count_RNO_0\[18\]/A  CoreTimer_0/Count_RNO_0\[18\]/Y  CoreTimer_0/Count_RNO\[18\]/A  CoreTimer_0/Count_RNO\[18\]/Y  CoreTimer_0/Count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_neg_RNO_1\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_neg_RNO_1\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_neg_RNO\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_neg_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_neg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_pos_RNO_1\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_pos_RNO_1\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_pos_RNO\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_pos_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_pos\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_both_RNO_1\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_both_RNO_1\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_both_RNO\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_both_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_both\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/Q  CoreUARTapb_0/CUARTOOII_RNIA2FL1\[1\]/S  CoreUARTapb_0/CUARTOOII_RNIA2FL1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin3\[9\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin3\[9\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a4_0\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a4_0\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a4\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_4\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[24\].APB_8.GPOUT_reg_RNO\[24\]/C  CoreGPIO_1/xhdl1.GEN_BITS\[24\].APB_8.GPOUT_reg_RNO\[24\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[24\].APB_8.GPOUT_reg\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2_3/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2_3/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg\[4\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_0/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[0\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[0\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIHFHO\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIHFHO\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4HG61\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4HG61\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8HVH1\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8HVH1\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[1\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIGL2B\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIGL2B\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIC9021\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIC9021\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQI0U3\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[0\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[0\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIHFHO\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIHFHO\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4HG61\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4HG61\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8HVH1\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8HVH1\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[0\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[0\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNILC3B\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNILC3B\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4HG61\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4HG61\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8HVH1\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8HVH1\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIDPPD2\[1\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIDPPD2\[1\]/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[12\].APB_8.GPOUT_reg\[12\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[12\].APB_8.GPOUT_reg\[12\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1_0\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1_a1\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_2\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[0\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[0\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNILC3B\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNILC3B\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4HG61\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4HG61\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8HVH1\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8HVH1\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI3R3B\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI3R3B\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI0EH61\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI0EH61\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4E0I1\[7\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4E0I1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].gpin3\[11\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].gpin3\[11\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a3_0\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a3_0\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a3\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI3R3B\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI3R3B\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI0EH61\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI0EH61\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4E0I1\[7\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4E0I1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[7\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[7\]/Y  COREABC_0/d_m2/B  COREABC_0/d_m2/Y  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/B  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/C  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIVTHO\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIVTHO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI0EH61\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI0EH61\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4E0I1\[7\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4E0I1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/B  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0_PWDATA_M_RNIN4A5\[5\]/A  COREABC_0_PWDATA_M_RNIN4A5\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/B  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0_PWDATA_M_RNIN4A5\[5\]/A  COREABC_0_PWDATA_M_RNIN4A5\[5\]/Y  CORESPI_0/USPI/URF/CLK_DIV\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/B  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0_PWDATA_M_RNIN4A5\[5\]/A  COREABC_0_PWDATA_M_RNIN4A5\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/B  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0_PWDATA_M_RNIN4A5\[5\]/A  COREABC_0_PWDATA_M_RNIN4A5\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/B  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0_PWDATA_M_RNIN4A5\[5\]/A  COREABC_0_PWDATA_M_RNIN4A5\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/B  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0_PWDATA_M_RNIN4A5\[5\]/A  COREABC_0_PWDATA_M_RNIN4A5\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/B  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0_PWDATA_M_RNIN4A5\[5\]/A  COREABC_0_PWDATA_M_RNIN4A5\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/B  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0_PWDATA_M_RNIN4A5\[5\]/A  COREABC_0_PWDATA_M_RNIN4A5\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/B  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0_PWDATA_M_RNIN4A5\[5\]/A  COREABC_0_PWDATA_M_RNIN4A5\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/B  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0_PWDATA_M_RNIN4A5\[5\]/A  COREABC_0_PWDATA_M_RNIN4A5\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/B  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0_PWDATA_M_RNIN4A5\[5\]/A  COREABC_0_PWDATA_M_RNIN4A5\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIVTHO\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIVTHO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI0EH61\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI0EH61\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4E0I1\[7\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4E0I1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[2\]/CLK  COREABC_0/ACCUMULATOR\[2\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[2\]/B  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[4\]/CLK  COREABC_0/ACCUMULATOR\[4\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[4\]/B  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI19ST\[3\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI19ST\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/A  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI5PKU\[3\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI5PKU\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2_0\[2\]/B  CoreAPB3_0/iPSELS_0_a2_0\[2\]/Y  CORESPI_0/USPI/UTXF/full_out_RNI2QAT1/A  CORESPI_0/USPI/UTXF/full_out_RNI2QAT1/Y  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/B  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CORESPI_0/USPI/URF/first_frame_m_1/A  CORESPI_0/USPI/URF/first_frame_m_1/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/A  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[1\]/CLK  CORESPI_0/USPI/URXF/counter_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_5/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_5/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/A  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/iPRDATA\[6\]/CLK  CoreTimer_0/iPRDATA\[6\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[3\]/CLK  CORESPI_0/USPI/URF/control1\[3\]/Q  CORESPI_0/USPI/URF/control1_RNINCCA\[3\]/B  CORESPI_0/USPI/URF/control1_RNINCCA\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHG8M\[0\]/C  CORESPI_0/USPI/URF/int_raw_RNIHG8M\[0\]/Y  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/A  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/C  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STD_ACCUM_NEG/CLK  COREABC_0/STD_ACCUM_NEG/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEG/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEG/Y  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_1/A  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_1/Y  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/C  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/B  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ISR_ACCUM_NEG/CLK  COREABC_0/ISR_ACCUM_NEG/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEG/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEG/Y  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_1/A  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_1/Y  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/C  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/B  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/Y  CORESPI_0/USPI/URF/int_raw\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[0\]/CLK  CORESPI_0/USPI/URF/int_raw\[0\]/Q  CORESPI_0/USPI/URF/int_raw_RNIPK46\[0\]/B  CORESPI_0/USPI/URF/int_raw_RNIPK46\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNIHG8M\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNIHG8M\[0\]/Y  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/A  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/C  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ISR/CLK  COREABC_0/ISR/Q  COREABC_0/UROM.UROM/ACCUM_ZERO_1/S  COREABC_0/UROM.UROM/ACCUM_ZERO_1/Y  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/A  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/B  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[0\]/CLK  CORESPI_0/USPI/URXF/counter_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_1/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_1\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_1\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[6\]/CLK  CoreTimer_0/Count\[6\]/Q  CoreTimer_0/Count_RNIUDUK\[8\]/A  CoreTimer_0/Count_RNIUDUK\[8\]/Y  CoreTimer_0/Count_RNI96S81\[13\]/A  CoreTimer_0/Count_RNI96S81\[13\]/Y  CoreTimer_0/Count_RNI2DHL3\[10\]/C  CoreTimer_0/Count_RNI2DHL3\[10\]/Y  CoreTimer_0/Count_RNIIG7D7\[19\]/B  CoreTimer_0/Count_RNIIG7D7\[19\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/A  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNO_1\[26\]/A  CoreTimer_0/Count_RNO_1\[26\]/Y  CoreTimer_0/Count_RNO_0\[26\]/B  CoreTimer_0/Count_RNO_0\[26\]/Y  CoreTimer_0/Count_RNO\[26\]/A  CoreTimer_0/Count_RNO\[26\]/Y  CoreTimer_0/Count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2_0\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_1\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_1\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2_0\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_fiforead/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[4\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[4\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[4\]/Y  CORESPI_0/USPI/URF/int_raw\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTOOII_RNIBANR1\[7\]/S  CoreUARTapb_0/CUARTOOII_RNIBANR1\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIM0PB\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIM0PB\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNITRHO\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNITRHO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS9H61\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS9H61\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIO2PB\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIO2PB\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIRSKE\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIRSKE\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI2FL51\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI2FL51\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[6\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[6\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[6\]/Y  CORESPI_0/USPI/URF/int_raw\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_1\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_1\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_1\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_1\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[0\]/CLK  COREABC_0/ZREGISTER\[0\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_2/B  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_2/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/A  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[1\]/CLK  COREABC_0/ZREGISTER\[1\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/CountPulse_RNO_5/A  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1_0/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/S  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[1\].APB_8.GPOUT_reg\[1\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[1\].APB_8.GPOUT_reg\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_1_1/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_1_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_1_3/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_1_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[0\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[0\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIBDHK\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIBDHK\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIOCGU\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIOCGU\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIUEV91\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIUEV91\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_1\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_1\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  COREABC_0_PENABLE_M_RNID8M23/A  COREABC_0_PENABLE_M_RNID8M23/Y  COREABC_0_PENABLE_M_RNICL975/B  COREABC_0_PENABLE_M_RNICL975/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m9/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[4\]/CLK  COREABC_0/UROM.INSTR_DATA\[4\]/Q  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0/un17_ZREGISTER_m13/C  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[0\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[0\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIBDHK\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIBDHK\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIOCGU\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIOCGU\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIUEV91\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIUEV91\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[0\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[0\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIFA37\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIFA37\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIOCGU\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIOCGU\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIUEV91\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIUEV91\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[1\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIDFHK\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIDFHK\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNISGGU\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNISGGU\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[24\].APB_8.GPOUT_reg_RNO\[24\]/A  CoreGPIO_1/xhdl1.GEN_BITS\[24\].APB_8.GPOUT_reg_RNO\[24\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[24\].APB_8.GPOUT_reg\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[0\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[0\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIFA37\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIFA37\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIOCGU\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIOCGU\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIUEV91\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIUEV91\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[1\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIDFHK\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNIDFHK\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNISGGU\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNISGGU\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[1\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIHC37\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIHC37\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNISGGU\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNISGGU\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_0\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_0\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNO_2\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNO_2\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNO_2\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNO_2\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNO_2\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNO_2\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[1\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIHC37\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIHC37\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNISGGU\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNISGGU\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIH7023\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/Y  COREABC_0/UROM.INSTR_CMD_RNIEMMQ2\[2\]/C  COREABC_0/UROM.INSTR_CMD_RNIEMMQ2\[2\]/Y  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/C  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/C  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_m4tt_m2/S  COREABC_0/un17_ZREGISTER_m4tt_m2/Y  COREABC_0/un17_ZREGISTER_m4tt_m3/B  COREABC_0/un17_ZREGISTER_m4tt_m3/Y  COREABC_0/un17_ZREGISTER_m4_m3/B  COREABC_0/un17_ZREGISTER_m4_m3/Y  COREABC_0/un17_ZREGISTER_m26_0/A  COREABC_0/un17_ZREGISTER_m26_0/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[2\]/A  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[2\]/Y  COREABC_0/ZREGISTER\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIKUOB\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIKUOB\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIPM3Q\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIPM3Q\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a2\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a2\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/Y  CORESPI_0/USPI/URF/int_raw\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIKUOB\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIKUOB\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIPM3Q\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIPM3Q\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[1\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_5/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_5/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[1\]/CLK  CORESPI_0/USPI/URXF/counter_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.INSTR_CMD_RNI62NR\[2\]/B  COREABC_0/UROM.INSTR_CMD_RNI62NR\[2\]/Y  COREABC_0/UROM.INSTR_CMD_RNIDLMQ2\[2\]/A  COREABC_0/UROM.INSTR_CMD_RNIDLMQ2\[2\]/Y  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/C  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/C  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[2\]/CLK  CORESPI_0/USPI/URF/control1\[2\]/Q  CORESPI_0/USPI/URF/control1_RNIR78D\[2\]/A  CORESPI_0/USPI/URF/control1_RNIR78D\[2\]/Y  CORESPI_0/USPI/URF/control1_RNIL2BA1\[2\]/B  CORESPI_0/USPI/URF/control1_RNIL2BA1\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_1\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_1\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_1\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_1\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[2\]/CLK  COREABC_0/ACCUMULATOR\[2\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  CORESPI_0/USPI/URF/control2_RNO\[5\]/A  CORESPI_0/USPI/URF/control2_RNO\[5\]/Y  CORESPI_0/USPI/URF/control2\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[2\]/A  CoreAPB3_0/iPSELS_0_a2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[4\]/CLK  COREABC_0/ACCUMULATOR\[4\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIG3MN3\[19\]/C  CoreTimer_0/Count_RNIG3MN3\[19\]/Y  CoreTimer_0/Count_RNIIG7D7\[19\]/A  CoreTimer_0/Count_RNIIG7D7\[19\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/A  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNO_0\[25\]/A  CoreTimer_0/Count_RNO_0\[25\]/Y  CoreTimer_0/Count_RNO\[25\]/A  CoreTimer_0/Count_RNO\[25\]/Y  CoreTimer_0/Count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[4\]/CLK  COREABC_0/ACCUMULATOR\[4\]/Q  COREABC_0/un1_ACCUMULATOR_m12/C  COREABC_0/un1_ACCUMULATOR_m12/Y  COREABC_0/un1_ACCUMULATOR_m16_s/B  COREABC_0/un1_ACCUMULATOR_m16_s/Y  COREABC_0/un1_ACCUMULATOR_m32_s/B  COREABC_0/un1_ACCUMULATOR_m32_s/Y  COREABC_0/un1_ACCUMULATOR_m32/S  COREABC_0/un1_ACCUMULATOR_m32/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/C  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  COREABC_0_PENABLE_M_RNID8M23/B  COREABC_0_PENABLE_M_RNID8M23/Y  COREABC_0_PENABLE_M_RNICL975/B  COREABC_0_PENABLE_M_RNICL975/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIS28U2\[8\]/B  CoreTimer_0/Count_RNIS28U2\[8\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/B  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNO_0\[11\]/A  CoreTimer_0/Count_RNO_0\[11\]/Y  CoreTimer_0/Count_RNO\[11\]/A  CoreTimer_0/Count_RNO\[11\]/Y  CoreTimer_0/Count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNO_2\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNO_2\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNO_1\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNO\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_0\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNO_2\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNO_2\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNO_2\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNO_2\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNO_1\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNO\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNO_1\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNO\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI2ITV\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI2ITV\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNI7VEL1\[0\]/B  CoreUARTapb_0/CUARTOOII_RNI7VEL1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNICSTV\[5\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNICSTV\[5\]/Y  CoreUARTapb_0/CUARTOOII_RNI54NR1\[5\]/B  CoreUARTapb_0/CUARTOOII_RNI54NR1\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[5\]/CLK  COREABC_0/ZREGISTER\[5\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_1/B  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_1/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/B  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreTimer_0/CtrlReg_RNIE33P2\[2\]/B  CoreTimer_0/CtrlReg_RNIE33P2\[2\]/Y  CoreTimer_0/CtrlReg_RNIG7UI3\[2\]/A  CoreTimer_0/CtrlReg_RNIG7UI3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/A  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/RawTimInt_RNO_0/B  CoreTimer_0/RawTimInt_RNO_0/Y  CoreTimer_0/RawTimInt_RNO/B  CoreTimer_0/RawTimInt_RNO/Y  CoreTimer_0/RawTimInt/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[18\].APB_8.GPOUT_reg\[18\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[18\].APB_8.GPOUT_reg\[18\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[0\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/C  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_23/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_23/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[2\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/A  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/B  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[2\]/CLK  CORESPI_0/USPI/URXF/counter_q\[2\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_6/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_6/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[6\]/CLK  CORESPI_0/USPI/URF/int_raw\[6\]/Q  CORESPI_0/USPI/URF/int_raw_RNIRSBN\[6\]/B  CORESPI_0/USPI/URF/int_raw_RNIRSBN\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIPR361\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNIPR361\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/A  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[3\]/CLK  CORESPI_0/USPI/URF/control1\[3\]/Q  CORESPI_0/USPI/URF/control1_RNIPARL\[3\]/A  CORESPI_0/USPI/URF/control1_RNIPARL\[3\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI69GJ1\[3\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNI69GJ1\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIUJQ6\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIUJQ6\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIRHSQ\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIRHSQ\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg_RNIPBTM3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[1\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNIKURQ\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNIKURQ\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNIGIPH1\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]_RNIGIPH1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGSP33\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIOl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI2ITV\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI2ITV\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNI7VEL1\[0\]/B  CoreUARTapb_0/CUARTOOII_RNI7VEL1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIOl\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNICSTV\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNICSTV\[5\]/Y  CoreUARTapb_0/CUARTOOII_RNI54NR1\[5\]/B  CoreUARTapb_0/CUARTOOII_RNI54NR1\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[0\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[0\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNIAV5I\[0\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNIAV5I\[0\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIARKT\[0\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNIARKT\[0\]/Y  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/B  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/C  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin3\[10\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin3\[10\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNI6J8U\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNI6J8U\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m1_e/A  CoreTimer_0/m1_e/Y  CoreTimer_0/iPRDATA_RNO_2\[0\]/A  CoreTimer_0/iPRDATA_RNO_2\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/C  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[0\]/CLK  CORESPI_0/USPI/URXF/counter_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3BST\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3BST\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  COREABC_0_PENABLE_M_RNID8M23/B  COREABC_0_PENABLE_M_RNID8M23/Y  COREABC_0_PENABLE_M_RNICL975/B  COREABC_0_PENABLE_M_RNICL975/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIVIKU\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIVIKU\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CORESPI_0/USPI/URF/first_frame_m_1/A  CORESPI_0/USPI/URF/first_frame_m_1/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/A  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  CoreInterrupt_0/irqSoft_RNO\[5\]/S  CoreInterrupt_0/irqSoft_RNO\[5\]/Y  CoreInterrupt_0/irqSoft\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  CoreInterrupt_0/irqEnable_RNO\[5\]/S  CoreInterrupt_0/irqEnable_RNO\[5\]/Y  CoreInterrupt_0/irqEnable\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3BST\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3BST\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  COREABC_0_PENABLE_M_RNID8M23/B  COREABC_0_PENABLE_M_RNID8M23/Y  COREABC_0_PENABLE_M_RNICL975/B  COREABC_0_PENABLE_M_RNICL975/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI7RKU\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI7RKU\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  COREABC_0_PENABLE_M_RNID8M23/B  COREABC_0_PENABLE_M_RNID8M23/Y  COREABC_0_PENABLE_M_RNICL975/B  COREABC_0_PENABLE_M_RNICL975/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/CLKB  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/DOUTB3  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI7RKU\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI7RKU\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  COREABC_0_PENABLE_M_RNID8M23/B  COREABC_0_PENABLE_M_RNID8M23/Y  COREABC_0_PENABLE_M_RNICL975/B  COREABC_0_PENABLE_M_RNICL975/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[5\]/CLK  CoreTimer_0/Count\[5\]/Q  CoreTimer_0/Count_RNIQHDV\[7\]/C  CoreTimer_0/Count_RNIQHDV\[7\]/Y  CoreTimer_0/Count_RNIS28U2\[8\]/A  CoreTimer_0/Count_RNIS28U2\[8\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/B  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/A  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/Count_RNO_1\[14\]/A  CoreTimer_0/Count_RNO_1\[14\]/Y  CoreTimer_0/Count_RNO_0\[14\]/B  CoreTimer_0/Count_RNO_0\[14\]/Y  CoreTimer_0/Count_RNO\[14\]/A  CoreTimer_0/Count_RNO\[14\]/Y  CoreTimer_0/Count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR2ST\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR2ST\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CORESPI_0/USPI/URF/first_frame_m_1/A  CORESPI_0/USPI/URF/first_frame_m_1/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/A  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIVIKU\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIVIKU\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CORESPI_0/USPI/URF/first_frame_m_1/A  CORESPI_0/USPI/URF/first_frame_m_1/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/A  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[1\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIO7LA\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIO7LA\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIKV3M\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIKV3M\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIKRI11\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIKRI11\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR2ST\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR2ST\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CORESPI_0/USPI/URF/first_frame_m_1/A  CORESPI_0/USPI/URF/first_frame_m_1/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/A  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2\[0\]/A  COREAPBSRAM_0/CoreApbSram_OII_0_a2\[0\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/BLKA  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[3\]/CLK  COREABC_0/ZREGISTER\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_1/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_1/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/B  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/B  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[1\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[5\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[6\]/CLK  CORESPI_0/USPI/URF/control2\[6\]/Q  CORESPI_0/USPI/URF/int_raw_RNIRSBN\[6\]/A  CORESPI_0/USPI/URF/int_raw_RNIRSBN\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIPR361\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNIPR361\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/A  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[0\]/CLK  COREABC_0/ACCUMULATOR\[0\]/Q  COREABC_0/un1_ACCUMULATOR_SHIFTLSBs_iv/A  COREABC_0/un1_ACCUMULATOR_SHIFTLSBs_iv/Y  COREABC_0/un1_ACCUMULATOR_SHIFTLSB/B  COREABC_0/un1_ACCUMULATOR_SHIFTLSB/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a2\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a2\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI8OTV\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI8OTV\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNIG8FL1\[3\]/B  CoreUARTapb_0/CUARTOOII_RNIG8FL1\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNI3JS3\[5\]/B  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNO\[5\]/A  CoreTimer_0/PreScale_RNO\[5\]/Y  CoreTimer_0/PreScale\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI2FL51\[7\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI2FL51\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[4\]/B  CoreAPB3_0/iPSELS_0_a2\[4\]/Y  CoreInterrupt_0/writeEn/B  CoreInterrupt_0/writeEn/Y  CoreInterrupt_0/un1_fiqSoft11_1/A  CoreInterrupt_0/un1_fiqSoft11_1/Y  CoreInterrupt_0/irqEnable\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_24/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_24/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[1\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/A  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO/B  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTOOII\[6\]/CLK  CoreUARTapb_0/CUARTOOII\[6\]/Q  CoreUARTapb_0/CUARTOOII_RNI87NR1\[6\]/A  CoreUARTapb_0/CUARTOOII_RNI87NR1\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_19/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_19/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[3\]/CLK  CORESPI_0/USPI/URXF/counter_q\[3\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_9/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_9/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_20/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_20/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_21/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_21/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/C  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO/B  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[17\].APB_8.GPOUT_reg\[17\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[17\].APB_8.GPOUT_reg\[17\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_16_1/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_16_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_16_3/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_16_3/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_tz\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_6/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_6/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIOl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI8OTV\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI8OTV\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNIG8FL1\[3\]/B  CoreUARTapb_0/CUARTOOII_RNIG8FL1\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_18/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_18/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/B  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[6\]/CLK  COREABC_0/ZREGISTER\[6\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_2/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_2/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/Count_RNO_0\[31\]/C  CoreTimer_0/Count_RNO_0\[31\]/Y  CoreTimer_0/Count_RNO\[31\]/A  CoreTimer_0/Count_RNO\[31\]/Y  CoreTimer_0/Count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[0\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_a2_0\[1\]/A  CoreInterrupt_0/PrdataNext_1_0_iv_i_a2_0\[1\]/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3_1\[1\]/C  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3_1\[1\]/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3\[1\]/B  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3\[1\]/Y  CoreInterrupt_0/iPRDATA_RNO\[2\]/C  CoreInterrupt_0/iPRDATA_RNO\[2\]/Y  CoreInterrupt_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m8/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m8/Y  COREABC_0/d_m2_0/S  COREABC_0/d_m2_0/Y  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/B  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/C  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/B  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNI0DMF9\[30\]/A  CoreTimer_0/Count_RNI0DMF9\[30\]/Y  CoreTimer_0/Count_RNO_0\[30\]/C  CoreTimer_0/Count_RNO_0\[30\]/Y  CoreTimer_0/Count_RNO\[30\]/A  CoreTimer_0/Count_RNO\[30\]/Y  CoreTimer_0/Count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/STKPTR_1_sqmuxa/C  COREABC_0/UROM.UROM/STKPTR_1_sqmuxa/Y  COREABC_0/UROM.UROM/STKPTRlde/A  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD_0\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD_0\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[4\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg28_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINCTG3\[3\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINCTG3\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg_RNO_0\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg_RNO_0\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/Y  COREABC_0/UROM.INSTR_CMD_RNIUN4E1\[2\]/B  COREABC_0/UROM.INSTR_CMD_RNIUN4E1\[2\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/A  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[2\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[2\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNI262K\[2\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI262K\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIM3723\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIA8PT6\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreInterrupt_0/iPRDATA\[2\]/CLK  CoreInterrupt_0/iPRDATA\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[3\]/CLK  CORESPI_0/USPI/URXF/counter_q\[3\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_11/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_11/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[7\]/CLK  CoreTimer_0/Count\[7\]/Q  CoreTimer_0/Count_RNIQHDV\[7\]/B  CoreTimer_0/Count_RNIQHDV\[7\]/Y  CoreTimer_0/Count_RNIS28U2\[8\]/A  CoreTimer_0/Count_RNIS28U2\[8\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/B  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/A  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/Count_RNO_1\[14\]/A  CoreTimer_0/Count_RNO_1\[14\]/Y  CoreTimer_0/Count_RNO_0\[14\]/B  CoreTimer_0/Count_RNO_0\[14\]/Y  CoreTimer_0/Count_RNO\[14\]/A  CoreTimer_0/Count_RNO\[14\]/Y  CoreTimer_0/Count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI4KTV\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI4KTV\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNIA2FL1\[1\]/B  CoreUARTapb_0/CUARTOOII_RNIA2FL1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNIRT7K2\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIRT7K2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[2\]/CLK  COREABC_0/ZREGISTER\[2\]/Q  COREABC_0/ZREGISTER_RNI4C2L\[2\]/A  COREABC_0/ZREGISTER_RNI4C2L\[2\]/Y  COREABC_0/un17_ZREGISTER_m7_0/A  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[0\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_21/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_21/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[4\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/C  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[2\]/CLK  CORESPI_0/USPI/URXF/counter_q\[2\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_10/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_10/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_35/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_35/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[1\]/CLK  COREABC_0/ZREGISTER\[1\]/Q  COREABC_0/un17_ZREGISTER_m4_m3/C  COREABC_0/un17_ZREGISTER_m4_m3/Y  COREABC_0/un17_ZREGISTER_m7_0/B  COREABC_0/un17_ZREGISTER_m7_0/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_SHIFTLSBs_iv/S  COREABC_0/un1_ACCUMULATOR_SHIFTLSBs_iv/Y  COREABC_0/un1_ACCUMULATOR_SHIFTLSB/B  COREABC_0/un1_ACCUMULATOR_SHIFTLSB/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a2\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a2\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreUARTapb_0/m3/B  CoreUARTapb_0/m3/Y  CoreUARTapb_0/m6/C  CoreUARTapb_0/m6/Y  CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreUARTapb_0/m3/B  CoreUARTapb_0/m3/Y  CoreUARTapb_0/m6/C  CoreUARTapb_0/m6/Y  CoreUARTapb_0/genblk1.CUARTI1OI\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreUARTapb_0/m3/B  CoreUARTapb_0/m3/Y  CoreUARTapb_0/m6/C  CoreUARTapb_0/m6/Y  CoreUARTapb_0/genblk1.CUARTI1OI\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[1\]/CLK  CORESPI_0/USPI/URF/control2\[1\]/Q  CORESPI_0/USPI/URF/control2_RNIOBUM\[1\]/B  CORESPI_0/USPI/URF/control2_RNIOBUM\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/C  CORESPI_0/USPI/URF/control2_RNIJNRA2\[1\]/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/C  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNI4MS95\[10\]/B  CoreTimer_0/Count_RNI4MS95\[10\]/Y  CoreTimer_0/Count_RNI0DMF9\[30\]/A  CoreTimer_0/Count_RNI0DMF9\[30\]/Y  CoreTimer_0/Count_RNO_0\[31\]/A  CoreTimer_0/Count_RNO_0\[31\]/Y  CoreTimer_0/Count_RNO\[31\]/A  CoreTimer_0/Count_RNO\[31\]/Y  CoreTimer_0/Count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0/un17_ZREGISTER_RAMWDATA\[5\]/B  COREABC_0/un17_ZREGISTER_RAMWDATA\[5\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[2\]/CLK  CoreTimer_0/CtrlReg\[2\]/Q  CoreTimer_0/CtrlReg_RNIHIGE1\[2\]/A  CoreTimer_0/CtrlReg_RNIHIGE1\[2\]/Y  CoreTimer_0/CtrlReg_RNIE33P2\[2\]/A  CoreTimer_0/CtrlReg_RNIE33P2\[2\]/Y  CoreTimer_0/CtrlReg_RNIG7UI3\[2\]/A  CoreTimer_0/CtrlReg_RNIG7UI3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/A  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIOl\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI4KTV\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI4KTV\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNIA2FL1\[1\]/B  CoreUARTapb_0/CUARTOOII_RNIA2FL1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[3\]/CLK  COREABC_0/ACCUMULATOR\[3\]/Q  COREABC_0/un1_ACCUMULATOR_m10_d/A  COREABC_0/un1_ACCUMULATOR_m10_d/Y  COREABC_0/un1_ACCUMULATOR_m10/A  COREABC_0/un1_ACCUMULATOR_m10/Y  COREABC_0/un1_ACCUMULATOR_m22/B  COREABC_0/un1_ACCUMULATOR_m22/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o_6_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o_6_0_a2_1/Y  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/A  CoreInterrupt_0/DataOut_2_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_3\[0\]/A  CoreInterrupt_0/iPRDATA_RNO_3\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/C  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/C  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[31\]/CLK  CoreTimer_0/Count\[31\]/Q  CoreTimer_0/CtrlReg_RNIHIGE1\[2\]/C  CoreTimer_0/CtrlReg_RNIHIGE1\[2\]/Y  CoreTimer_0/CtrlReg_RNIE33P2\[2\]/A  CoreTimer_0/CtrlReg_RNIE33P2\[2\]/Y  CoreTimer_0/CtrlReg_RNIG7UI3\[2\]/A  CoreTimer_0/CtrlReg_RNIG7UI3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/A  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[6\]/CLK  CoreTimer_0/Count\[6\]/Q  CoreTimer_0/Count_RNIQHDV\[7\]/A  CoreTimer_0/Count_RNIQHDV\[7\]/Y  CoreTimer_0/Count_RNIS28U2\[8\]/A  CoreTimer_0/Count_RNIS28U2\[8\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/B  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/A  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/Count_RNO_1\[14\]/A  CoreTimer_0/Count_RNO_1\[14\]/Y  CoreTimer_0/Count_RNO_0\[14\]/B  CoreTimer_0/Count_RNO_0\[14\]/Y  CoreTimer_0/Count_RNO\[14\]/A  CoreTimer_0/Count_RNO\[14\]/Y  CoreTimer_0/Count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[20\]/CLK  CoreTimer_0/Count\[20\]/Q  CoreTimer_0/Count_RNIR6UI\[18\]/B  CoreTimer_0/Count_RNIR6UI\[18\]/Y  CoreTimer_0/Count_RNIOFS51\[19\]/A  CoreTimer_0/Count_RNIOFS51\[19\]/Y  CoreTimer_0/Count_RNIG3MN3\[19\]/A  CoreTimer_0/Count_RNIG3MN3\[19\]/Y  CoreTimer_0/Count_RNIIG7D7\[19\]/A  CoreTimer_0/Count_RNIIG7D7\[19\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/A  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNO_1\[26\]/A  CoreTimer_0/Count_RNO_1\[26\]/Y  CoreTimer_0/Count_RNO_0\[26\]/B  CoreTimer_0/Count_RNO_0\[26\]/Y  CoreTimer_0/Count_RNO\[26\]/A  CoreTimer_0/Count_RNO\[26\]/Y  CoreTimer_0/Count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[7\]/CLK  COREABC_0/ACCUMULATOR\[7\]/Q  COREABC_0/un1_ACCUMULATOR_SHIFTLSBs_iv/B  COREABC_0/un1_ACCUMULATOR_SHIFTLSBs_iv/Y  COREABC_0/un1_ACCUMULATOR_SHIFTLSB/B  COREABC_0/un1_ACCUMULATOR_SHIFTLSB/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a2\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a2\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_16/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_16/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_24/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_24/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[1\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/A  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO/B  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/CLKB  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/DOUTB1  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.INSTR_CMD_RNI62NR\[2\]/C  COREABC_0/UROM.INSTR_CMD_RNI62NR\[2\]/Y  COREABC_0/UROM.INSTR_CMD_RNIDLMQ2\[2\]/A  COREABC_0/UROM.INSTR_CMD_RNIDLMQ2\[2\]/Y  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/C  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/C  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIKTVN4\[7\]/B  CoreTimer_0/Count_RNIKTVN4\[7\]/Y  CoreTimer_0/Count_RNO_1\[17\]/A  CoreTimer_0/Count_RNO_1\[17\]/Y  CoreTimer_0/Count_RNO_0\[17\]/B  CoreTimer_0/Count_RNO_0\[17\]/Y  CoreTimer_0/Count_RNO\[17\]/A  CoreTimer_0/Count_RNO\[17\]/Y  CoreTimer_0/Count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[3\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[3\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_9/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_9/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m8/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m8/Y  COREABC_0/d_m2_0/S  COREABC_0/d_m2_0/Y  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/B  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/C  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD_0\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD_0\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[2\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[5\]/CLK  CORESPI_0/USPI/URF/control1\[5\]/Q  CORESPI_0/USPI/URF/control1_RNIRCRL\[5\]/A  CORESPI_0/USPI/URF/control1_RNIRCRL\[5\]/Y  CORESPI_0/USPI/URF/control2_RNINSPC1\[5\]/C  CORESPI_0/USPI/URF/control2_RNINSPC1\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/C  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a1_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a1_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].gpin3\[14\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].gpin3\[14\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIMVTP\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIMVTP\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/URF/control1_RNIM7RL\[0\]/A  CORESPI_0/USPI/URF/control1_RNIM7RL\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIMBT91\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIMBT91\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CORESPI_0/USPI/UTXF/wr_m3_e_1/A  CORESPI_0/USPI/UTXF/wr_m3_e_1/Y  CORESPI_0/USPI/UTXF/full_out_RNICR7K1/B  CORESPI_0/USPI/UTXF/full_out_RNICR7K1/Y  CORESPI_0/USPI/UTXF/full_out_RNI2QAT1/B  CORESPI_0/USPI/UTXF/full_out_RNI2QAT1/Y  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/B  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.INSTR_CMD_RNI62NR\[2\]/B  COREABC_0/UROM.INSTR_CMD_RNI62NR\[2\]/Y  COREABC_0/UROM.INSTR_CMD_RNIEMMQ2\[2\]/A  COREABC_0/UROM.INSTR_CMD_RNIEMMQ2\[2\]/Y  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/C  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/C  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIM0PB\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIM0PB\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  CORESPI_0/USPI/URF/clr_txfifo_RNO/A  CORESPI_0/USPI/URF/clr_txfifo_RNO/Y  CORESPI_0/USPI/URF/clr_txfifo/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[3\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[3\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_11/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_11/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/UROM.INSTR_CMD_RNI62NR\[2\]/A  COREABC_0/UROM.INSTR_CMD_RNI62NR\[2\]/Y  COREABC_0/UROM.INSTR_CMD_RNIDLMQ2\[2\]/A  COREABC_0/UROM.INSTR_CMD_RNIDLMQ2\[2\]/Y  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/C  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/C  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/A  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/A  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/Y  CORESPI_0/USPI/URF/control2_RNO\[3\]/S  CORESPI_0/USPI/URF/control2_RNO\[3\]/Y  CORESPI_0/USPI/URF/control2\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3_1/B  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3_1/Y  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3/A  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_1\[0\]/C  CoreInterrupt_0/iPRDATA_RNO_1\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/A  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/C  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[5\]/CLK  COREABC_0/ACCUMULATOR\[5\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_m3_0/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m3_0/Y  COREABC_0/un1_ACCUMULATOR_m16_s/A  COREABC_0/un1_ACCUMULATOR_m16_s/Y  COREABC_0/un1_ACCUMULATOR_m32_s/B  COREABC_0/un1_ACCUMULATOR_m32_s/Y  COREABC_0/un1_ACCUMULATOR_m32/S  COREABC_0/un1_ACCUMULATOR_m32/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/C  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_10/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_35/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_35/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[7\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIG0UV\[7\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIG0UV\[7\]/Y  CoreUARTapb_0/CUARTOOII_RNIBANR1\[7\]/B  CoreUARTapb_0/CUARTOOII_RNIBANR1\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[18\]/CLK  CoreTimer_0/Count\[18\]/Q  CoreTimer_0/Count_RNIR6UI\[18\]/A  CoreTimer_0/Count_RNIR6UI\[18\]/Y  CoreTimer_0/Count_RNIOFS51\[19\]/A  CoreTimer_0/Count_RNIOFS51\[19\]/Y  CoreTimer_0/Count_RNIG3MN3\[19\]/A  CoreTimer_0/Count_RNIG3MN3\[19\]/Y  CoreTimer_0/Count_RNIIG7D7\[19\]/A  CoreTimer_0/Count_RNIIG7D7\[19\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/A  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNO_1\[26\]/A  CoreTimer_0/Count_RNO_1\[26\]/Y  CoreTimer_0/Count_RNO_0\[26\]/B  CoreTimer_0/Count_RNO_0\[26\]/Y  CoreTimer_0/Count_RNO\[26\]/A  CoreTimer_0/Count_RNO\[26\]/Y  CoreTimer_0/Count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CORESPI_0/USPI/URF/clr_rxfifo_RNO/A  CORESPI_0/USPI/URF/clr_rxfifo_RNO/Y  CORESPI_0/USPI/URF/clr_rxfifo/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[2\]/CLK  COREABC_0/ACCUMULATOR\[2\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1_2/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1_2/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/S  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[1\]/CLK  COREABC_0/UROM.INSTR_DATA\[1\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/B  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/B  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNIRT7K2\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIRT7K2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[0\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[0\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIAKOB\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIAKOB\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIFC3Q\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIFC3Q\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[0\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[0\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIAKOB\[0\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIAKOB\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIFC3Q\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIFC3Q\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNILC2M3\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  CORESPI_0/USPI/URF/control2_RNO\[2\]/A  CORESPI_0/USPI/URF/control2_RNO\[2\]/Y  CORESPI_0/USPI/URF/control2\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0/UROM.UROM/ZREGISTER_18\[1\]/A  COREABC_0/UROM.UROM/ZREGISTER_18\[1\]/Y  COREABC_0/ZREGISTER\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_a1_2\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIOl\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[7\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIG0UV\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIG0UV\[7\]/Y  CoreUARTapb_0/CUARTOOII_RNIBANR1\[7\]/B  CoreUARTapb_0/CUARTOOII_RNIBANR1\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[9\]/CLK  CoreTimer_0/Count\[9\]/Q  CoreTimer_0/Count_RNIANTJ\[10\]/B  CoreTimer_0/Count_RNIANTJ\[10\]/Y  CoreTimer_0/Count_RNIVMQ61_0\[10\]/B  CoreTimer_0/Count_RNIVMQ61_0\[10\]/Y  CoreTimer_0/Count_RNIO2742\[14\]/B  CoreTimer_0/Count_RNIO2742\[14\]/Y  CoreTimer_0/Count_RNIIKK33\[7\]/A  CoreTimer_0/Count_RNIIKK33\[7\]/Y  CoreTimer_0/Count_RNIKTVN4\[7\]/A  CoreTimer_0/Count_RNIKTVN4\[7\]/Y  CoreTimer_0/Count_RNO_1\[17\]/A  CoreTimer_0/Count_RNO_1\[17\]/Y  CoreTimer_0/Count_RNO_0\[17\]/B  CoreTimer_0/Count_RNO_0\[17\]/Y  CoreTimer_0/Count_RNO\[17\]/A  CoreTimer_0/Count_RNO\[17\]/Y  CoreTimer_0/Count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CORESPI_0/USPI/URF/control2_RNO\[3\]/A  CORESPI_0/USPI/URF/control2_RNO\[3\]/Y  CORESPI_0/USPI/URF/control2\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CORESPI_0/USPI/URF/control2_RNO\[1\]/A  CORESPI_0/USPI/URF/control2_RNO\[1\]/Y  CORESPI_0/USPI/URF/control2\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[4\]/CLK  CORESPI_0/USPI/URF/control2\[4\]/Q  CORESPI_0/USPI/URF/control2_RNIREUM\[4\]/A  CORESPI_0/USPI/URF/control2_RNIREUM\[4\]/Y  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/A  CORESPI_0/USPI/URF/control2_RNIKP4P6\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[6\]/CLK  COREABC_0/ACCUMULATOR\[6\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[6\]/B  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[6\]/Y  COREABC_0/d_m2_0/B  COREABC_0/d_m2_0/Y  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/B  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/C  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[1\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  CORESPI_0/USPI/URF/control2_RNO\[6\]/A  CORESPI_0/USPI/URF/control2_RNO\[6\]/Y  CORESPI_0/USPI/URF/control2\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[6\]/A  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[6\]/Y  COREABC_0/ZREGISTER\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNILVSI\[12\]/B  CoreTimer_0/Count_RNILVSI\[12\]/Y  CoreTimer_0/Count_RNIVMQ61_0\[10\]/A  CoreTimer_0/Count_RNIVMQ61_0\[10\]/Y  CoreTimer_0/Count_RNIO2742\[14\]/B  CoreTimer_0/Count_RNIO2742\[14\]/Y  CoreTimer_0/Count_RNIIKK33\[7\]/A  CoreTimer_0/Count_RNIIKK33\[7\]/Y  CoreTimer_0/Count_RNIKTVN4\[7\]/A  CoreTimer_0/Count_RNIKTVN4\[7\]/Y  CoreTimer_0/Count_RNO_1\[17\]/A  CoreTimer_0/Count_RNO_1\[17\]/Y  CoreTimer_0/Count_RNO_0\[17\]/B  CoreTimer_0/Count_RNO_0\[17\]/Y  CoreTimer_0/Count_RNO\[17\]/A  CoreTimer_0/Count_RNO\[17\]/Y  CoreTimer_0/Count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3_1/A  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3_1/Y  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3/A  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_1\[0\]/C  CoreInterrupt_0/iPRDATA_RNO_1\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/A  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/C  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIDPPD2\[1\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIDPPD2\[1\]/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_8/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_8/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[1\]/CLK  COREABC_0/ACCUMULATOR\[1\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[1\]/B  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m30_m1_e/B  CoreTimer_0/m30_m1_e/Y  CoreTimer_0/m30_m2_e/A  CoreTimer_0/m30_m2_e/Y  CoreTimer_0/CtrlReg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m30_m1_e/B  CoreTimer_0/m30_m1_e/Y  CoreTimer_0/m30_m2_e/A  CoreTimer_0/m30_m2_e/Y  CoreTimer_0/CtrlReg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m30_m1_e/B  CoreTimer_0/m30_m1_e/Y  CoreTimer_0/m30_m2_e/A  CoreTimer_0/m30_m2_e/Y  CoreTimer_0/CtrlReg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[1\]/CLK  COREABC_0/ACCUMULATOR\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIFKPA\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIFKPA\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_RNI0D6S/C  CORESPI_0/USPI/UTXF/full_out_RNI0D6S/Y  CORESPI_0/USPI/UTXF/full_out_RNICR7K1/A  CORESPI_0/USPI/UTXF/full_out_RNICR7K1/Y  CORESPI_0/USPI/UTXF/full_out_RNI2QAT1/B  CORESPI_0/USPI/UTXF/full_out_RNI2QAT1/Y  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/B  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].gpin3\[15\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].gpin3\[15\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIQARS\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIQARS\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  CORESPI_0/USPI/URF/control2_RNO\[7\]/A  CORESPI_0/USPI/URF/control2_RNO\[7\]/Y  CORESPI_0/USPI/URF/control2\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/A  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/B  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNO_0\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/Y  CORESPI_0/USPI/URF/int_raw\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_15/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_15/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_23/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_23/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[2\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/A  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/B  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  CORESPI_0/USPI/URF/control2_RNO\[4\]/A  CORESPI_0/USPI/URF/control2_RNO\[4\]/Y  CORESPI_0/USPI/URF/control2\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[4\]/A  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[4\]/Y  COREABC_0/ZREGISTER\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  CoreInterrupt_0/irqSoft_RNO\[1\]/S  CoreInterrupt_0/irqSoft_RNO\[1\]/Y  CoreInterrupt_0/irqSoft\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  CoreInterrupt_0/irqEnable_RNO\[1\]/S  CoreInterrupt_0/irqEnable_RNO\[1\]/Y  CoreInterrupt_0/irqEnable\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIFKPA\[1\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIFKPA\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_RNI0D6S/C  CORESPI_0/USPI/UTXF/full_out_RNI0D6S/Y  CORESPI_0/USPI/UTXF/full_out_RNICR7K1/A  CORESPI_0/USPI/UTXF/full_out_RNICR7K1/Y  CORESPI_0/USPI/UTXF/full_out_RNI2QAT1/B  CORESPI_0/USPI/UTXF/full_out_RNI2QAT1/Y  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/B  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[6\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[6\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNI6A2K\[6\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI6A2K\[6\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIMBNH1\[6\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIMBNH1\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/B  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a3_0\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a3_0\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a3\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg\[6\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg\[6\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7_1\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7_1\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[2\]/C  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[2\]/Y  COREABC_0/ZREGISTER\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0/UROM.UROM/ZREGISTER_18\[0\]/C  COREABC_0/UROM.UROM/ZREGISTER_18\[0\]/Y  COREABC_0/ZREGISTER\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m8/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m8/Y  COREABC_0/d_m2/S  COREABC_0/d_m2/Y  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/B  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/C  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreInterrupt_0/irqSoft_RNO\[2\]/S  CoreInterrupt_0/irqSoft_RNO\[2\]/Y  CoreInterrupt_0/irqSoft\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreInterrupt_0/irqEnable_RNO\[2\]/S  CoreInterrupt_0/irqEnable_RNO\[2\]/Y  CoreInterrupt_0/irqEnable\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CoreInterrupt_0/irqSoft_RNO\[0\]/S  CoreInterrupt_0/irqSoft_RNO\[0\]/Y  CoreInterrupt_0/irqSoft\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CoreInterrupt_0/irqEnable_RNO\[0\]/S  CoreInterrupt_0/irqEnable_RNO\[0\]/Y  CoreInterrupt_0/irqEnable\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STD_ACCUM_ZERO/CLK  COREABC_0/STD_ACCUM_ZERO/Q  COREABC_0/UROM.UROM/ACCUM_ZERO_1/A  COREABC_0/UROM.UROM/ACCUM_ZERO_1/Y  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/A  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/B  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/Y  COREABC_0/UROM.INSTR_CMD_RNIUN4E1\[2\]/B  COREABC_0/UROM.INSTR_CMD_RNIUN4E1\[2\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/A  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/control17_0_o2/B  CORESPI_0/USPI/URF/control17_0_o2/Y  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/C  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/A  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/Y  CORESPI_0/USPI/URF/control2_RNO\[3\]/S  CORESPI_0/USPI/URF/control2_RNO\[3\]/Y  CORESPI_0/USPI/URF/control2\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ISR_ACCUM_ZERO/CLK  COREABC_0/ISR_ACCUM_ZERO/Q  COREABC_0/UROM.UROM/ACCUM_ZERO_1/B  COREABC_0/UROM.UROM/ACCUM_ZERO_1/Y  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/A  COREABC_0/un17_ZREGISTER_xhdl_41.flagvalue_2/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/B  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  CoreInterrupt_0/irqSoft_RNO\[6\]/S  CoreInterrupt_0/irqSoft_RNO\[6\]/Y  CoreInterrupt_0/irqSoft\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  CoreInterrupt_0/irqEnable_RNO\[6\]/S  CoreInterrupt_0/irqEnable_RNO\[6\]/Y  CoreInterrupt_0/irqEnable\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_1_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreInterrupt_0/iPRDATA\[6\]/CLK  CoreInterrupt_0/iPRDATA\[6\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/A  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[7\]/S  COREABC_0/un17_ZREGISTER_RAMADDR\[7\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR7  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[5\]/S  COREABC_0/un17_ZREGISTER_RAMADDR\[5\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR5  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[4\]/S  COREABC_0/un17_ZREGISTER_RAMADDR\[4\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR4  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[3\]/S  COREABC_0/un17_ZREGISTER_RAMADDR\[3\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[2\]/S  COREABC_0/un17_ZREGISTER_RAMADDR\[2\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR2  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[0\]/S  COREABC_0/un17_ZREGISTER_RAMADDR\[0\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR0  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[1\]/CLK  CORESPI_0/USPI/URXF/counter_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[7\]/S  COREABC_0/un17_ZREGISTER_RAMADDR\[7\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WADDR7  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[5\]/S  COREABC_0/un17_ZREGISTER_RAMADDR\[5\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WADDR5  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[4\]/S  COREABC_0/un17_ZREGISTER_RAMADDR\[4\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WADDR4  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[3\]/S  COREABC_0/un17_ZREGISTER_RAMADDR\[3\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WADDR3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[2\]/S  COREABC_0/un17_ZREGISTER_RAMADDR\[2\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WADDR2  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[0\]/S  COREABC_0/un17_ZREGISTER_RAMADDR\[0\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WADDR0  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNI75811\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNI75811\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI2UBR1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[3\]/C  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[3\]/Y  COREABC_0/ZREGISTER\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI94DN/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI94DN/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  CoreInterrupt_0/irqSoft_RNO\[3\]/S  CoreInterrupt_0/irqSoft_RNO\[3\]/Y  CoreInterrupt_0/irqSoft\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  CoreInterrupt_0/irqEnable_RNO\[3\]/S  CoreInterrupt_0/irqEnable_RNO\[3\]/Y  CoreInterrupt_0/irqEnable\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  CoreInterrupt_0/irqSoft_RNO\[7\]/S  CoreInterrupt_0/irqSoft_RNO\[7\]/Y  CoreInterrupt_0/irqSoft\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  CoreInterrupt_0/irqEnable_RNO\[7\]/S  CoreInterrupt_0/irqEnable_RNO\[7\]/Y  CoreInterrupt_0/irqEnable\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0_PWDATA_M_RNIN4A5\[5\]/A  COREABC_0_PWDATA_M_RNIN4A5\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/iPRDATA\[5\]/CLK  CoreTimer_0/iPRDATA\[5\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a4_0\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a4_0\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a4\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a4\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg_RNO\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg_RNO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_pos_RNO\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_pos_RNO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_pos\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  CoreInterrupt_0/irqSoft_RNO\[4\]/S  CoreInterrupt_0/irqSoft_RNO\[4\]/Y  CoreInterrupt_0/irqSoft\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  CoreInterrupt_0/irqEnable_RNO\[4\]/S  CoreInterrupt_0/irqEnable_RNO\[4\]/Y  CoreInterrupt_0/irqEnable\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNO_0\[7\]/B  CoreTimer_0/Count_RNO_0\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/A  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[10\]/CLK  CoreTimer_0/Count\[10\]/Q  CoreTimer_0/Count_RNIANTJ\[10\]/A  CoreTimer_0/Count_RNIANTJ\[10\]/Y  CoreTimer_0/Count_RNIVMQ61_0\[10\]/B  CoreTimer_0/Count_RNIVMQ61_0\[10\]/Y  CoreTimer_0/Count_RNIO2742\[14\]/B  CoreTimer_0/Count_RNIO2742\[14\]/Y  CoreTimer_0/Count_RNIIKK33\[7\]/A  CoreTimer_0/Count_RNIIKK33\[7\]/Y  CoreTimer_0/Count_RNIKTVN4\[7\]/A  CoreTimer_0/Count_RNIKTVN4\[7\]/Y  CoreTimer_0/Count_RNO_1\[17\]/A  CoreTimer_0/Count_RNO_1\[17\]/Y  CoreTimer_0/Count_RNO_0\[17\]/B  CoreTimer_0/Count_RNO_0\[17\]/Y  CoreTimer_0/Count_RNO\[17\]/A  CoreTimer_0/Count_RNO\[17\]/Y  CoreTimer_0/Count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/A  CoreGPIO_0/xhdl1.GEN_m1_e_2_0/Y  CoreGPIO_0/CONFIG_reg_o_m_0_a2_0_0\[7\]/B  CoreGPIO_0/CONFIG_reg_o_m_0_a2_0_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[1\]/CLK  COREABC_0/ACCUMULATOR\[1\]/Q  COREABC_0/un1_ACCUMULATOR_m4/A  COREABC_0/un1_ACCUMULATOR_m4/Y  COREABC_0/un1_ACCUMULATOR_m26/A  COREABC_0/un1_ACCUMULATOR_m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[9\]/CLK  CoreTimer_0/Count\[9\]/Q  CoreTimer_0/Count_RNIANTJ\[10\]/B  CoreTimer_0/Count_RNIANTJ\[10\]/Y  CoreTimer_0/Count_RNIVMQ61_0\[10\]/B  CoreTimer_0/Count_RNIVMQ61_0\[10\]/Y  CoreTimer_0/Count_RNIO2742\[14\]/B  CoreTimer_0/Count_RNIO2742\[14\]/Y  CoreTimer_0/Count_RNIIKK33\[7\]/A  CoreTimer_0/Count_RNIIKK33\[7\]/Y  CoreTimer_0/Count_RNIKTVN4\[7\]/A  CoreTimer_0/Count_RNIKTVN4\[7\]/Y  CoreTimer_0/Count_RNO_0\[16\]/B  CoreTimer_0/Count_RNO_0\[16\]/Y  CoreTimer_0/Count_RNO\[16\]/A  CoreTimer_0/Count_RNO\[16\]/Y  CoreTimer_0/Count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[6\]/CLK  COREABC_0/ACCUMULATOR\[6\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[6\]/Y  COREABC_0/d_m2_0/B  COREABC_0/d_m2_0/Y  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/B  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/C  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[3\]/CLK  COREABC_0/ACCUMULATOR\[3\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_5\[3\]/B  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_5\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[0\]/CLK  CoreTimer_0/CtrlReg\[0\]/Q  CoreTimer_0/CountPulse_RNIRNFE/B  CoreTimer_0/CountPulse_RNIRNFE/Y  CoreTimer_0/CtrlReg_RNIV4JM\[2\]/A  CoreTimer_0/CtrlReg_RNIV4JM\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/A  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URF/first_frame_m_1/C  CORESPI_0/USPI/URF/first_frame_m_1/Y  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/A  CORESPI_0/USPI/URF/control2_RNIA2MF5\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[1\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI94DN/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI94DN/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[12\]/CLK  CoreTimer_0/Count\[12\]/Q  CoreTimer_0/Count_RNILVSI\[12\]/A  CoreTimer_0/Count_RNILVSI\[12\]/Y  CoreTimer_0/Count_RNIVMQ61_0\[10\]/A  CoreTimer_0/Count_RNIVMQ61_0\[10\]/Y  CoreTimer_0/Count_RNIO2742\[14\]/B  CoreTimer_0/Count_RNIO2742\[14\]/Y  CoreTimer_0/Count_RNIIKK33\[7\]/A  CoreTimer_0/Count_RNIIKK33\[7\]/Y  CoreTimer_0/Count_RNIKTVN4\[7\]/A  CoreTimer_0/Count_RNIKTVN4\[7\]/Y  CoreTimer_0/Count_RNO_1\[17\]/A  CoreTimer_0/Count_RNO_1\[17\]/Y  CoreTimer_0/Count_RNO_0\[17\]/B  CoreTimer_0/Count_RNO_0\[17\]/Y  CoreTimer_0/Count_RNO\[17\]/A  CoreTimer_0/Count_RNO\[17\]/Y  CoreTimer_0/Count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d\[0\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_10/A  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_24/A  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_25/B  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg\[2\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[6\]/CLK  CORESPI_0/USPI/URF/control2\[6\]/Q  CORESPI_0/USPI/URF/control2_RNIG92U1\[6\]/A  CORESPI_0/USPI/URF/control2_RNIG92U1\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[21\].APB_8.GPOUT_reg\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin3\[8\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin3\[8\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNI2AHC1\[1\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNI2AHC1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreInterrupt_0/iPRDATA\[1\]/CLK  CoreInterrupt_0/iPRDATA\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI2FSA1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI2FSA1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[5\]/CLK  CoreTimer_0/PreScale\[5\]/Q  CoreTimer_0/PreScale_RNI3JS3\[5\]/A  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNI7FH4\[6\]/B  CoreTimer_0/PreScale_RNI7FH4\[6\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/B  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/PreScale_RNIIAR5\[8\]/B  CoreTimer_0/PreScale_RNIIAR5\[8\]/Y  CoreTimer_0/PreScale_RNO_0\[9\]/A  CoreTimer_0/PreScale_RNO_0\[9\]/Y  CoreTimer_0/PreScale_RNO\[9\]/A  CoreTimer_0/PreScale_RNO\[9\]/Y  CoreTimer_0/PreScale\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIG3MN3\[19\]/C  CoreTimer_0/Count_RNIG3MN3\[19\]/Y  CoreTimer_0/Count_RNIIG7D7\[19\]/A  CoreTimer_0/Count_RNIIG7D7\[19\]/Y  CoreTimer_0/Count_RNO_0\[24\]/A  CoreTimer_0/Count_RNO_0\[24\]/Y  CoreTimer_0/Count_RNO\[24\]/A  CoreTimer_0/Count_RNO\[24\]/Y  CoreTimer_0/Count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_10/A  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_30/A  COREABC_0/un37_SMADDR_I_30/Y  COREABC_0/un37_SMADDR_I_31/A  COREABC_0/un37_SMADDR_I_31/Y  COREABC_0/un37_SMADDR_I_32/A  COREABC_0/un37_SMADDR_I_32/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[11\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[11\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[11\]/A  COREABC_0/UROM.UROM/SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[3\]/CLK  CORESPI_0/USPI/URF/int_raw\[3\]/Q  CORESPI_0/USPI/URF/int_raw_RNIRRNE_0\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIRRNE_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  CORESPI_0/USPI/URF/cfg_ssel\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  CoreUARTapb_0/CUARTO1OI\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNO_0\[5\]/B  CoreTimer_0/PreScale_RNO_0\[5\]/Y  CoreTimer_0/PreScale_RNO\[5\]/B  CoreTimer_0/PreScale_RNO\[5\]/Y  CoreTimer_0/PreScale\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI94DN/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI94DN/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIS28U2\[8\]/B  CoreTimer_0/Count_RNIS28U2\[8\]/Y  CoreTimer_0/Count_RNO_0\[10\]/B  CoreTimer_0/Count_RNO_0\[10\]/Y  CoreTimer_0/Count_RNO\[10\]/A  CoreTimer_0/Count_RNO\[10\]/Y  CoreTimer_0/Count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/wr_m3_e_1/B  CORESPI_0/USPI/UTXF/wr_m3_e_1/Y  CORESPI_0/USPI/UTXF/full_out_RNICR7K1/B  CORESPI_0/USPI/UTXF/full_out_RNICR7K1/Y  CORESPI_0/USPI/UTXF/full_out_RNI2QAT1/B  CORESPI_0/USPI/UTXF/full_out_RNI2QAT1/Y  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/B  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[1\]/B  COREABC_0/UROM.UROM/RAMWDATA\[1\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[6\]/B  COREABC_0/un17_ZREGISTER_RAMADDR\[6\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR6  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[1\]/B  COREABC_0/un17_ZREGISTER_RAMADDR\[1\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR1  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMWDATA\[5\]/S  COREABC_0/un17_ZREGISTER_RAMWDATA\[5\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMWDATA\[7\]/S  COREABC_0/un17_ZREGISTER_RAMWDATA\[7\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMWDATA\[6\]/S  COREABC_0/un17_ZREGISTER_RAMWDATA\[6\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMWDATA\[4\]/S  COREABC_0/un17_ZREGISTER_RAMWDATA\[4\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMWDATA\[3\]/S  COREABC_0/un17_ZREGISTER_RAMWDATA\[3\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/UROM.UROM/RAMWDATA\[0\]/S  COREABC_0/UROM.UROM/RAMWDATA\[0\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/UROM.UROM/RAMWDATA\[1\]/S  COREABC_0/UROM.UROM/RAMWDATA\[1\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/UROM.UROM/RAMWDATA\[2\]/S  COREABC_0/UROM.UROM/RAMWDATA\[2\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[0\]/CLK  COREABC_0/ACCUMULATOR\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNID0JS\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNID0JS\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[1\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[3\]/CLK  COREABC_0/ACCUMULATOR\[3\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[0\]/CLK  COREABC_0/ICYCLE\[0\]/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[2\]/B  COREABC_0/UROM.UROM/RAMWDATA\[2\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[0\]/B  COREABC_0/UROM.UROM/RAMWDATA\[0\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreTimer_0/m1_e/B  CoreTimer_0/m1_e/Y  CoreTimer_0/m104_i_o2/A  CoreTimer_0/m104_i_o2/Y  CoreTimer_0/m104_i_o6/A  CoreTimer_0/m104_i_o6/Y  CoreTimer_0/PrdataNext_1_0_iv_0_i_o6\[4\]/A  CoreTimer_0/PrdataNext_1_0_iv_0_i_o6\[4\]/Y  CoreTimer_0/iPRDATA_RNO\[4\]/B  CoreTimer_0/iPRDATA_RNO\[4\]/Y  CoreTimer_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[22\].APB_8.GPOUT_reg\[22\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[22\].APB_8.GPOUT_reg\[22\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5_s\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5_s\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_s\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[1\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNI6J8U\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]_RNI6J8U\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CoreAPB3_0/iPSELS_0_a2\[0\]/B  CoreAPB3_0/iPSELS_0_a2\[0\]/Y  CoreTimer_0/m1_e/A  CoreTimer_0/m1_e/Y  CoreTimer_0/IntClr_RNO/C  CoreTimer_0/IntClr_RNO/Y  CoreTimer_0/IntClr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[3\]/CLK  CORESPI_0/USPI/URF/int_raw\[3\]/Q  CORESPI_0/USPI/URF/int_raw_RNIRRNE\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIRRNE\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIF5F02\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNIF5F02\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0/un17_ZREGISTER_RAMWDATA\[6\]/B  COREABC_0/un17_ZREGISTER_RAMWDATA\[6\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreTimer_0/IntClr_RNO_0/B  CoreTimer_0/IntClr_RNO_0/Y  CoreTimer_0/IntClr_RNO/A  CoreTimer_0/IntClr_RNO/Y  CoreTimer_0/IntClr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNID0JS\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNID0JS\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNISH101\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNISH101\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIVIBB1\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIVIBB1\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIS42H2/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIS42H2/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD_0\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD_0\[0\]/Q  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/C  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTOOII\[0\]/CLK  CoreUARTapb_0/CUARTOOII\[0\]/Q  CoreUARTapb_0/CUARTOOII_RNI7VEL1\[0\]/A  CoreUARTapb_0/CUARTOOII_RNI7VEL1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CountPulse/CLK  CoreTimer_0/CountPulse/Q  CoreTimer_0/CountPulse_RNIRNFE/A  CoreTimer_0/CountPulse_RNIRNFE/Y  CoreTimer_0/CtrlReg_RNIV4JM\[2\]/A  CoreTimer_0/CtrlReg_RNIV4JM\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/A  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTOOII\[5\]/CLK  CoreUARTapb_0/CUARTOOII\[5\]/Q  CoreUARTapb_0/CUARTOOII_RNI54NR1\[5\]/A  CoreUARTapb_0/CUARTOOII_RNI54NR1\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.GPOUT_reg\[15\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.GPOUT_reg\[15\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.GPOUT_reg_RNIVHUA\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.GPOUT_reg_RNIVHUA\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIBBHI1/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIBBHI1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_SHIFTLSB/A  COREABC_0/un1_ACCUMULATOR_SHIFTLSB/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a2\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a2\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[5\]/CLK  CORESPI_0/USPI/URF/int_raw\[5\]/Q  CORESPI_0/USPI/URF/int_raw_RNITTNE\[5\]/A  CORESPI_0/USPI/URF/int_raw_RNITTNE\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/B  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/iPRDATA\[3\]/CLK  CoreTimer_0/iPRDATA\[3\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI73OH/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI73OH/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0/un17_ZREGISTER_m32/C  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD_0\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD_0\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[6\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[6\]/Y  COREABC_0/d_m2_0/B  COREABC_0/d_m2_0/Y  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/B  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/C  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[5\]/CLK  CORESPI_0/USPI/URF/control2\[5\]/Q  CORESPI_0/USPI/URF/control2_RNINSPC1\[5\]/A  CORESPI_0/USPI/URF/control2_RNINSPC1\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/C  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  COREABC_0/un17_ZREGISTER_RAMWDATA\[3\]/B  COREABC_0/un17_ZREGISTER_RAMWDATA\[3\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0/un17_ZREGISTER_RAMWDATA\[7\]/B  COREABC_0/un17_ZREGISTER_RAMWDATA\[7\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD_0\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD_0\[0\]/Q  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/C  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD_0\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD_0\[0\]/Q  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/C  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  COREABC_0/un17_ZREGISTER_RAMWDATA\[4\]/B  COREABC_0/un17_ZREGISTER_RAMWDATA\[4\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[5\]/CLK  COREABC_0/ACCUMULATOR\[5\]/Q  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/B  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/A  COREABC_0/un17_ZREGISTER_PWDATA_M\[5\]/Y  COREABC_0_PWDATA_M_RNIN4A5\[5\]/A  COREABC_0_PWDATA_M_RNIN4A5\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[2\]/CLK  COREABC_0/SMADDR_0\[2\]/Q  COREABC_0/un37_SMADDR_I_10/C  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_24/A  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_25/B  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control110_0_a2_0/A  CORESPI_0/USPI/URF/control110_0_a2_0/Y  CORESPI_0/USPI/URF/control19_0_a2/B  CORESPI_0/USPI/URF/control19_0_a2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[9\]/CLK  CoreTimer_0/Count\[9\]/Q  CoreTimer_0/Count_RNIANTJ\[10\]/B  CoreTimer_0/Count_RNIANTJ\[10\]/Y  CoreTimer_0/Count_RNIVMQ61_0\[10\]/B  CoreTimer_0/Count_RNIVMQ61_0\[10\]/Y  CoreTimer_0/Count_RNIO2742\[14\]/B  CoreTimer_0/Count_RNIO2742\[14\]/Y  CoreTimer_0/Count_RNIIKK33\[7\]/A  CoreTimer_0/Count_RNIIKK33\[7\]/Y  CoreTimer_0/Count_RNIKTVN4\[7\]/A  CoreTimer_0/Count_RNIKTVN4\[7\]/Y  CoreTimer_0/Count_RNO_0\[14\]/A  CoreTimer_0/Count_RNO_0\[14\]/Y  CoreTimer_0/Count_RNO\[14\]/A  CoreTimer_0/Count_RNO\[14\]/Y  CoreTimer_0/Count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/C  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_24/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_24/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[1\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/A  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO/B  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI73OH/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI73OH/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI0KBB1/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI0KBB1/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/UROM.UROM/RAMWDATA\[11\]/B  COREABC_0/UROM.UROM/RAMWDATA\[11\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD11  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/UROM.UROM/RAMWDATA\[10\]/B  COREABC_0/UROM.UROM/RAMWDATA\[10\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD10  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/UROM.UROM/RAMWDATA\[8\]/B  COREABC_0/UROM.UROM/RAMWDATA\[8\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD8  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/A  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/UROM.UROM/RAMWDATA\[9\]/B  COREABC_0/UROM.UROM/RAMWDATA\[9\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD9  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[2\]/CLK  COREABC_0/SMADDR_0\[2\]/Q  COREABC_0/un37_SMADDR_I_10/C  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_24/A  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_27/A  COREABC_0/un37_SMADDR_I_27/Y  COREABC_0/un37_SMADDR_I_28/A  COREABC_0/un37_SMADDR_I_28/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[10\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[10\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[10\]/A  COREABC_0/UROM.UROM/SMADDR_21\[10\]/Y  COREABC_0/SMADDR\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[1\]/CLK  COREABC_0/SMADDR_0\[1\]/Q  COREABC_0/un37_SMADDR_I_10/B  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_24/A  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_25/B  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIV6ST\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIV6ST\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIV6ST\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIV6ST\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI3NKU\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI3NKU\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/iPRDATA\[1\]/CLK  CoreTimer_0/iPRDATA\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI3NKU\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI3NKU\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIGFFJ9\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[2\]/CLK  CORESPI_0/USPI/URXF/counter_q\[2\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_35/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_35/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[5\]/CLK  CoreTimer_0/Count\[5\]/Q  CoreTimer_0/Count_RNIMAET\[23\]/C  CoreTimer_0/Count_RNIMAET\[23\]/Y  CoreTimer_0/Count_RNIG3MN3\[19\]/B  CoreTimer_0/Count_RNIG3MN3\[19\]/Y  CoreTimer_0/Count_RNIIG7D7\[19\]/A  CoreTimer_0/Count_RNIIG7D7\[19\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/A  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNO_1\[26\]/A  CoreTimer_0/Count_RNO_1\[26\]/Y  CoreTimer_0/Count_RNO_0\[26\]/B  CoreTimer_0/Count_RNO_0\[26\]/Y  CoreTimer_0/Count_RNO\[26\]/A  CoreTimer_0/Count_RNO\[26\]/Y  CoreTimer_0/Count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[6\]/CLK  CORESPI_0/USPI/URF/int_raw\[6\]/Q  CORESPI_0/USPI/URF/int_raw_RNIPR361\[6\]/A  CORESPI_0/USPI/URF/int_raw_RNIPR361\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/A  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[3\]/CLK  CORESPI_0/USPI/URF/int_raw\[3\]/Q  CORESPI_0/USPI/URF/control1_RNIML8M\[5\]/A  CORESPI_0/USPI/URF/control1_RNIML8M\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/S  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[1\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI73OH/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI73OH/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD_0\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD_0\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4_d\[3\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[3\]/CLK  CORESPI_0/USPI/URXF/counter_q\[3\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_35/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_35/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_10/A  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_24/A  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_25/B  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/UROM.UROM/RAMWDATA_0\[9\]/A  COREABC_0/UROM.UROM/RAMWDATA_0\[9\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[9\]/A  COREABC_0/UROM.UROM/RAMWDATA\[9\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD9  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[5\]/CLK  CORESPI_0/USPI/URF/control2\[5\]/Q  CORESPI_0/USPI/URF/int_raw_RNIPQBN\[5\]/B  CORESPI_0/USPI/URF/int_raw_RNIPQBN\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/A  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2_2/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4_2/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/DOJMP_1_sqmuxa/C  COREABC_0/UROM.UROM/DOJMP_1_sqmuxa/Y  COREABC_0/UROM.UROM/un1_ICYCLE_11/B  COREABC_0/UROM.UROM/un1_ICYCLE_11/Y  COREABC_0/DOJMP/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[9\]/CLK  CoreTimer_0/Count\[9\]/Q  CoreTimer_0/Count_RNIANTJ\[10\]/B  CoreTimer_0/Count_RNIANTJ\[10\]/Y  CoreTimer_0/Count_RNIVMQ61_0\[10\]/B  CoreTimer_0/Count_RNIVMQ61_0\[10\]/Y  CoreTimer_0/Count_RNIO2742\[14\]/B  CoreTimer_0/Count_RNIO2742\[14\]/Y  CoreTimer_0/Count_RNIIKK33\[7\]/A  CoreTimer_0/Count_RNIIKK33\[7\]/Y  CoreTimer_0/Count_RNIKTVN4\[7\]/A  CoreTimer_0/Count_RNIKTVN4\[7\]/Y  CoreTimer_0/Count_RNO_0\[15\]/A  CoreTimer_0/Count_RNO_0\[15\]/Y  CoreTimer_0/Count_RNO\[15\]/A  CoreTimer_0/Count_RNO\[15\]/Y  CoreTimer_0/Count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/A  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/C  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreInterrupt_0/iPRDATA\[5\]/CLK  CoreInterrupt_0/iPRDATA\[5\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[0\]/CLK  COREABC_0/UROM.INSTR_ADDR\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_0\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_2_0\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_1_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.INSTR_CMD_RNI62NR\[2\]/B  COREABC_0/UROM.INSTR_CMD_RNI62NR\[2\]/Y  COREABC_0/UROM.INSTR_CMD_RNIUN4E1\[2\]/A  COREABC_0/UROM.INSTR_CMD_RNIUN4E1\[2\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/A  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_17/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_17/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/B  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTOOII\[3\]/CLK  CoreUARTapb_0/CUARTOOII\[3\]/Q  CoreUARTapb_0/CUARTOOII_RNIG8FL1\[3\]/A  CoreUARTapb_0/CUARTOOII_RNIG8FL1\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[7\]/CLK  COREABC_0/ACCUMULATOR\[7\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[7\]/B  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[7\]/Y  COREABC_0/d_m2/B  COREABC_0/d_m2/Y  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/B  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/C  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m2_e/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m2_e/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[2\]/CLK  CoreTimer_0/CtrlReg\[2\]/Q  CoreTimer_0/CtrlReg_RNIV4JM\[2\]/B  CoreTimer_0/CtrlReg_RNIV4JM\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/A  CoreTimer_0/CtrlReg_RNIB5QFA\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA_0/B  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI7R4K\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI7R4K\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI2FL51\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNI2FL51\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg150_0_a2_0_RNIF1Q03/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI62OH/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI62OH/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI932T/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI932T/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/UROM.UROM/STKPTR_c1/B  COREABC_0/UROM.UROM/STKPTR_c1/Y  COREABC_0/UROM.UROM/STKPTR_c2/A  COREABC_0/UROM.UROM/STKPTR_c2/Y  COREABC_0/UROM.UROM/STKPTR_c3/A  COREABC_0/UROM.UROM/STKPTR_c3/Y  COREABC_0/UROM.UROM/STKPTR_c4/A  COREABC_0/UROM.UROM/STKPTR_c4/Y  COREABC_0/UROM.UROM/STKPTR_c5/A  COREABC_0/UROM.UROM/STKPTR_c5/Y  COREABC_0/UROM.UROM/STKPTR_51_0/B  COREABC_0/UROM.UROM/STKPTR_51_0/Y  COREABC_0/UROM.UROM/STKPTR_n7/B  COREABC_0/UROM.UROM/STKPTR_n7/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2_2/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2_3/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2_3/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNISH101\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNISH101\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIVIBB1\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIVIBB1\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIS42H2/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIS42H2/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[24\]/CLK  CoreTimer_0/Count\[24\]/Q  CoreTimer_0/Count_RNIR7VI\[23\]/B  CoreTimer_0/Count_RNIR7VI\[23\]/Y  CoreTimer_0/Count_RNIOGT51\[19\]/A  CoreTimer_0/Count_RNIOGT51\[19\]/Y  CoreTimer_0/Count_RNIULAL2\[19\]/C  CoreTimer_0/Count_RNIULAL2\[19\]/Y  CoreTimer_0/Count_RNIVGM98\[19\]/A  CoreTimer_0/Count_RNIVGM98\[19\]/Y  CoreTimer_0/Count_RNO_1\[29\]/A  CoreTimer_0/Count_RNO_1\[29\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[2\]/CLK  COREABC_0/UROM.INSTR_SLOT\[2\]/Q  CORESPI_0/USPI/UTXF/full_out_RNI0D6S/A  CORESPI_0/USPI/UTXF/full_out_RNI0D6S/Y  CORESPI_0/USPI/UTXF/full_out_RNICR7K1/A  CORESPI_0/USPI/UTXF/full_out_RNICR7K1/Y  CORESPI_0/USPI/UTXF/full_out_RNI2QAT1/B  CORESPI_0/USPI/UTXF/full_out_RNI2QAT1/Y  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/B  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[4\]/CLK  COREABC_0/SMADDR_0\[4\]/Q  COREABC_0/un37_SMADDR_I_18/B  COREABC_0/un37_SMADDR_I_18/Y  COREABC_0/un37_SMADDR_I_24/B  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_25/B  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI19ST\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI19ST\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIOFS51\[19\]/C  CoreTimer_0/Count_RNIOFS51\[19\]/Y  CoreTimer_0/Count_RNIG3MN3\[19\]/A  CoreTimer_0/Count_RNIG3MN3\[19\]/Y  CoreTimer_0/Count_RNIIG7D7\[19\]/A  CoreTimer_0/Count_RNIIG7D7\[19\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/A  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNO_1\[26\]/A  CoreTimer_0/Count_RNO_1\[26\]/Y  CoreTimer_0/Count_RNO_0\[26\]/B  CoreTimer_0/Count_RNO_0\[26\]/Y  CoreTimer_0/Count_RNO\[26\]/A  CoreTimer_0/Count_RNO\[26\]/Y  CoreTimer_0/Count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI19ST\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI19ST\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI5PKU\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI5PKU\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI5PKU\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI5PKU\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIJNRJ9\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[6\]/CLK  COREABC_0/ACCUMULATOR\[6\]/Q  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/B  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  COREABC_0/un17_ZREGISTER_m32/C  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg\[2\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg\[2\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIH83P\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIH83P\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_8.GPOUT_reg_RNIEKUK6\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/A  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue_6/Y  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un17_ZREGISTER_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/A  COREABC_0/un17_ZREGISTER_STBRAM_7_0_x3/Y  COREABC_0/UROM.UROM/STBRAM_7_0_o3/A  COREABC_0/UROM.UROM/STBRAM_7_0_o3/Y  COREABC_0/UROM.UROM/STBRAM_7_0/B  COREABC_0/UROM.UROM/STBRAM_7_0/Y  COREABC_0/STBRAM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_35/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_35/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a0_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a0_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_s\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[5\]/CLK  CORESPI_0/USPI/URF/int_raw\[5\]/Q  CORESPI_0/USPI/URF/int_raw_RNIPQBN\[5\]/A  CORESPI_0/USPI/URF/int_raw_RNIPQBN\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/A  CORESPI_0/USPI/URF/int_raw_RNIDLTI2\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/CountPulse_RNO_11/C  CoreTimer_0/CountPulse_RNO_11/Y  CoreTimer_0/CountPulse_RNO_7/C  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  CoreTimer_0/iPRDATA_RNO_0\[0\]/A  CoreTimer_0/iPRDATA_RNO_0\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/A  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTOOII\[1\]/CLK  CoreUARTapb_0/CUARTOOII\[1\]/Q  CoreUARTapb_0/CUARTOOII_RNIA2FL1\[1\]/A  CoreUARTapb_0/CUARTOOII_RNIA2FL1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIVDQU1\[5\]/A  CoreTimer_0/Count_RNIVDQU1\[5\]/Y  CoreTimer_0/Count_RNO_0\[6\]/A  CoreTimer_0/Count_RNO_0\[6\]/Y  CoreTimer_0/Count_RNO\[6\]/A  CoreTimer_0/Count_RNO\[6\]/Y  CoreTimer_0/Count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_s\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_s\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[3\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[3\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_35/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_35/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/iPRDATA\[7\]/CLK  CoreTimer_0/iPRDATA\[7\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI2FSA1\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI2FSA1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_10/A  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_30/A  COREABC_0/un37_SMADDR_I_30/Y  COREABC_0/un37_SMADDR_I_31/A  COREABC_0/un37_SMADDR_I_31/Y  COREABC_0/un37_SMADDR_I_32/A  COREABC_0/un37_SMADDR_I_32/Y  COREABC_0/UROM.UROM/RAMWDATA_0\[11\]/A  COREABC_0/UROM.UROM/RAMWDATA_0\[11\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[11\]/A  COREABC_0/UROM.UROM/RAMWDATA\[11\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD11  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/B  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[4\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI2FSA1\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI2FSA1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[0\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNINFUJ\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNINFUJ\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI0KBB1/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI0KBB1/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI1LKU\[1\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI1LKU\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIG3MN3\[19\]/C  CoreTimer_0/Count_RNIG3MN3\[19\]/Y  CoreTimer_0/Count_RNIIG7D7\[19\]/A  CoreTimer_0/Count_RNIIG7D7\[19\]/Y  CoreTimer_0/Count_RNO\[23\]/B  CoreTimer_0/Count_RNO\[23\]/Y  CoreTimer_0/Count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[24\].APB_8.GPOUT_reg\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[23\]/CLK  CoreTimer_0/Count\[23\]/Q  CoreTimer_0/Count_RNIR7VI\[23\]/A  CoreTimer_0/Count_RNIR7VI\[23\]/Y  CoreTimer_0/Count_RNIOGT51\[19\]/A  CoreTimer_0/Count_RNIOGT51\[19\]/Y  CoreTimer_0/Count_RNIULAL2\[19\]/C  CoreTimer_0/Count_RNIULAL2\[19\]/Y  CoreTimer_0/Count_RNIVGM98\[19\]/A  CoreTimer_0/Count_RNIVGM98\[19\]/Y  CoreTimer_0/Count_RNO_1\[29\]/A  CoreTimer_0/Count_RNO_1\[29\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT4ST\[1\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT4ST\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/Y  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/A  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/Y  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a3/A  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a3/Y  COREABC_0/UROM.UROM/STBFLAG_2_m/A  COREABC_0/UROM.UROM/STBFLAG_2_m/Y  COREABC_0/UROM.UROM/STBACCUM_4_iv/C  COREABC_0/UROM.UROM/STBACCUM_4_iv/Y  COREABC_0/STBACCUM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[23\]/CLK  CoreTimer_0/Count\[23\]/Q  CoreTimer_0/Count_RNIMAET\[23\]/B  CoreTimer_0/Count_RNIMAET\[23\]/Y  CoreTimer_0/Count_RNIG3MN3\[19\]/B  CoreTimer_0/Count_RNIG3MN3\[19\]/Y  CoreTimer_0/Count_RNIIG7D7\[19\]/A  CoreTimer_0/Count_RNIIG7D7\[19\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/A  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNO_1\[26\]/A  CoreTimer_0/Count_RNO_1\[26\]/Y  CoreTimer_0/Count_RNO_0\[26\]/B  CoreTimer_0/Count_RNO_0\[26\]/Y  CoreTimer_0/Count_RNO\[26\]/A  CoreTimer_0/Count_RNO\[26\]/Y  CoreTimer_0/Count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_1/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_1/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNINFUJ\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNINFUJ\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI0KBB1/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI0KBB1/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/A  COREAPBSRAM_0/CoreApbSram_OII_0_a2_0\[0\]/Y  CoreUARTapb_0/m18/A  CoreUARTapb_0/m18/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/B  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[23\].APB_8.GPOUT_reg\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[0\]/CLK  COREABC_0/ACCUMULATOR\[0\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  COREABC_0_PWDATA_M_RNIIV95\[0\]/A  COREABC_0_PWDATA_M_RNIIV95\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[8\]/CLK  CoreTimer_0/Count\[8\]/Q  CoreTimer_0/Count_RNIPBCT\[14\]/C  CoreTimer_0/Count_RNIPBCT\[14\]/Y  CoreTimer_0/Count_RNIO2742\[14\]/A  CoreTimer_0/Count_RNIO2742\[14\]/Y  CoreTimer_0/Count_RNIIKK33\[7\]/A  CoreTimer_0/Count_RNIIKK33\[7\]/Y  CoreTimer_0/Count_RNIKTVN4\[7\]/A  CoreTimer_0/Count_RNIKTVN4\[7\]/Y  CoreTimer_0/Count_RNO_1\[17\]/A  CoreTimer_0/Count_RNO_1\[17\]/Y  CoreTimer_0/Count_RNO_0\[17\]/B  CoreTimer_0/Count_RNO_0\[17\]/Y  CoreTimer_0/Count_RNO\[17\]/A  CoreTimer_0/Count_RNO\[17\]/Y  CoreTimer_0/Count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[6\]/CLK  COREABC_0/ACCUMULATOR\[6\]/Q  COREABC_0/ACCUMULATOR_RNIAQ202\[6\]/C  COREABC_0/ACCUMULATOR_RNIAQ202\[6\]/Y  COREABC_0/un1_ACCUMULATOR_m32_d/S  COREABC_0/un1_ACCUMULATOR_m32_d/Y  COREABC_0/un1_ACCUMULATOR_m32/A  COREABC_0/un1_ACCUMULATOR_m32/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/C  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/B  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/Y  CoreUARTapb_0/CUARTlOlI/CUARTO10_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTO10_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO10/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[7\]/CLK  COREABC_0/ACCUMULATOR\[7\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[7\]/Y  COREABC_0/d_m2/B  COREABC_0/d_m2/Y  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/B  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/C  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[1\]/CLK  COREABC_0/UROM.INSTR_DATA\[1\]/Q  COREABC_0/un1_ACCUMULATOR_SHIFTLSB/S  COREABC_0/un1_ACCUMULATOR_SHIFTLSB/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a2\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a2\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[5\]/CLK  CORESPI_0/USPI/URF/control1\[5\]/Q  CORESPI_0/USPI/URF/control1_RNIML8M\[5\]/B  CORESPI_0/USPI/URF/control1_RNIML8M\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/S  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[4\]/CLK  COREABC_0/SMADDR_0\[4\]/Q  COREABC_0/un37_SMADDR_I_18/B  COREABC_0/un37_SMADDR_I_18/Y  COREABC_0/un37_SMADDR_I_30/B  COREABC_0/un37_SMADDR_I_30/Y  COREABC_0/un37_SMADDR_I_31/A  COREABC_0/un37_SMADDR_I_31/Y  COREABC_0/un37_SMADDR_I_32/A  COREABC_0/un37_SMADDR_I_32/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[11\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[11\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[11\]/A  COREABC_0/UROM.UROM/SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[3\]/CLK  COREABC_0/ACCUMULATOR\[3\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4_d\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg\[13\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg\[13\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIL9VQ\[13\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIL9VQ\[13\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[5\]/CLK  COREABC_0/ACCUMULATOR\[5\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[6\]/Y  COREABC_0/UROM.INSTR_CMD_RNIDLMQ2\[2\]/B  COREABC_0/UROM.INSTR_CMD_RNIDLMQ2\[2\]/Y  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/C  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/C  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  CORESPI_0/USPI/URF/cfg_ssel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  CoreUARTapb_0/CUARTO1OI\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[1\].APB_8.GPOUT_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[1\]/A  COREABC_0/UROM.UROM/PWDATA_M\[1\]/Y  CoreTimer_0/TimerPre\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[3\]/CLK  COREABC_0/SMADDR_0\[3\]/Q  COREABC_0/un37_SMADDR_I_18/A  COREABC_0/un37_SMADDR_I_18/Y  COREABC_0/un37_SMADDR_I_24/B  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_25/B  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[0\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNISH101\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNISH101\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIVIBB1\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIVIBB1\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIS42H2/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIS42H2/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI44LR\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI44LR\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID5UV\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID5UV\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[19\]/CLK  CoreTimer_0/Count\[19\]/Q  CoreTimer_0/Count_RNIOFS51\[19\]/B  CoreTimer_0/Count_RNIOFS51\[19\]/Y  CoreTimer_0/Count_RNIG3MN3\[19\]/A  CoreTimer_0/Count_RNIG3MN3\[19\]/Y  CoreTimer_0/Count_RNIIG7D7\[19\]/A  CoreTimer_0/Count_RNIIG7D7\[19\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/A  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNO_1\[26\]/A  CoreTimer_0/Count_RNO_1\[26\]/Y  CoreTimer_0/Count_RNO_0\[26\]/B  CoreTimer_0/Count_RNO_0\[26\]/Y  CoreTimer_0/Count_RNO\[26\]/A  CoreTimer_0/Count_RNO\[26\]/Y  CoreTimer_0/Count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2_1/C  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[7\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[7\]/Y  COREABC_0/d_m2/B  COREABC_0/d_m2/Y  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/B  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/C  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[2\]/CLK  COREABC_0/SMADDR_0\[2\]/Q  COREABC_0/un37_SMADDR_I_10/C  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_24/A  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_27/A  COREABC_0/un37_SMADDR_I_27/Y  COREABC_0/un37_SMADDR_I_28/A  COREABC_0/un37_SMADDR_I_28/Y  COREABC_0/UROM.UROM/RAMWDATA_0\[10\]/A  COREABC_0/UROM.UROM/RAMWDATA_0\[10\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[10\]/A  COREABC_0/UROM.UROM/RAMWDATA\[10\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD10  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNIS28U2\[8\]/B  CoreTimer_0/Count_RNIS28U2\[8\]/Y  CoreTimer_0/Count_RNO_0\[9\]/A  CoreTimer_0/Count_RNO_0\[9\]/Y  CoreTimer_0/Count_RNO\[9\]/A  CoreTimer_0/Count_RNO\[9\]/Y  CoreTimer_0/Count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreUARTapb_0/CUARTO1OI\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[2\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[2\]/A  COREABC_0/UROM.UROM/PWDATA_M\[2\]/Y  CoreTimer_0/TimerPre\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CORESPI_0/USPI/URF/cfg_ssel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CoreTimer_0/TimerPre\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[0\]/Y  CoreUARTapb_0/CUARTO1OI\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTOOII\[7\]/CLK  CoreUARTapb_0/CUARTOOII\[7\]/Q  CoreUARTapb_0/CUARTOOII_RNIBANR1\[7\]/A  CoreUARTapb_0/CUARTOOII_RNIBANR1\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2_1/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[22\]/CLK  CoreTimer_0/Count\[22\]/Q  CoreTimer_0/Count_RNIMAET\[23\]/A  CoreTimer_0/Count_RNIMAET\[23\]/Y  CoreTimer_0/Count_RNIG3MN3\[19\]/B  CoreTimer_0/Count_RNIG3MN3\[19\]/Y  CoreTimer_0/Count_RNIIG7D7\[19\]/A  CoreTimer_0/Count_RNIIG7D7\[19\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/A  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNO_1\[26\]/A  CoreTimer_0/Count_RNO_1\[26\]/Y  CoreTimer_0/Count_RNO_0\[26\]/B  CoreTimer_0/Count_RNO_0\[26\]/Y  CoreTimer_0/Count_RNO\[26\]/A  CoreTimer_0/Count_RNO\[26\]/Y  CoreTimer_0/Count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  CORESPI_0/USPI/URF/cfg_ssel\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  CoreUARTapb_0/CUARTO1OI\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[6\]/A  COREABC_0/UROM.UROM/PWDATA_M\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.GPOUT_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[5\]/CLK  COREABC_0/ACCUMULATOR\[5\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[5\]/B  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[2\]/CLK  COREABC_0/ACCUMULATOR\[2\]/Q  COREABC_0/un1_ACCUMULATOR_m26/B  COREABC_0/un1_ACCUMULATOR_m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[11\].APB_8.GPOUT_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[15\].APB_8.GPOUT_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[3\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[3\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNI372K\[3\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI372K\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[1\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIMVTP\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIMVTP\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIS3O75\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[1\]/CLK  COREABC_0/STKPTR\[1\]/Q  COREABC_0/UROM.UROM/STKPTR_c1/A  COREABC_0/UROM.UROM/STKPTR_c1/Y  COREABC_0/UROM.UROM/STKPTR_c2/A  COREABC_0/UROM.UROM/STKPTR_c2/Y  COREABC_0/UROM.UROM/STKPTR_c3/A  COREABC_0/UROM.UROM/STKPTR_c3/Y  COREABC_0/UROM.UROM/STKPTR_c4/A  COREABC_0/UROM.UROM/STKPTR_c4/Y  COREABC_0/UROM.UROM/STKPTR_c5/A  COREABC_0/UROM.UROM/STKPTR_c5/Y  COREABC_0/UROM.UROM/STKPTR_51_0/B  COREABC_0/UROM.UROM/STKPTR_51_0/Y  COREABC_0/UROM.UROM/STKPTR_n7/B  COREABC_0/UROM.UROM/STKPTR_n7/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNI0D6S/B  CORESPI_0/USPI/UTXF/full_out_RNI0D6S/Y  CORESPI_0/USPI/UTXF/full_out_RNICR7K1/A  CORESPI_0/USPI/UTXF/full_out_RNICR7K1/Y  CORESPI_0/USPI/UTXF/full_out_RNI2QAT1/B  CORESPI_0/USPI/UTXF/full_out_RNI2QAT1/Y  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/B  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[20\].APB_8.GPOUT_reg\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[14\].APB_8.GPOUT_reg\[14\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[14\].APB_8.GPOUT_reg\[14\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_10/A  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_11/B  COREABC_0/un37_SMADDR_I_11/Y  COREABC_0/un37_SMADDR_I_12/A  COREABC_0/un37_SMADDR_I_12/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[4\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[4\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[4\]/A  COREABC_0/UROM.UROM/SMADDR_21\[4\]/Y  COREABC_0/SMADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[1\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_16/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_16/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_24/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_24/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/A  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/Y  CoreInterrupt_0/DataOut_3_sqmuxa_0_a3/B  CoreInterrupt_0/DataOut_3_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/B  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreInterrupt_0/iPRDATA\[7\]/CLK  CoreInterrupt_0/iPRDATA\[7\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  CORESPI_0/USPI/URF/cfg_ssel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  CoreUARTapb_0/CUARTO1OI\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_8.GPOUT_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[3\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[3\]/A  COREABC_0/UROM.UROM/PWDATA_M\[3\]/Y  CoreTimer_0/TimerPre\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  CORESPI_0/USPI/URF/cfg_ssel\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  CoreUARTapb_0/CUARTO1OI\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI44LR\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI44LR\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO_0\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[4\]/CLK  COREABC_0/ACCUMULATOR\[4\]/Q  COREABC_0/un1_ACCUMULATOR_m16_d/B  COREABC_0/un1_ACCUMULATOR_m16_d/Y  COREABC_0/un1_ACCUMULATOR_m32_d/B  COREABC_0/un1_ACCUMULATOR_m32_d/Y  COREABC_0/un1_ACCUMULATOR_m32/A  COREABC_0/un1_ACCUMULATOR_m32/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/C  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  CORESPI_0/USPI/URF/cfg_ssel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  CoreUARTapb_0/CUARTO1OI\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/PWDATA_M\[4\]/A  COREABC_0/UROM.UROM/PWDATA_M\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[12\].APB_8.GPOUT_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg132/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg132/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[5\]/CLK  CoreTimer_0/Count\[5\]/Q  CoreTimer_0/Count_RNIQHDV\[7\]/C  CoreTimer_0/Count_RNIQHDV\[7\]/Y  CoreTimer_0/Count_RNIIKK33\[7\]/B  CoreTimer_0/Count_RNIIKK33\[7\]/Y  CoreTimer_0/Count_RNIKTVN4\[7\]/A  CoreTimer_0/Count_RNIKTVN4\[7\]/Y  CoreTimer_0/Count_RNO_1\[17\]/A  CoreTimer_0/Count_RNO_1\[17\]/Y  CoreTimer_0/Count_RNO_0\[17\]/B  CoreTimer_0/Count_RNO_0\[17\]/Y  CoreTimer_0/Count_RNO\[17\]/A  CoreTimer_0/Count_RNO\[17\]/Y  CoreTimer_0/Count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3_1/A  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3_1/Y  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3/A  CoreInterrupt_0/DataOut_1_sqmuxa_0_a3/Y  CoreInterrupt_0/iPRDATA_RNO_2\[0\]/B  CoreInterrupt_0/iPRDATA_RNO_2\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/B  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/C  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[0\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI62OH/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI62OH/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI932T/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI932T/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_8.GPOUT_reg\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_8.GPOUT_reg\[3\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a4\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a4\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_5\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_5\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[8\]/CLK  CoreTimer_0/Count\[8\]/Q  CoreTimer_0/Count_RNIS28U2\[8\]/C  CoreTimer_0/Count_RNIS28U2\[8\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/B  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/A  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/Count_RNO_1\[14\]/A  CoreTimer_0/Count_RNO_1\[14\]/Y  CoreTimer_0/Count_RNO_0\[14\]/B  CoreTimer_0/Count_RNO_0\[14\]/Y  CoreTimer_0/Count_RNO\[14\]/A  CoreTimer_0/Count_RNO\[14\]/Y  CoreTimer_0/Count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[3\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[3\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNI69GJ1\[3\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNI69GJ1\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNI4CAM2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIFR42\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIFR42\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m7/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m2_e/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m2_e/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg\[5\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg\[5\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.GPOUT_reg\[11\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.GPOUT_reg\[11\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_0\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_0\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[6\]/CLK  COREABC_0/ACCUMULATOR\[6\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_3\[6\]/B  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_3\[6\]/Y  COREABC_0/un1_ACCUMULATOR_m32_d/A  COREABC_0/un1_ACCUMULATOR_m32_d/Y  COREABC_0/un1_ACCUMULATOR_m32/A  COREABC_0/un1_ACCUMULATOR_m32/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/C  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[13\]/CLK  CoreTimer_0/Count\[13\]/Q  CoreTimer_0/Count_RNIPBCT\[14\]/A  CoreTimer_0/Count_RNIPBCT\[14\]/Y  CoreTimer_0/Count_RNIO2742\[14\]/A  CoreTimer_0/Count_RNIO2742\[14\]/Y  CoreTimer_0/Count_RNIIKK33\[7\]/A  CoreTimer_0/Count_RNIIKK33\[7\]/Y  CoreTimer_0/Count_RNIKTVN4\[7\]/A  CoreTimer_0/Count_RNIKTVN4\[7\]/Y  CoreTimer_0/Count_RNO_1\[17\]/A  CoreTimer_0/Count_RNO_1\[17\]/Y  CoreTimer_0/Count_RNO_0\[17\]/B  CoreTimer_0/Count_RNO_0\[17\]/Y  CoreTimer_0/Count_RNO\[17\]/A  CoreTimer_0/Count_RNO\[17\]/Y  CoreTimer_0/Count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[5\]/CLK  COREABC_0/ACCUMULATOR\[5\]/Q  COREABC_0/un1_ACCUMULATOR_m16_d/A  COREABC_0/un1_ACCUMULATOR_m16_d/Y  COREABC_0/un1_ACCUMULATOR_m32_d/B  COREABC_0/un1_ACCUMULATOR_m32_d/Y  COREABC_0/un1_ACCUMULATOR_m32/A  COREABC_0/un1_ACCUMULATOR_m32/Y  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/C  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[2\]/A  CoreAPB3_0/iPSELS_0_a2_0\[2\]/Y  CORESPI_0/USPI/UTXF/full_out_RNI2QAT1/A  CORESPI_0/USPI/UTXF/full_out_RNI2QAT1/Y  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/B  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/m104_i_a2_0/A  CoreTimer_0/m104_i_a2_0/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3_1\[1\]/B  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3_1\[1\]/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3\[1\]/B  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3\[1\]/Y  CoreInterrupt_0/iPRDATA_RNO\[2\]/C  CoreInterrupt_0/iPRDATA_RNO\[2\]/Y  CoreInterrupt_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/Y  CoreTimer_0/iPRDATA_RNO_2\[2\]/A  CoreTimer_0/iPRDATA_RNO_2\[2\]/Y  CoreTimer_0/iPRDATA_RNO_0\[2\]/C  CoreTimer_0/iPRDATA_RNO_0\[2\]/Y  CoreTimer_0/iPRDATA_RNO\[2\]/A  CoreTimer_0/iPRDATA_RNO\[2\]/Y  CoreTimer_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/Y  CoreTimer_0/iPRDATA_RNO_2\[1\]/A  CoreTimer_0/iPRDATA_RNO_2\[1\]/Y  CoreTimer_0/iPRDATA_RNO_0\[1\]/C  CoreTimer_0/iPRDATA_RNO_0\[1\]/Y  CoreTimer_0/iPRDATA_RNO\[1\]/A  CoreTimer_0/iPRDATA_RNO\[1\]/Y  CoreTimer_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0_RNIADUD3/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0_RNIADUD3/Y  CoreUARTapb_0/CUARTOOII\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreUARTapb_0/m20/A  CoreUARTapb_0/m20/Y  CoreUARTapb_0/CUARTl0OI\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreUARTapb_0/m15/A  CoreUARTapb_0/m15/Y  CoreUARTapb_0/CUARTO1OI\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_1/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_1/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_3\[1\]/B  CoreInterrupt_0/iPRDATA_RNO_3\[1\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[1\]/C  CoreInterrupt_0/iPRDATA_RNO_0\[1\]/Y  CoreInterrupt_0/iPRDATA_RNO\[1\]/A  CoreInterrupt_0/iPRDATA_RNO\[1\]/Y  CoreInterrupt_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[5\]/CLK  COREABC_0/ACCUMULATOR\[5\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[6\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[6\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNIMBNH1\[6\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNIMBNH1\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/B  CORESPI_0/USPI/URF/int_raw_RNIVGTL4\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[1\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNI2AHC1\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNI2AHC1\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/m104_i_a2_0/A  CoreTimer_0/m104_i_a2_0/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3_1\[1\]/B  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3_1\[1\]/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3\[1\]/B  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3\[1\]/Y  CoreInterrupt_0/iPRDATA_RNO\[3\]/C  CoreInterrupt_0/iPRDATA_RNO\[3\]/Y  CoreInterrupt_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg\[8\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg\[8\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[1\]/CLK  COREABC_0/ACCUMULATOR\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreInterrupt_0/iPRDATA\[0\]/CLK  CoreInterrupt_0/iPRDATA\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[1\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIQARS\[1\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIQARS\[1\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI7IBL5\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_10/A  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_16/A  COREABC_0/un37_SMADDR_I_16/Y  COREABC_0/un37_SMADDR_I_17/A  COREABC_0/un37_SMADDR_I_17/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[6\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[6\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[6\]/A  COREABC_0/UROM.UROM/SMADDR_21\[6\]/Y  COREABC_0/SMADDR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_10/A  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_19/A  COREABC_0/un37_SMADDR_I_19/Y  COREABC_0/un37_SMADDR_I_20/A  COREABC_0/un37_SMADDR_I_20/Y  COREABC_0/un17_ZREGISTER_SMADDR_21_1\[7\]/A  COREABC_0/un17_ZREGISTER_SMADDR_21_1\[7\]/Y  COREABC_0/un17_ZREGISTER_SMADDR_21\[7\]/A  COREABC_0/un17_ZREGISTER_SMADDR_21\[7\]/Y  COREABC_0/SMADDR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_10/A  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_22/A  COREABC_0/un37_SMADDR_I_22/Y  COREABC_0/un37_SMADDR_I_23/A  COREABC_0/un37_SMADDR_I_23/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[8\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[8\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[8\]/A  COREABC_0/UROM.UROM/SMADDR_21\[8\]/Y  COREABC_0/SMADDR\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_10/A  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_13/A  COREABC_0/un37_SMADDR_I_13/Y  COREABC_0/un37_SMADDR_I_14/A  COREABC_0/un37_SMADDR_I_14/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[5\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[5\]/A  COREABC_0/UROM.UROM/SMADDR_21\[5\]/Y  COREABC_0/SMADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[7\]/CLK  COREABC_0/ACCUMULATOR\[7\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[7\]/Y  COREABC_0_PWDATA_M_RNIP6A5\[7\]/A  COREABC_0_PWDATA_M_RNIP6A5\[7\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIBDVT\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIBDVT\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIFR42\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIFR42\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBJ922\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNO\[4\]/A  CoreTimer_0/PreScale_RNO\[4\]/Y  CoreTimer_0/PreScale\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[14\]/CLK  CoreTimer_0/Count\[14\]/Q  CoreTimer_0/Count_RNIPBCT\[14\]/B  CoreTimer_0/Count_RNIPBCT\[14\]/Y  CoreTimer_0/Count_RNIO2742\[14\]/A  CoreTimer_0/Count_RNIO2742\[14\]/Y  CoreTimer_0/Count_RNIIKK33\[7\]/A  CoreTimer_0/Count_RNIIKK33\[7\]/Y  CoreTimer_0/Count_RNIKTVN4\[7\]/A  CoreTimer_0/Count_RNIKTVN4\[7\]/Y  CoreTimer_0/Count_RNO_1\[17\]/A  CoreTimer_0/Count_RNO_1\[17\]/Y  CoreTimer_0/Count_RNO_0\[17\]/B  CoreTimer_0/Count_RNO_0\[17\]/Y  CoreTimer_0/Count_RNO\[17\]/A  CoreTimer_0/Count_RNO\[17\]/Y  CoreTimer_0/Count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI10C22\[1\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI10C22\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI10C22\[1\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI10C22\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreUARTapb_0/m15/A  CoreUARTapb_0/m15/Y  CoreUARTapb_0/CUARTO1OI\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreUARTapb_0/m15/A  CoreUARTapb_0/m15/Y  CoreUARTapb_0/CUARTO1OI\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreUARTapb_0/m15/A  CoreUARTapb_0/m15/Y  CoreUARTapb_0/CUARTO1OI\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreUARTapb_0/m15/A  CoreUARTapb_0/m15/Y  CoreUARTapb_0/CUARTO1OI\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreUARTapb_0/m15/A  CoreUARTapb_0/m15/Y  CoreUARTapb_0/CUARTO1OI\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreUARTapb_0/m15/A  CoreUARTapb_0/m15/Y  CoreUARTapb_0/CUARTO1OI\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreUARTapb_0/m15/A  CoreUARTapb_0/m15/Y  CoreUARTapb_0/CUARTO1OI\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNI5HS21\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNI5HS21\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_8.GPOUT_reg_RNIJHVN2\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/A  COREABC_0_PADDR_M_RNI1OR2_0\[5\]/Y  CoreInterrupt_0/un1_fiqSoft11/C  CoreInterrupt_0/un1_fiqSoft11/Y  CoreInterrupt_0/irqSoft\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[0\]/CLK  COREABC_0/ACCUMULATOR\[0\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_xhdl_31.ALUOUT_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_m20/B  COREABC_0/un17_ZREGISTER_m20/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[5\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[5\]/Y  COREABC_0/ZREGISTER\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.GPOUT_reg\[14\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.GPOUT_reg\[14\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.GPOUT_reg_RNINVH31\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.GPOUT_reg_RNINVH31\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg_RNIGSF42\[6\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg_RNIGSF42\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/A  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_1/B  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_1/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/B  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/A  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_7/B  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_7/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/A  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_1/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_1/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/UROM.UROM/STKPTRlde/C  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/un1_PWRITE_M_i/A  COREABC_0/UROM.UROM/un1_PWRITE_M_i/Y  COREAPBSRAM_0/CoreApbSram_I1I_0_a2/C  COREAPBSRAM_0/CoreApbSram_I1I_0_a2/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/BLKB  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNI8AAF4\[31\]/C  CoreTimer_0/Count_RNI8AAF4\[31\]/Y  CoreTimer_0/Count_RNIC07P9_0\[31\]/B  CoreTimer_0/Count_RNIC07P9_0\[31\]/Y  CoreTimer_0/CountIsZeroReg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[6\]/CLK  COREABC_0/ACCUMULATOR\[6\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[7\]/Y  COREABC_0/UROM.INSTR_CMD_RNIEMMQ2\[2\]/B  COREABC_0/UROM.INSTR_CMD_RNIEMMQ2\[2\]/Y  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/C  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/C  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNILDUJ\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNILDUJ\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIS42H2/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIS42H2/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[24\].APB_8.GPOUT_reg\[24\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[24\].APB_8.GPOUT_reg\[24\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreTimer_0/m104_i_o2/B  CoreTimer_0/m104_i_o2/Y  CoreTimer_0/m104_i_o6/A  CoreTimer_0/m104_i_o6/Y  CoreTimer_0/PrdataNext_1_0_iv_0_i_o6\[4\]/A  CoreTimer_0/PrdataNext_1_0_iv_0_i_o6\[4\]/Y  CoreTimer_0/iPRDATA_RNO\[4\]/B  CoreTimer_0/iPRDATA_RNO\[4\]/Y  CoreTimer_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[0\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_27/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_27/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_28/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_28/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_31/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_31/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_32/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_32/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[11\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[11\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[1\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIVIBB1\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIVIBB1\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIS42H2/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIS42H2/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3_1/B  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3_1/Y  CoreTimer_0/iPRDATA_RNO_6\[0\]/B  CoreTimer_0/iPRDATA_RNO_6\[0\]/Y  CoreTimer_0/iPRDATA_RNO_2\[0\]/C  CoreTimer_0/iPRDATA_RNO_2\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/C  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q3/CLK  CORESPI_0/USPI/UCC/clock_rx_q3/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/A  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_1/B  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_1/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/B  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[5\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[5\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNIF0LT\[5\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNIF0LT\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIF5F02\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIF5F02\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[0\]/CLK  COREABC_0/ACCUMULATOR\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD_0\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD_0\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[5\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[21\]/B  CoreTimer_0/Count_RNIN3VI\[21\]/Y  CoreTimer_0/Count_RNIJBT51\[20\]/C  CoreTimer_0/Count_RNIJBT51\[20\]/Y  CoreTimer_0/Count_RNIKVPH3\[20\]/C  CoreTimer_0/Count_RNIKVPH3\[20\]/Y  CoreTimer_0/Count_RNILQ569\[20\]/B  CoreTimer_0/Count_RNILQ569\[20\]/Y  CoreTimer_0/Count_RNO_0\[30\]/B  CoreTimer_0/Count_RNO_0\[30\]/Y  CoreTimer_0/Count_RNO\[30\]/A  CoreTimer_0/Count_RNO\[30\]/Y  CoreTimer_0/Count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreTimer_0/m104_i_a2_0/B  CoreTimer_0/m104_i_a2_0/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3_1\[1\]/B  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3_1\[1\]/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3\[1\]/B  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3\[1\]/Y  CoreInterrupt_0/iPRDATA_RNO\[2\]/C  CoreInterrupt_0/iPRDATA_RNO\[2\]/Y  CoreInterrupt_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[11\]/S  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[11\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[3\]/S  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[4\]/S  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[4\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/S  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[12\]/S  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[10\]/S  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[8\]/S  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[7\]/S  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[5\]/S  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[2\]/S  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[1\]/S  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[0\]/S  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[6\]/S  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_10/A  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_11/B  COREABC_0/un37_SMADDR_I_11/Y  COREABC_0/un37_SMADDR_I_12/A  COREABC_0/un37_SMADDR_I_12/Y  COREABC_0/un17_ZREGISTER_RAMWDATA_0\[4\]/A  COREABC_0/un17_ZREGISTER_RAMWDATA_0\[4\]/Y  COREABC_0/un17_ZREGISTER_RAMWDATA\[4\]/A  COREABC_0/un17_ZREGISTER_RAMWDATA\[4\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_busy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/iPRDATA\[0\]/CLK  CoreTimer_0/iPRDATA\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control19_0_a2_0/A  CORESPI_0/USPI/URF/control19_0_a2_0/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/A  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNO_0\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/Y  CORESPI_0/USPI/URF/int_raw\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIVIBB1\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIVIBB1\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIS42H2/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIS42H2/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[7\]/CLK  CORESPI_0/USPI/URF/control1\[7\]/Q  CORESPI_0/USPI/URF/control1_RNITERL\[7\]/A  CORESPI_0/USPI/URF/control1_RNITERL\[7\]/Y  CORESPI_0/USPI/URF/control2_RNIR0QC1\[7\]/C  CORESPI_0/USPI/URF/control2_RNIR0QC1\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreInterrupt_0/iPRDATA\[3\]/CLK  CoreInterrupt_0/iPRDATA\[3\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNIRT7K2\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIRT7K2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[4\]/C  CoreAPB3_0/iPSELS_0_a2_0\[4\]/Y  CORESPI_0/USPI/UCON/rx_m1_e_0/A  CORESPI_0/USPI/UCON/rx_m1_e_0/Y  CORESPI_0/USPI/URF/sticky_RNO\[0\]/B  CORESPI_0/USPI/URF/sticky_RNO\[0\]/Y  CORESPI_0/USPI/URF/sticky\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI84OH/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI84OH/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIS42H2/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIS42H2/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/control17_0_o2/B  CORESPI_0/USPI/URF/control17_0_o2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[4\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[5\]/CLK  COREABC_0/SMADDR\[5\]/Q  COREABC_0/un37_SMADDR_I_18/C  COREABC_0/un37_SMADDR_I_18/Y  COREABC_0/un37_SMADDR_I_24/B  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_25/B  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIOGT51\[19\]/C  CoreTimer_0/Count_RNIOGT51\[19\]/Y  CoreTimer_0/Count_RNIULAL2\[19\]/C  CoreTimer_0/Count_RNIULAL2\[19\]/Y  CoreTimer_0/Count_RNIVGM98\[19\]/A  CoreTimer_0/Count_RNIVGM98\[19\]/Y  CoreTimer_0/Count_RNO_1\[29\]/A  CoreTimer_0/Count_RNO_1\[29\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg_RNISH6R\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg_RNISH6R\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg_RNIGSF42\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.GPOUT_reg_RNIGSF42\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/C  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_17/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_17/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[0\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/B  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o_6_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o_6_0_a2_1/Y  CoreTimer_0/iPRDATA_RNO_5\[0\]/B  CoreTimer_0/iPRDATA_RNO_5\[0\]/Y  CoreTimer_0/iPRDATA_RNO_2\[0\]/B  CoreTimer_0/iPRDATA_RNO_2\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/C  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg\[0\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg\[0\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg_RNIDU551\[0\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg_RNIDU551\[0\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNIQLMF3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3_1/B  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3_1/Y  CoreTimer_0/iPRDATA_RNO_3\[2\]/A  CoreTimer_0/iPRDATA_RNO_3\[2\]/Y  CoreTimer_0/iPRDATA_RNO_1\[2\]/C  CoreTimer_0/iPRDATA_RNO_1\[2\]/Y  CoreTimer_0/iPRDATA_RNO\[2\]/B  CoreTimer_0/iPRDATA_RNO\[2\]/Y  CoreTimer_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3_1/B  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3_1/Y  CoreTimer_0/iPRDATA_RNO_3\[1\]/A  CoreTimer_0/iPRDATA_RNO_3\[1\]/Y  CoreTimer_0/iPRDATA_RNO_1\[1\]/C  CoreTimer_0/iPRDATA_RNO_1\[1\]/Y  CoreTimer_0/iPRDATA_RNO\[1\]/B  CoreTimer_0/iPRDATA_RNO\[1\]/Y  CoreTimer_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_0/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/A  CORESPI_0/USPI/UTXF/full_out_RNI6G5J2/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_10/A  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_16/A  COREABC_0/un37_SMADDR_I_16/Y  COREABC_0/un37_SMADDR_I_17/A  COREABC_0/un37_SMADDR_I_17/Y  COREABC_0/UROM.UROM/RAMWDATA_0\[6\]/A  COREABC_0/UROM.UROM/RAMWDATA_0\[6\]/Y  COREABC_0/un17_ZREGISTER_RAMWDATA\[6\]/A  COREABC_0/un17_ZREGISTER_RAMWDATA\[6\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_10/A  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_19/A  COREABC_0/un37_SMADDR_I_19/Y  COREABC_0/un37_SMADDR_I_20/A  COREABC_0/un37_SMADDR_I_20/Y  COREABC_0/UROM.UROM/RAMWDATA_0\[7\]/A  COREABC_0/UROM.UROM/RAMWDATA_0\[7\]/Y  COREABC_0/un17_ZREGISTER_RAMWDATA\[7\]/A  COREABC_0/un17_ZREGISTER_RAMWDATA\[7\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_10/A  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_13/A  COREABC_0/un37_SMADDR_I_13/Y  COREABC_0/un37_SMADDR_I_14/A  COREABC_0/un37_SMADDR_I_14/Y  COREABC_0/un17_ZREGISTER_RAMWDATA_0\[5\]/A  COREABC_0/un17_ZREGISTER_RAMWDATA_0\[5\]/Y  COREABC_0/un17_ZREGISTER_RAMWDATA\[5\]/A  COREABC_0/un17_ZREGISTER_RAMWDATA\[5\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.GPOUT_reg\[9\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.GPOUT_reg\[9\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_0\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_0\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNI0V1C6\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNI0V1C6\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[5\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[5\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNI592K\[5\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI592K\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIF5F02\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIF5F02\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIRSJ47\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[1\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI932T/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI932T/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[0\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHAC82\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNI7HVC6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI0KBB1/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI0KBB1/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[4\]/CLK  CORESPI_0/USPI/URXF/counter_q\[4\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_8/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_8/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNIP0FI1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNIP0FI1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTO00l_RNO_0/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTO00l_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTO00l/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_10/A  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_22/A  COREABC_0/un37_SMADDR_I_22/Y  COREABC_0/un37_SMADDR_I_23/A  COREABC_0/un37_SMADDR_I_23/Y  COREABC_0/UROM.UROM/RAMWDATA_0\[8\]/A  COREABC_0/UROM.UROM/RAMWDATA_0\[8\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[8\]/A  COREABC_0/UROM.UROM/RAMWDATA\[8\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD8  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreTimer_0/Count\[22\]/CLK  CoreTimer_0/Count\[22\]/Q  CoreTimer_0/Count_RNIBUES\[26\]/C  CoreTimer_0/Count_RNIBUES\[26\]/Y  CoreTimer_0/Count_RNIULAL2\[19\]/A  CoreTimer_0/Count_RNIULAL2\[19\]/Y  CoreTimer_0/Count_RNIVGM98\[19\]/A  CoreTimer_0/Count_RNIVGM98\[19\]/Y  CoreTimer_0/Count_RNO_1\[29\]/A  CoreTimer_0/Count_RNO_1\[29\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg\[7\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[7\].APB_8.GPOUT_reg\[7\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/UROM.UROM/STKPTR_c1/B  COREABC_0/UROM.UROM/STKPTR_c1/Y  COREABC_0/UROM.UROM/STKPTR_c2/A  COREABC_0/UROM.UROM/STKPTR_c2/Y  COREABC_0/UROM.UROM/STKPTR_c3/A  COREABC_0/UROM.UROM/STKPTR_c3/Y  COREABC_0/UROM.UROM/STKPTR_c4/A  COREABC_0/UROM.UROM/STKPTR_c4/Y  COREABC_0/UROM.UROM/STKPTR_c5/A  COREABC_0/UROM.UROM/STKPTR_c5/Y  COREABC_0/UROM.UROM/STKPTR_n6/B  COREABC_0/UROM.UROM/STKPTR_n6/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[20\]/CLK  CoreTimer_0/Count\[20\]/Q  CoreTimer_0/Count_RNIR6UI\[18\]/B  CoreTimer_0/Count_RNIR6UI\[18\]/Y  CoreTimer_0/Count_RNIULAL2\[19\]/B  CoreTimer_0/Count_RNIULAL2\[19\]/Y  CoreTimer_0/Count_RNIVGM98\[19\]/A  CoreTimer_0/Count_RNIVGM98\[19\]/Y  CoreTimer_0/Count_RNO_1\[29\]/A  CoreTimer_0/Count_RNO_1\[29\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNIRT7K2\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIRT7K2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI84OH/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI84OH/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIS42H2/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIS42H2/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI932T/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNI932T/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIKL053\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.un66_PRDATA_o_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_28/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[3\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/C  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNIP0FI1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNIP0FI1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[4\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD_0\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD_0\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[0\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[4\]/CLK  COREABC_0/SMADDR_0\[4\]/Q  COREABC_0/un37_SMADDR_I_18/B  COREABC_0/un37_SMADDR_I_18/Y  COREABC_0/un37_SMADDR_I_22/B  COREABC_0/un37_SMADDR_I_22/Y  COREABC_0/un37_SMADDR_I_23/A  COREABC_0/un37_SMADDR_I_23/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[8\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[8\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[8\]/A  COREABC_0/UROM.UROM/SMADDR_21\[8\]/Y  COREABC_0/SMADDR\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[4\]/CLK  COREABC_0/SMADDR_0\[4\]/Q  COREABC_0/un37_SMADDR_I_18/B  COREABC_0/un37_SMADDR_I_18/Y  COREABC_0/un37_SMADDR_I_19/B  COREABC_0/un37_SMADDR_I_19/Y  COREABC_0/un37_SMADDR_I_20/A  COREABC_0/un37_SMADDR_I_20/Y  COREABC_0/un17_ZREGISTER_SMADDR_21_1\[7\]/A  COREABC_0/un17_ZREGISTER_SMADDR_21_1\[7\]/Y  COREABC_0/un17_ZREGISTER_SMADDR_21\[7\]/A  COREABC_0/un17_ZREGISTER_SMADDR_21\[7\]/Y  COREABC_0/SMADDR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_0/B  CORESPI_0/USPI/UCON/un1_PADDR_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg132/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg132/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/Y  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/A  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/Y  COREABC_0/UROM.UROM/STBFLAG_5k_0_a2_0_a2/A  COREABC_0/UROM.UROM/STBFLAG_5k_0_a2_0_a2/Y  COREABC_0/UROM.UROM/STBACCUM_4_iv/B  COREABC_0/UROM.UROM/STBACCUM_4_iv/Y  COREABC_0/STBACCUM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/LoadEnReg/CLK  CoreTimer_0/LoadEnReg/Q  CoreTimer_0/LoadEnReg_RNI37HPA_0/A  CoreTimer_0/LoadEnReg_RNI37HPA_0/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[4\]/CLK  CORESPI_0/USPI/URXF/counter_q\[4\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_13/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_13/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/Y  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/A  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/Y  COREABC_0/UROM.UROM/STBFLAG_5k_0_a2_0_a2/A  COREABC_0/UROM.UROM/STBFLAG_5k_0_a2_0_a2/Y  COREABC_0/UROM.UROM/STBFLAG_5/A  COREABC_0/UROM.UROM/STBFLAG_5/Y  COREABC_0/STBFLAG/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m8/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m8/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m2_e/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m2_e/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[19\]/CLK  CoreTimer_0/Count\[19\]/Q  CoreTimer_0/Count_RNIOGT51\[19\]/B  CoreTimer_0/Count_RNIOGT51\[19\]/Y  CoreTimer_0/Count_RNIULAL2\[19\]/C  CoreTimer_0/Count_RNIULAL2\[19\]/Y  CoreTimer_0/Count_RNIVGM98\[19\]/A  CoreTimer_0/Count_RNIVGM98\[19\]/Y  CoreTimer_0/Count_RNO_1\[29\]/A  CoreTimer_0/Count_RNO_1\[29\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/Y  CORESPI_0/USPI/UCC/mtx_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_re/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/B  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/B  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/B  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/B  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/B  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/B  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/B  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_m1_e_0/A  COREABC_0/UROM.UROM/to_m1_e_0/Y  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/B  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNID0JS\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNID0JS\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIK3BE1/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIK3BE1/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNISTLA4/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNISTLA4/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIFR42\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIFR42\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[4\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[4\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_8/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_8/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[0\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_17/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_17/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/B  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[0\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_17/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_17/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[0\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/B  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[1\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_24/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_24/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[1\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/A  CORESPI_0/USPI/UTXF/full_out_2_0_a3_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[4\]/CLK  COREABC_0/ACCUMULATOR\[4\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_3\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[18\]/CLK  CoreTimer_0/Count\[18\]/Q  CoreTimer_0/Count_RNIIHQT5\[18\]/B  CoreTimer_0/Count_RNIIHQT5\[18\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNIPA8Q6\[21\]/B  CoreTimer_0/Count_RNIPA8Q6\[21\]/Y  CoreTimer_0/Count_RNO_0\[23\]/A  CoreTimer_0/Count_RNO_0\[23\]/Y  CoreTimer_0/Count_RNO\[23\]/A  CoreTimer_0/Count_RNO\[23\]/Y  CoreTimer_0/Count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/Y  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/A  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/Y  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a3/A  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a3/Y  COREABC_0/UROM.UROM/STBFLAG_5/S  COREABC_0/UROM.UROM/STBFLAG_5/Y  COREABC_0/STBFLAG/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/A  COREABC_0/UROM.INSTR_SCMD_RNIRGMA\[0\]/Y  COREABC_0/un17_ZREGISTER_m26_0/B  COREABC_0/un17_ZREGISTER_m26_0/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[2\]/A  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[2\]/Y  COREABC_0/ZREGISTER\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[0\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNILDUJ\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNILDUJ\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIS42H2/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIS42H2/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNINB23C/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/Y  CoreTimer_0/iPRDATA_RNO_1\[0\]/A  CoreTimer_0/iPRDATA_RNO_1\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/B  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/m104_i_a2_0/A  CoreTimer_0/m104_i_a2_0/Y  CoreTimer_0/iPRDATA_RNO_4\[0\]/A  CoreTimer_0/iPRDATA_RNO_4\[0\]/Y  CoreTimer_0/iPRDATA_RNO_0\[0\]/C  CoreTimer_0/iPRDATA_RNO_0\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/A  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_15/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_15/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[2\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[1\]/CLK  COREABC_0/ACCUMULATOR\[1\]/Q  COREABC_0/un1_ACCUMULATOR_m28/B  COREABC_0/un1_ACCUMULATOR_m28/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[2\]/CLK  COREABC_0/STKPTR\[2\]/Q  COREABC_0/UROM.UROM/STKPTR_c2/B  COREABC_0/UROM.UROM/STKPTR_c2/Y  COREABC_0/UROM.UROM/STKPTR_c3/A  COREABC_0/UROM.UROM/STKPTR_c3/Y  COREABC_0/UROM.UROM/STKPTR_c4/A  COREABC_0/UROM.UROM/STKPTR_c4/Y  COREABC_0/UROM.UROM/STKPTR_c5/A  COREABC_0/UROM.UROM/STKPTR_c5/Y  COREABC_0/UROM.UROM/STKPTR_51_0/B  COREABC_0/UROM.UROM/STKPTR_51_0/Y  COREABC_0/UROM.UROM/STKPTR_n7/B  COREABC_0/UROM.UROM/STKPTR_n7/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNO_0\[4\]/B  CoreTimer_0/PreScale_RNO_0\[4\]/Y  CoreTimer_0/PreScale_RNO\[4\]/B  CoreTimer_0/PreScale_RNO\[4\]/Y  CoreTimer_0/PreScale\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[4\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[4\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_13/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_13/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/C  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/B  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21_0\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[25\]/CLK  CoreTimer_0/Count\[25\]/Q  CoreTimer_0/Count_RNIBUES\[26\]/A  CoreTimer_0/Count_RNIBUES\[26\]/Y  CoreTimer_0/Count_RNIULAL2\[19\]/A  CoreTimer_0/Count_RNIULAL2\[19\]/Y  CoreTimer_0/Count_RNIVGM98\[19\]/A  CoreTimer_0/Count_RNIVGM98\[19\]/Y  CoreTimer_0/Count_RNO_1\[29\]/A  CoreTimer_0/Count_RNO_1\[29\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/Y  COREABC_0/UROM.UROM/STKPTR_1_sqmuxa/B  COREABC_0/UROM.UROM/STKPTR_1_sqmuxa/Y  COREABC_0/UROM.UROM/STKPTRlde/A  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[7\]/CLK  CORESPI_0/USPI/URF/control2\[7\]/Q  CORESPI_0/USPI/URF/control2_RNIR0QC1\[7\]/A  CORESPI_0/USPI/URF/control2_RNIR0QC1\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI44LR\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI44LR\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreGPIO_0/CONFIG_m1_e_1_1/A  CoreGPIO_0/CONFIG_m1_e_1_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2_3/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2_3/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/Y  CoreTimer_0/iPRDATA_RNO_0\[3\]/C  CoreTimer_0/iPRDATA_RNO_0\[3\]/Y  CoreTimer_0/iPRDATA_RNO\[3\]/A  CoreTimer_0/iPRDATA_RNO\[3\]/Y  CoreTimer_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_1/B  CORESPI_0/USPI/UCC/mtx_first_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_first_RNO/C  CORESPI_0/USPI/UCC/mtx_first_RNO/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  CoreAPB3_0/iPSELS_0_a2\[1\]/A  CoreAPB3_0/iPSELS_0_a2\[1\]/Y  CoreUARTapb_0/m6/A  CoreUARTapb_0/m6/Y  CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI0J1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_0/C  CORESPI_0/USPI/URF/control15_0_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/Y  CORESPI_0/USPI/URF/control1\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/A  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2\[0\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/BLKA  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/C  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/C  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/B  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/C  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/B  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/C  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/B  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/B  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/B  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/B  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR_0\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/B  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR_0\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/B  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR_0\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/B  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR_0\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/Y  CORESPI_0/USPI/URF/control1\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[1\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/B  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/C  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/C  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[6\]/CLK  CoreTimer_0/PreScale\[6\]/Q  CoreTimer_0/PreScale_RNI7FH4\[6\]/A  CoreTimer_0/PreScale_RNI7FH4\[6\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/B  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/PreScale_RNIIAR5\[8\]/B  CoreTimer_0/PreScale_RNIIAR5\[8\]/Y  CoreTimer_0/PreScale_RNO_0\[9\]/A  CoreTimer_0/PreScale_RNO_0\[9\]/Y  CoreTimer_0/PreScale_RNO\[9\]/A  CoreTimer_0/PreScale_RNO\[9\]/Y  CoreTimer_0/PreScale\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[2\]/CLK  CoreTimer_0/CtrlReg\[2\]/Q  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/A  CoreTimer_0/CtrlReg_RNIGDA1A\[2\]/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/B  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreInterrupt_0/PrdataNext_1_0_iv_i_x2\[1\]/B  CoreInterrupt_0/PrdataNext_1_0_iv_i_x2\[1\]/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3_1\[1\]/A  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3_1\[1\]/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3\[1\]/B  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3\[1\]/Y  CoreInterrupt_0/iPRDATA_RNO\[2\]/C  CoreInterrupt_0/iPRDATA_RNO\[2\]/Y  CoreInterrupt_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/A  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_13\[0\]/Y  COREAPBSRAM_0/CoreApbSram_OII_0_a2\[0\]/B  COREAPBSRAM_0/CoreApbSram_OII_0_a2\[0\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/BLKA  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.GPOUT_reg_RNIHQVK4\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/empty_out_RNI4NHL/B  CORESPI_0/USPI/URXF/empty_out_RNI4NHL/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/A  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI81B22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI81B22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI4BJK4\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI4BJK4\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI81B22\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI81B22\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI4BJK4\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI4BJK4\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_11/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_11/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_12/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_12/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[4\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[4\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNO_0\[8\]/B  CoreTimer_0/Count_RNO_0\[8\]/Y  CoreTimer_0/Count_RNO\[8\]/A  CoreTimer_0/Count_RNO\[8\]/Y  CoreTimer_0/Count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[26\]/CLK  CoreTimer_0/Count\[26\]/Q  CoreTimer_0/Count_RNIBUES\[26\]/B  CoreTimer_0/Count_RNIBUES\[26\]/Y  CoreTimer_0/Count_RNIULAL2\[19\]/A  CoreTimer_0/Count_RNIULAL2\[19\]/Y  CoreTimer_0/Count_RNIVGM98\[19\]/A  CoreTimer_0/Count_RNIVGM98\[19\]/Y  CoreTimer_0/Count_RNO_1\[29\]/A  CoreTimer_0/Count_RNO_1\[29\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[3\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNII23C\[3\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNII23C\[3\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/B  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/C  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_0\[2\]/B  COREABC_0/UROM.UROM/doins_0_0\[2\]/Y  COREABC_0/UROM.INSTR_CMD\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[0\]/CLK  CoreTimer_0/TimerPre\[0\]/Q  CoreTimer_0/CountPulse_RNO_12/A  CoreTimer_0/CountPulse_RNO_12/Y  CoreTimer_0/CountPulse_RNO_11/A  CoreTimer_0/CountPulse_RNO_11/Y  CoreTimer_0/CountPulse_RNO_7/C  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3_1/B  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIUEHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/A  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_8/B  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_8/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21_0\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21_0\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[3\]/CLK  CoreTimer_0/TimerPre\[3\]/Q  CoreTimer_0/TimerPre_RNIJMUR\[2\]/B  CoreTimer_0/TimerPre_RNIJMUR\[2\]/Y  CoreTimer_0/CountPulse_RNO_11/B  CoreTimer_0/CountPulse_RNO_11/Y  CoreTimer_0/CountPulse_RNO_7/C  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[3\]/CLK  COREABC_0/ZREGISTER\[3\]/Q  COREABC_0/un17_ZREGISTER_m10/A  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/control17_0_o2/B  CORESPI_0/USPI/URF/control17_0_o2/Y  CoreInterrupt_0/un1_fiqSoft11/B  CoreInterrupt_0/un1_fiqSoft11/Y  CoreInterrupt_0/irqSoft\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/STKPTR_0_sqmuxa_2/B  COREABC_0/UROM.UROM/STKPTR_0_sqmuxa_2/Y  COREABC_0/UROM.UROM/STKPTR_1_sqmuxa_0/B  COREABC_0/UROM.UROM/STKPTR_1_sqmuxa_0/Y  COREABC_0/UROM.UROM/STKPTR_1_sqmuxa/A  COREABC_0/UROM.UROM/STKPTR_1_sqmuxa/Y  COREABC_0/UROM.UROM/STKPTRlde/A  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o_6_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o_6_0_a2_1/Y  CoreTimer_0/m107_0_a6/B  CoreTimer_0/m107_0_a6/Y  CoreTimer_0/Load\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3_1/B  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[3\].APB_8.GPOUT_reg\[3\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[3\].APB_8.GPOUT_reg\[3\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_5\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_5\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIUEAON\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a1_0\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a1_0\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_7\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a0_RNIJPQAF1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[3\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg\[14\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg\[14\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNI75803\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNIJ5GCA\[14\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/B  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/control17_0_o2/B  CORESPI_0/USPI/URF/control17_0_o2/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0_RNIADUD3/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0_RNIADUD3/Y  CoreUARTapb_0/CUARTOOII\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/UROM.UROM/doins_i_0_o3\[4\]/B  COREABC_0/UROM.UROM/doins_i_0_o3\[4\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3_0\[6\]/A  COREABC_0/UROM.UROM/doins_0_i_o3_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_1\[6\]/C  COREABC_0/UROM.UROM/doins_0_i_1\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i\[6\]/C  COREABC_0/UROM.UROM/doins_0_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[0\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[0\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNIMBT91\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIMBT91\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIVFQA9\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/m2/B  CoreUARTapb_0/m2/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l_2/A  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l_2/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/A  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[6\]/CLK  COREABC_0/SMADDR\[6\]/Q  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/A  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/C  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/C  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[3\]/B  CoreInterrupt_0/iPRDATA_RNO_0\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO\[3\]/A  CoreInterrupt_0/iPRDATA_RNO\[3\]/Y  CoreInterrupt_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_s\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[2\]/B  CoreInterrupt_0/iPRDATA_RNO_0\[2\]/Y  CoreInterrupt_0/iPRDATA_RNO\[2\]/A  CoreInterrupt_0/iPRDATA_RNO\[2\]/Y  CoreInterrupt_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg\[16\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[16\].APB_8.GPOUT_reg\[16\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI9RJ9\[1\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI9RJ9\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIDPPD2\[1\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIDPPD2\[1\]/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/C  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/B  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/C  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/Y  COREABC_0/UROM.UROM/doins_i_0\[3\]/C  COREABC_0/UROM.UROM/doins_i_0\[3\]/Y  COREABC_0/UROM.INSTR_SCMD\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/B  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/C  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/Y  COREABC_0/UROM.UROM/doins_i_0\[3\]/C  COREABC_0/UROM.UROM/doins_i_0\[3\]/Y  COREABC_0/UROM.INSTR_SCMD_0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[5\]/CLK  COREABC_0/SMADDR\[5\]/Q  COREABC_0/UROM.UROM/doins_0_i_o3_0_0\[6\]/B  COREABC_0/UROM.UROM/doins_0_i_o3_0_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/B  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/C  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[6\]/CLK  COREABC_0/SMADDR\[6\]/Q  COREABC_0/un37_SMADDR_I_21/A  COREABC_0/un37_SMADDR_I_21/Y  COREABC_0/un37_SMADDR_I_24/C  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_25/B  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_16/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_16/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_19/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_19/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_20/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_20/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_22/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_22/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_23/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_23/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[8\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_13/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_13/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_14/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_14/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a1\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNI0V1C6\[1\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNI0V1C6\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[4\]/Y  COREABC_0/un17_ZREGISTER_m22/A  COREABC_0/un17_ZREGISTER_m22/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[4\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[4\]/Y  COREABC_0/ZREGISTER\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/S  COREABC_0/UROM.UROM/PWDATA_M_0\[6\]/Y  COREABC_0/un17_ZREGISTER_m18/A  COREABC_0/un17_ZREGISTER_m18/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[6\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[6\]/Y  COREABC_0/ZREGISTER\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNINFUJ\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNINFUJ\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNISTLA4/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNISTLA4/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[7\]/CLK  COREABC_0/SMADDR\[7\]/Q  COREABC_0/un37_SMADDR_I_21/B  COREABC_0/un37_SMADDR_I_21/Y  COREABC_0/un37_SMADDR_I_24/C  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_25/B  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_direct_RNIIUSE/B  CORESPI_0/USPI/UCC/stxs_direct_RNIIUSE/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/B  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/B  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_29/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_29/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_21/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_21/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_12\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_12\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_9\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_9\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/USE_ACC_1/A  COREABC_0/UROM.UROM/USE_ACC_1/Y  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/S  COREABC_0/un17_ZREGISTER_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[5\]/A  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[5\]/Y  COREABC_0/ZREGISTER\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_11\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_11\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_8\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_8\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[1\].APB_8.GPOUT_reg\[1\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[1\].APB_8.GPOUT_reg\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNI0V1C6\[1\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNI0V1C6\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_a0_RNIU29IE1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[0\]/CLK  COREABC_0/ACCUMULATOR\[0\]/Q  COREABC_0/un1_ACCUMULATOR_m29/C  COREABC_0/un1_ACCUMULATOR_m29/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[3\]/CLK  CoreTimer_0/TimerPre\[3\]/Q  CoreTimer_0/TimerPre_RNIJMUR\[2\]/B  CoreTimer_0/TimerPre_RNIJMUR\[2\]/Y  CoreTimer_0/CountPulse_RNO_9/B  CoreTimer_0/CountPulse_RNO_9/Y  CoreTimer_0/CountPulse_RNO_7/A  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_29/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_29/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[4\]/CLK  COREABC_0/ACCUMULATOR\[4\]/Q  COREABC_0/un1_ACCUMULATOR_m13_d/A  COREABC_0/un1_ACCUMULATOR_m13_d/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m2/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m2/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/A  COREABC_0/UROM.INSTR_CMD_RNIGF2Q6\[1\]/Y  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/C  COREABC_0/PRDATA_M_RNI4NQK8\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[2\]/CLK  CORESPI_0/USPI/URXF/counter_q\[2\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_28/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/B  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control110_0_a2_0/A  CORESPI_0/USPI/URF/control110_0_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/B  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_1/B  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_1/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/B  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[5\]/CLK  CORESPI_0/USPI/URF/int_raw\[5\]/Q  CORESPI_0/USPI/URF/interrupt_0_a2_0/B  CORESPI_0/USPI/URF/interrupt_0_a2_0/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_a3_1_1\[3\]/B  CoreInterrupt_0/PrdataNext_1_0_iv_i_a3_1_1\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_4\[3\]/A  CoreInterrupt_0/iPRDATA_RNO_4\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/B  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/C  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO\[3\]/B  CoreInterrupt_0/iPRDATA_RNO\[3\]/Y  CoreInterrupt_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[0\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[0\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[3\]/CLK  CORESPI_0/USPI/URF/int_raw\[3\]/Q  CORESPI_0/USPI/URF/interrupt_0_a2_4/B  CORESPI_0/USPI/URF/interrupt_0_a2_4/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_a3_1_3\[3\]/B  CoreInterrupt_0/PrdataNext_1_0_iv_i_a3_1_3\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_3\[3\]/A  CoreInterrupt_0/iPRDATA_RNO_3\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/A  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/C  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO\[3\]/B  CoreInterrupt_0/iPRDATA_RNO\[3\]/Y  CoreInterrupt_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/control15_0_a2_1/B  CORESPI_0/USPI/URF/control15_0_a2_1/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l_2/B  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l_2/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/A  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI81B22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI81B22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI4BJK4\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI4BJK4\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreInterrupt_0/PrdataNext_1_0_iv_i_a2_0\[1\]/B  CoreInterrupt_0/PrdataNext_1_0_iv_i_a2_0\[1\]/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3_1\[1\]/C  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3_1\[1\]/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3\[1\]/B  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3\[1\]/Y  CoreInterrupt_0/iPRDATA_RNO\[2\]/C  CoreInterrupt_0/iPRDATA_RNO\[2\]/Y  CoreInterrupt_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/doins_i_0_o3\[4\]/A  COREABC_0/UROM.UROM/doins_i_0_o3\[4\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3_0\[6\]/A  COREABC_0/UROM.UROM/doins_0_i_o3_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_1\[6\]/C  COREABC_0/UROM.UROM/doins_0_i_1\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i\[6\]/C  COREABC_0/UROM.UROM/doins_0_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[6\]/CLK  CORESPI_0/USPI/URF/control2\[6\]/Q  CORESPI_0/USPI/URF/interrupt_0_a2/B  CORESPI_0/USPI/URF/interrupt_0_a2/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_a3_1_1\[3\]/A  CoreInterrupt_0/PrdataNext_1_0_iv_i_a3_1_1\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_4\[3\]/A  CoreInterrupt_0/iPRDATA_RNO_4\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/B  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/C  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO\[3\]/B  CoreInterrupt_0/iPRDATA_RNO\[3\]/Y  CoreInterrupt_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/m2/B  CoreUARTapb_0/m2/Y  CoreUARTapb_0/m3/A  CoreUARTapb_0/m3/Y  CoreUARTapb_0/m15/C  CoreUARTapb_0/m15/Y  CoreUARTapb_0/CUARTO1OI\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[2\]/CLK  CORESPI_0/USPI/URF/int_raw\[2\]/Q  CORESPI_0/USPI/URF/interrupt_0_a2_2/B  CORESPI_0/USPI/URF/interrupt_0_a2_2/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_a3_1_3\[3\]/A  CoreInterrupt_0/PrdataNext_1_0_iv_i_a3_1_3\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_3\[3\]/A  CoreInterrupt_0/iPRDATA_RNO_3\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/A  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/C  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO\[3\]/B  CoreInterrupt_0/iPRDATA_RNO\[3\]/Y  CoreInterrupt_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[2\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIG03C\[2\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIG03C\[2\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[1\]/CLK  CoreTimer_0/CtrlReg\[1\]/Q  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/B  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/Y  COREABC_0/UROM.UROM/ISR4/A  COREABC_0/UROM.UROM/ISR4/Y  COREABC_0/UROM.UROM/DOISR_0_sqmuxa/A  COREABC_0/UROM.UROM/DOISR_0_sqmuxa/Y  COREABC_0/UROM.UROM/STKPTRlde/B  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0_RNO/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0_RNO/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/un37_SMADDR_I_29/C  COREABC_0/un37_SMADDR_I_29/Y  COREABC_0/un37_SMADDR_I_30/C  COREABC_0/un37_SMADDR_I_30/Y  COREABC_0/un37_SMADDR_I_31/A  COREABC_0/un37_SMADDR_I_31/Y  COREABC_0/un37_SMADDR_I_32/A  COREABC_0/un37_SMADDR_I_32/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[11\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[11\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[11\]/A  COREABC_0/UROM.UROM/SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI81B22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI81B22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI4BJK4\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI4BJK4\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[3\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[3\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_18/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_18/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[3\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/C  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[4\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[4\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_20/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_20/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[4\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/C  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a1_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a1_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_a1_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[1\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNIGK6D\[6\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNIGK6D\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI0LHS\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI0LHS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[4\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[4\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/UROM.UROM/STKPTR_0_sqmuxa_2/A  COREABC_0/UROM.UROM/STKPTR_0_sqmuxa_2/Y  COREABC_0/UROM.UROM/STKPTR_1_sqmuxa_0/B  COREABC_0/UROM.UROM/STKPTR_1_sqmuxa_0/Y  COREABC_0/UROM.UROM/STKPTR_1_sqmuxa/A  COREABC_0/UROM.UROM/STKPTR_1_sqmuxa/Y  COREABC_0/UROM.UROM/STKPTRlde/A  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[5\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[4\]/CLK  CORESPI_0/USPI/URXF/counter_q\[4\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNO_0\[5\]/A  CoreTimer_0/Count_RNO_0\[5\]/Y  CoreTimer_0/Count_RNO\[5\]/A  CoreTimer_0/Count_RNO\[5\]/Y  CoreTimer_0/Count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNICG6D\[4\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNICG6D\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI0LHS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI0LHS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNI8C6D\[2\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNI8C6D\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIG4HS\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIG4HS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_10/A  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_11/B  COREABC_0/un1_STKPTRP1_I_11/Y  COREABC_0/un1_STKPTRP1_I_12/A  COREABC_0/un1_STKPTRP1_I_12/Y  COREABC_0/UROM.UROM/STKPTR_46/B  COREABC_0/UROM.UROM/STKPTR_46/Y  COREABC_0/UROM.UROM/STKPTR_n4/C  COREABC_0/UROM.UROM/STKPTR_n4/Y  COREABC_0/STKPTR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_22/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_22/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_23/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_23/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[8\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_19/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_19/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_20/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_20/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[1\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIK3BE1/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIK3BE1/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNISTLA4/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNISTLA4/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[5\]/CLK  CORESPI_0/USPI/URF/control2\[5\]/Q  CORESPI_0/USPI/URF/interrupt_0_a2_0/A  CORESPI_0/USPI/URF/interrupt_0_a2_0/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_a3_1_1\[3\]/B  CoreInterrupt_0/PrdataNext_1_0_iv_i_a3_1_1\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_4\[3\]/A  CoreInterrupt_0/iPRDATA_RNO_4\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/B  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/C  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO\[3\]/B  CoreInterrupt_0/iPRDATA_RNO\[3\]/Y  CoreInterrupt_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNI486D\[0\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNI486D\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIG4HS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIG4HS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[9\]/CLK  COREABC_0/SMADDR\[9\]/Q  COREABC_0/UROM.UROM/doins_0_i_o3_1\[6\]/B  COREABC_0/UROM.UROM/doins_0_i_o3_1\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/A  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/C  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg\[8\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg\[8\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIT6R41\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIT6R41\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.GPOUT_reg_RNIC9KA8\[8\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg\[0\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/C  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[6\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIO83C\[6\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIO83C\[6\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[7\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[7\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIO7SD4\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIIATB8\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIHT42\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIHT42\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[6\]/CLK  CORESPI_0/USPI/URF/int_raw\[6\]/Q  CORESPI_0/USPI/URF/interrupt_0_a2/A  CORESPI_0/USPI/URF/interrupt_0_a2/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_a3_1_1\[3\]/A  CoreInterrupt_0/PrdataNext_1_0_iv_i_a3_1_1\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_4\[3\]/A  CoreInterrupt_0/iPRDATA_RNO_4\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/B  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/C  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO\[3\]/B  CoreInterrupt_0/iPRDATA_RNO\[3\]/Y  CoreInterrupt_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_21/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_21/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/RDATA_8.un40_PRDATA_o_1/B  CoreGPIO_0/RDATA_8.un40_PRDATA_o_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1_0\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1_0\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI50IC2\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI50IC2\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[5\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/UROM.UROM/STKPTR_c1/B  COREABC_0/UROM.UROM/STKPTR_c1/Y  COREABC_0/UROM.UROM/STKPTR_c2/A  COREABC_0/UROM.UROM/STKPTR_c2/Y  COREABC_0/UROM.UROM/STKPTR_c3/A  COREABC_0/UROM.UROM/STKPTR_c3/Y  COREABC_0/UROM.UROM/STKPTR_c4/A  COREABC_0/UROM.UROM/STKPTR_c4/Y  COREABC_0/UROM.UROM/STKPTR_n5/B  COREABC_0/UROM.UROM/STKPTR_n5/Y  COREABC_0/STKPTR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/Y  CoreUARTapb_0/m15/B  CoreUARTapb_0/m15/Y  CoreUARTapb_0/CUARTO1OI\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[1\]/CLK  COREABC_0/STKPTR\[1\]/Q  COREABC_0/un1_STKPTRP1_I_10/B  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_11/B  COREABC_0/un1_STKPTRP1_I_11/Y  COREABC_0/un1_STKPTRP1_I_12/A  COREABC_0/un1_STKPTRP1_I_12/Y  COREABC_0/UROM.UROM/STKPTR_46/B  COREABC_0/UROM.UROM/STKPTR_46/Y  COREABC_0/UROM.UROM/STKPTR_n4/C  COREABC_0/UROM.UROM/STKPTR_n4/Y  COREABC_0/STKPTR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/RawTimInt/CLK  CoreTimer_0/RawTimInt/Q  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/A  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/Y  COREABC_0/UROM.UROM/ISR4/A  COREABC_0/UROM.UROM/ISR4/Y  COREABC_0/UROM.UROM/DOISR_0_sqmuxa/A  COREABC_0/UROM.UROM/DOISR_0_sqmuxa/Y  COREABC_0/UROM.UROM/STKPTRlde/B  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_10\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_10\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_7\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_7\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1_0\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1_0\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI50IC2\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI50IC2\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[0\]/CLK  CoreTimer_0/CtrlReg\[0\]/Q  CoreTimer_0/CountPulse_RNIRNFE/B  CoreTimer_0/CountPulse_RNIRNFE/Y  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/A  CoreTimer_0/CtrlReg_RNIB5QFA_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_midbit_2/B  CORESPI_0/USPI/UCC/stxs_midbit_2/Y  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/A  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_0_0_o2\[13\]/A  COREABC_0/UROM.UROM/doins_0_0_o2\[13\]/Y  COREABC_0/UROM.UROM/doins_0_i_1\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_1\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/A  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/cfg_enable_P1/CLK  CORESPI_0/USPI/UCC/cfg_enable_P1/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNIRT7K2\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIRT7K2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNINFUJ\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNINFUJ\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNISTLA4/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNISTLA4/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_10/A  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_16/A  COREABC_0/un1_STKPTRP1_I_16/Y  COREABC_0/un1_STKPTRP1_I_17/A  COREABC_0/un1_STKPTRP1_I_17/Y  COREABC_0/UROM.UROM/STKPTR_50/B  COREABC_0/UROM.UROM/STKPTR_50/Y  COREABC_0/UROM.UROM/STKPTR_n6/C  COREABC_0/UROM.UROM/STKPTR_n6/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_10/A  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_19/A  COREABC_0/un1_STKPTRP1_I_19/Y  COREABC_0/un1_STKPTRP1_I_20/A  COREABC_0/un1_STKPTRP1_I_20/Y  COREABC_0/UROM.UROM/STKPTR_52/B  COREABC_0/UROM.UROM/STKPTR_52/Y  COREABC_0/UROM.UROM/STKPTR_n7/C  COREABC_0/UROM.UROM/STKPTR_n7/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_10/A  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_13/A  COREABC_0/un1_STKPTRP1_I_13/Y  COREABC_0/un1_STKPTRP1_I_14/A  COREABC_0/un1_STKPTRP1_I_14/Y  COREABC_0/UROM.UROM/STKPTR_48/B  COREABC_0/UROM.UROM/STKPTR_48/Y  COREABC_0/UROM.UROM/STKPTR_n5/C  COREABC_0/UROM.UROM/STKPTR_n5/Y  COREABC_0/STKPTR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[3\]/CLK  COREABC_0/STKPTR\[3\]/Q  COREABC_0/UROM.UROM/STKPTR_c3/B  COREABC_0/UROM.UROM/STKPTR_c3/Y  COREABC_0/UROM.UROM/STKPTR_c4/A  COREABC_0/UROM.UROM/STKPTR_c4/Y  COREABC_0/UROM.UROM/STKPTR_c5/A  COREABC_0/UROM.UROM/STKPTR_c5/Y  COREABC_0/UROM.UROM/STKPTR_51_0/B  COREABC_0/UROM.UROM/STKPTR_51_0/Y  COREABC_0/UROM.UROM/STKPTR_n7/B  COREABC_0/UROM.UROM/STKPTR_n7/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2_0/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_2/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT4ST\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT4ST\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_2\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_2\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI1LKU\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI1LKU\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_29/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_29/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT4ST\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT4ST\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI1LKU\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI1LKU\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI0NS0C\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIHT42\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIHT42\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreUARTapb_0/m2/A  CoreUARTapb_0/m2/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l_2/A  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l_2/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/A  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/un37_SMADDR_I_15/B  COREABC_0/un37_SMADDR_I_15/Y  COREABC_0/un37_SMADDR_I_16/B  COREABC_0/un37_SMADDR_I_16/Y  COREABC_0/un37_SMADDR_I_17/A  COREABC_0/un37_SMADDR_I_17/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[6\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[6\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[6\]/A  COREABC_0/UROM.UROM/SMADDR_21\[6\]/Y  COREABC_0/SMADDR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[6\]/CLK  COREABC_0/SMADDR\[6\]/Q  COREABC_0/un37_SMADDR_I_29/A  COREABC_0/un37_SMADDR_I_29/Y  COREABC_0/un37_SMADDR_I_30/C  COREABC_0/un37_SMADDR_I_30/Y  COREABC_0/un37_SMADDR_I_31/A  COREABC_0/un37_SMADDR_I_31/Y  COREABC_0/un37_SMADDR_I_32/A  COREABC_0/un37_SMADDR_I_32/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[11\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[11\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[11\]/A  COREABC_0/UROM.UROM/SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[7\]/CLK  COREABC_0/SMADDR\[7\]/Q  COREABC_0/un37_SMADDR_I_29/B  COREABC_0/un37_SMADDR_I_29/Y  COREABC_0/un37_SMADDR_I_30/C  COREABC_0/un37_SMADDR_I_30/Y  COREABC_0/un37_SMADDR_I_31/A  COREABC_0/un37_SMADDR_I_31/Y  COREABC_0/un37_SMADDR_I_32/A  COREABC_0/un37_SMADDR_I_32/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[11\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[11\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[11\]/A  COREABC_0/UROM.UROM/SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNINUJ9\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNINUJ9\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_5\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_5\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNIRIOF\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNIRIOF\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_5\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_5\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/AFULL  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNIDS1N/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNIDS1N/Y  CoreUARTapb_0/CUARTlOlI/CUARTO10_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO10_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO10/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIHT42\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIHT42\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIK3BE1/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIK3BE1/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNISTLA4/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNISTLA4/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNIJ9ODG/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[7\]/CLK  COREABC_0/SMADDR\[7\]/Q  COREABC_0/UROM.UROM/doins_0_i_o3_1\[6\]/A  COREABC_0/UROM.UROM/doins_0_i_o3_1\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/A  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/C  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[10\]/CLK  CoreTimer_0/Count\[10\]/Q  CoreTimer_0/Count_RNI6Q5I3\[10\]/C  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/A  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/Count_RNO_1\[14\]/A  CoreTimer_0/Count_RNO_1\[14\]/Y  CoreTimer_0/Count_RNO_0\[14\]/B  CoreTimer_0/Count_RNO_0\[14\]/Y  CoreTimer_0/Count_RNO\[14\]/A  CoreTimer_0/Count_RNO\[14\]/Y  CoreTimer_0/Count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[4\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[4\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3_1/B  CoreInterrupt_0/DataOut_4_sqmuxa_0_a3_1/Y  CoreTimer_0/m106_0_a6/B  CoreTimer_0/m106_0_a6/Y  CoreTimer_0/TimerPre\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNIFD1C\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNIFD1C\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_4\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_4\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNIJ16I\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNIJ16I\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_4\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_4\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_x2\[1\]/A  CoreInterrupt_0/PrdataNext_1_0_iv_i_x2\[1\]/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3_1\[1\]/A  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3_1\[1\]/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3\[1\]/B  CoreInterrupt_0/PrdataNext_1_0_iv_i_o3\[1\]/Y  CoreInterrupt_0/iPRDATA_RNO\[2\]/C  CoreInterrupt_0/iPRDATA_RNO\[2\]/Y  CoreInterrupt_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_i_a7_0_a2\[1\]/A  COREABC_0/UROM.UROM/doins_i_a7_0_a2\[1\]/Y  COREABC_0/UROM.UROM/doins_i_a7_0_a3_1\[1\]/A  COREABC_0/UROM.UROM/doins_i_a7_0_a3_1\[1\]/Y  COREABC_0/UROM.UROM/doins_i_a7_0_a3\[1\]/A  COREABC_0/UROM.UROM/doins_i_a7_0_a3\[1\]/Y  COREABC_0/UROM.UROM/INSTRUCTION_i\[10\]/A  COREABC_0/UROM.UROM/INSTRUCTION_i\[10\]/Y  COREABC_0/UROM.INSTR_CMD\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[7\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQA3C\[7\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQA3C\[7\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIHT42\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIHT42\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[2\]/CLK  COREABC_0/STKPTR\[2\]/Q  COREABC_0/un1_STKPTRP1_I_10/C  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_11/B  COREABC_0/un1_STKPTRP1_I_11/Y  COREABC_0/un1_STKPTRP1_I_12/A  COREABC_0/un1_STKPTRP1_I_12/Y  COREABC_0/UROM.UROM/STKPTR_46/B  COREABC_0/UROM.UROM/STKPTR_46/Y  COREABC_0/UROM.UROM/STKPTR_n4/C  COREABC_0/UROM.UROM/STKPTR_n4/Y  COREABC_0/STKPTR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_1\[5\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_1\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1_0\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1_0\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI50IC2\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI50IC2\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_7\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_7\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_5\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_5\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_7\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_7\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_5\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_5\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4_2/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/control15_0_a2_1/A  CORESPI_0/USPI/URF/control15_0_a2_1/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l_2/B  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l_2/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/A  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_6\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_6\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_4\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_4\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_6\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_6\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_4\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_4\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreUARTapb_0/m18/C  CoreUARTapb_0/m18/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/B  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[2\]/CLK  CoreTimer_0/TimerPre\[2\]/Q  CoreTimer_0/TimerPre_RNIJMUR\[2\]/A  CoreTimer_0/TimerPre_RNIJMUR\[2\]/Y  CoreTimer_0/CountPulse_RNO_11/B  CoreTimer_0/CountPulse_RNO_11/Y  CoreTimer_0/CountPulse_RNO_7/C  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_23/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_23/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[4\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[4\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0_RNO/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0_RNO/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[3\]/CLK  CoreTimer_0/PreScale\[3\]/Q  CoreTimer_0/CountPulse_RNO_12/B  CoreTimer_0/CountPulse_RNO_12/Y  CoreTimer_0/CountPulse_RNO_11/A  CoreTimer_0/CountPulse_RNO_11/Y  CoreTimer_0/CountPulse_RNO_7/C  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2_0/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2_2/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIFR42\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIFR42\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI81B22\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI81B22\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI4BJK4\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI4BJK4\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/un37_SMADDR_I_15/A  COREABC_0/un37_SMADDR_I_15/Y  COREABC_0/un37_SMADDR_I_16/B  COREABC_0/un37_SMADDR_I_16/Y  COREABC_0/un37_SMADDR_I_17/A  COREABC_0/un37_SMADDR_I_17/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[6\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[6\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[6\]/A  COREABC_0/UROM.UROM/SMADDR_21\[6\]/Y  COREABC_0/SMADDR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/m104_i_a2_0/A  CoreTimer_0/m104_i_a2_0/Y  CoreTimer_0/iPRDATA_RNO_1\[3\]/A  CoreTimer_0/iPRDATA_RNO_1\[3\]/Y  CoreTimer_0/iPRDATA_RNO\[3\]/B  CoreTimer_0/iPRDATA_RNO\[3\]/Y  CoreTimer_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o_6_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o_6_0_a2_1/Y  CoreTimer_0/iPRDATA_RNO_0\[2\]/B  CoreTimer_0/iPRDATA_RNO_0\[2\]/Y  CoreTimer_0/iPRDATA_RNO\[2\]/A  CoreTimer_0/iPRDATA_RNO\[2\]/Y  CoreTimer_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o_6_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o_6_0_a2_1/Y  CoreTimer_0/iPRDATA_RNO_0\[1\]/B  CoreTimer_0/iPRDATA_RNO_0\[1\]/Y  CoreTimer_0/iPRDATA_RNO\[1\]/A  CoreTimer_0/iPRDATA_RNO\[1\]/Y  CoreTimer_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_midbit_2/A  CORESPI_0/USPI/UCC/stxs_midbit_2/Y  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/A  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/m18/B  CoreUARTapb_0/m18/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/B  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[1\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[1\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIFI28\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIFI28\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIS25G\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIS25G\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/A  COREABC_0/UROM.INSTR_CMD_0_RNIKD6O6\[1\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/C  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIJM28\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIJM28\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI4B5G\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI4B5G\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[9\]/CLK  CoreTimer_0/Count\[9\]/Q  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/A  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/Count_RNO_1\[14\]/A  CoreTimer_0/Count_RNO_1\[14\]/Y  CoreTimer_0/Count_RNO_0\[14\]/B  CoreTimer_0/Count_RNO_0\[14\]/Y  CoreTimer_0/Count_RNO\[14\]/A  CoreTimer_0/Count_RNO\[14\]/Y  CoreTimer_0/Count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/Y  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/A  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/Y  COREABC_0/UROM.UROM/PSELI_7_0/B  COREABC_0/UROM.UROM/PSELI_7_0/Y  COREABC_0/PSELI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/m104_i_a2_0/A  CoreTimer_0/m104_i_a2_0/Y  CoreTimer_0/iPRDATA_RNO_1\[2\]/B  CoreTimer_0/iPRDATA_RNO_1\[2\]/Y  CoreTimer_0/iPRDATA_RNO\[2\]/B  CoreTimer_0/iPRDATA_RNO\[2\]/Y  CoreTimer_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/m104_i_a2_0/A  CoreTimer_0/m104_i_a2_0/Y  CoreTimer_0/iPRDATA_RNO_1\[1\]/B  CoreTimer_0/iPRDATA_RNO_1\[1\]/Y  CoreTimer_0/iPRDATA_RNO\[1\]/B  CoreTimer_0/iPRDATA_RNO\[1\]/Y  CoreTimer_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/UROM.UROM/doins_0_0_o2\[13\]/B  COREABC_0/UROM.UROM/doins_0_0_o2\[13\]/Y  COREABC_0/UROM.UROM/doins_0_i_1\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_1\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/A  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIJM28\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIJM28\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI4B5G\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI4B5G\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/AFULL  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO_8/C  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO_8/Y  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin3\[10\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin3\[10\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_11\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_11\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_8\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_8\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNI4NHL/A  CORESPI_0/USPI/URXF/empty_out_RNI4NHL/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/A  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[5\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[5\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_midbit_2/B  CORESPI_0/USPI/UCC/stxs_midbit_2/Y  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/A  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI9RJ9\[1\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI9RJ9\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIDPPD2\[1\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIDPPD2\[1\]/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/C  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/A  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/B  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[11\]/CLK  COREABC_0/SMADDR\[11\]/Q  COREABC_0/UROM.UROM/doins_0_i_o3_0_0\[6\]/A  COREABC_0/UROM.UROM/doins_0_i_o3_0_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/B  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/C  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreTimer_0/iPRDATA_RNO_9\[0\]/B  CoreTimer_0/iPRDATA_RNO_9\[0\]/Y  CoreTimer_0/iPRDATA_RNO_6\[0\]/A  CoreTimer_0/iPRDATA_RNO_6\[0\]/Y  CoreTimer_0/iPRDATA_RNO_2\[0\]/C  CoreTimer_0/iPRDATA_RNO_2\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/C  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/C  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_8/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_8/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIRT7K2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIRT7K2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/Y  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/A  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQ99F_0\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQ99F_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_5\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_5\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_2\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIQ9LA_0\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIQ9LA_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_5\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_5\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNIVSOA\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNIVSOA\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_5\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_5\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreTimer_0/iPRDATA_RNO_8\[0\]/B  CoreTimer_0/iPRDATA_RNO_8\[0\]/Y  CoreTimer_0/iPRDATA_RNO_5\[0\]/A  CoreTimer_0/iPRDATA_RNO_5\[0\]/Y  CoreTimer_0/iPRDATA_RNO_2\[0\]/B  CoreTimer_0/iPRDATA_RNO_2\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/C  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ISR/CLK  COREABC_0/ISR/Q  COREABC_0/UROM.UROM/ISR4/B  COREABC_0/UROM.UROM/ISR4/Y  COREABC_0/UROM.UROM/DOISR_0_sqmuxa/A  COREABC_0/UROM.UROM/DOISR_0_sqmuxa/Y  COREABC_0/UROM.UROM/STKPTRlde/B  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNI6UGL_0\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNI6UGL_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_5\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_5\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_2\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_2\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIQ9LA\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIQ9LA\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_4\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_4\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_i_a7_0_a2\[1\]/A  COREABC_0/UROM.UROM/doins_i_a7_0_a2\[1\]/Y  COREABC_0/UROM.UROM/m29/B  COREABC_0/UROM.UROM/m29/Y  COREABC_0/UROM.UROM/m30/B  COREABC_0/UROM.UROM/m30/Y  COREABC_0/UROM.UROM/m31/B  COREABC_0/UROM.UROM/m31/Y  COREABC_0/UROM.INSTR_DATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNINJF6\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNINJF6\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_4\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_4\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNO\[3\]/A  CoreTimer_0/PreScale_RNO\[3\]/Y  CoreTimer_0/PreScale\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_midbit_2/A  CORESPI_0/USPI/UCC/stxs_midbit_2/Y  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/A  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_i_a7_0_a2\[1\]/B  COREABC_0/UROM.UROM/doins_i_a7_0_a2\[1\]/Y  COREABC_0/UROM.UROM/doins_i_a7_0_a3_1\[1\]/A  COREABC_0/UROM.UROM/doins_i_a7_0_a3_1\[1\]/Y  COREABC_0/UROM.UROM/doins_i_a7_0_a3\[1\]/A  COREABC_0/UROM.UROM/doins_i_a7_0_a3\[1\]/Y  COREABC_0/UROM.UROM/INSTRUCTION_i\[10\]/A  COREABC_0/UROM.UROM/INSTRUCTION_i\[10\]/Y  COREABC_0/UROM.INSTR_CMD\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreTimer_0/iPRDATA_RNO_7\[0\]/B  CoreTimer_0/iPRDATA_RNO_7\[0\]/Y  CoreTimer_0/iPRDATA_RNO_3\[0\]/C  CoreTimer_0/iPRDATA_RNO_3\[0\]/Y  CoreTimer_0/iPRDATA_RNO_0\[0\]/B  CoreTimer_0/iPRDATA_RNO_0\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/A  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/B  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/C  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/Y  COREABC_0/UROM.UROM/doins_i_a7_0_a3\[1\]/C  COREABC_0/UROM.UROM/doins_i_a7_0_a3\[1\]/Y  COREABC_0/UROM.UROM/INSTRUCTION_i\[10\]/A  COREABC_0/UROM.UROM/INSTRUCTION_i\[10\]/Y  COREABC_0/UROM.INSTR_CMD\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[0\]/CLK  CoreUARTapb_0/CUARTO1OI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNINN1I\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNINN1I\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI6BFO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI6BFO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[19\]/CLK  CoreTimer_0/Count\[19\]/Q  CoreTimer_0/Count_RNI49976\[19\]/A  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNIPA8Q6\[21\]/B  CoreTimer_0/Count_RNIPA8Q6\[21\]/Y  CoreTimer_0/Count_RNO_0\[23\]/A  CoreTimer_0/Count_RNO_0\[23\]/Y  CoreTimer_0/Count_RNO\[23\]/A  CoreTimer_0/Count_RNO\[23\]/Y  CoreTimer_0/Count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_2_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_2_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_2/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_0/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO_0/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[5\]/CLK  CORESPI_0/USPI/URF/control1\[5\]/Q  CORESPI_0/USPI/URF/interrupt_0_a2_4/A  CORESPI_0/USPI/URF/interrupt_0_a2_4/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_a3_1_3\[3\]/B  CoreInterrupt_0/PrdataNext_1_0_iv_i_a3_1_3\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_3\[3\]/A  CoreInterrupt_0/iPRDATA_RNO_3\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/A  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/C  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO\[3\]/B  CoreInterrupt_0/iPRDATA_RNO\[3\]/Y  CoreInterrupt_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[2\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[7\]/CLK  CoreTimer_0/Count\[7\]/Q  CoreTimer_0/Count_RNISQOJ2\[7\]/A  CoreTimer_0/Count_RNISQOJ2\[7\]/Y  CoreTimer_0/Count_RNO_6\[7\]/B  CoreTimer_0/Count_RNO_6\[7\]/Y  CoreTimer_0/Count_RNO_4\[7\]/A  CoreTimer_0/Count_RNO_4\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/S  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIDPPD2\[1\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIDPPD2\[1\]/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_0_i_o2_0\[7\]/B  COREABC_0/UROM.UROM/doins_0_i_o2_0\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_a3\[7\]/B  COREABC_0/UROM.UROM/doins_0_i_a3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/B  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/A  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[6\]/CLK  CoreTimer_0/Count\[6\]/Q  CoreTimer_0/Count_RNISQOJ2\[7\]/B  CoreTimer_0/Count_RNISQOJ2\[7\]/Y  CoreTimer_0/Count_RNO_6\[7\]/B  CoreTimer_0/Count_RNO_6\[7\]/Y  CoreTimer_0/Count_RNO_4\[7\]/A  CoreTimer_0/Count_RNO_4\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/S  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[4\]/CLK  CORESPI_0/USPI/URF/control1\[4\]/Q  CORESPI_0/USPI/URF/interrupt_0_a2_2/A  CORESPI_0/USPI/URF/interrupt_0_a2_2/Y  CoreInterrupt_0/PrdataNext_1_0_iv_i_a3_1_3\[3\]/A  CoreInterrupt_0/PrdataNext_1_0_iv_i_a3_1_3\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_3\[3\]/A  CoreInterrupt_0/iPRDATA_RNO_3\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/A  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/C  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO\[3\]/B  CoreInterrupt_0/iPRDATA_RNO\[3\]/Y  CoreInterrupt_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/A  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/A  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/A  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO_1/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[31\]/CLK  CoreTimer_0/Count\[31\]/Q  CoreTimer_0/Count_RNO_3\[0\]/C  CoreTimer_0/Count_RNO_3\[0\]/Y  CoreTimer_0/Count_RNO_2\[0\]/A  CoreTimer_0/Count_RNO_2\[0\]/Y  CoreTimer_0/Count_RNO_1\[0\]/A  CoreTimer_0/Count_RNO_1\[0\]/Y  CoreTimer_0/Count_RNO_0\[0\]/A  CoreTimer_0/Count_RNO_0\[0\]/Y  CoreTimer_0/Count_RNO\[0\]/A  CoreTimer_0/Count_RNO\[0\]/Y  CoreTimer_0/Count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[2\]/CLK  CoreTimer_0/CtrlReg\[2\]/Q  CoreTimer_0/Count_RNO_3\[0\]/A  CoreTimer_0/Count_RNO_3\[0\]/Y  CoreTimer_0/Count_RNO_2\[0\]/A  CoreTimer_0/Count_RNO_2\[0\]/Y  CoreTimer_0/Count_RNO_1\[0\]/A  CoreTimer_0/Count_RNO_1\[0\]/Y  CoreTimer_0/Count_RNO_0\[0\]/A  CoreTimer_0/Count_RNO_0\[0\]/Y  CoreTimer_0/Count_RNO\[0\]/A  CoreTimer_0/Count_RNO\[0\]/Y  CoreTimer_0/Count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2_2/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIAQ82_0\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIAQ82_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_7\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_7\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/STBRAM_7_0_a3_1_0/A  COREABC_0/UROM.UROM/STBRAM_7_0_a3_1_0/Y  COREABC_0/UROM.UROM/STBRAM_7_0_a3_1/A  COREABC_0/UROM.UROM/STBRAM_7_0_a3_1/Y  COREABC_0/UROM.UROM/STBRAM_7_0_o3/C  COREABC_0/UROM.UROM/STBRAM_7_0_o3/Y  COREABC_0/UROM.UROM/STBRAM_7_0/B  COREABC_0/UROM.UROM/STBRAM_7_0/Y  COREABC_0/STBRAM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_m2_e/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m2_e/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/A  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/C  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/C  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/C  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/C  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/STKPTR_1_sqmuxa_0/A  COREABC_0/UROM.UROM/STKPTR_1_sqmuxa_0/Y  COREABC_0/UROM.UROM/STKPTR_1_sqmuxa/A  COREABC_0/UROM.UROM/STKPTR_1_sqmuxa/Y  COREABC_0/UROM.UROM/STKPTRlde/A  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQ99F_0\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQ99F_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_5\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_5\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_2\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[4\]/CLK  CORESPI_0/USPI/URXF/counter_q\[4\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_20/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_20/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_21/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_21/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/C  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO/B  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/LoadEnReg/CLK  CoreTimer_0/LoadEnReg/Q  CoreTimer_0/LoadEnReg_RNI37HPA/A  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNI6UGL_0\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNI6UGL_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_5\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_5\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_2\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_2\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[0\]/CLK  CoreTimer_0/TimerPre\[0\]/Q  CoreTimer_0/CountPulse_RNO_8/A  CoreTimer_0/CountPulse_RNO_8/Y  CoreTimer_0/CountPulse_RNO_6/A  CoreTimer_0/CountPulse_RNO_6/Y  CoreTimer_0/CountPulse_RNO_5/B  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreTimer_0/iPRDATA_RNO_7\[0\]/A  CoreTimer_0/iPRDATA_RNO_7\[0\]/Y  CoreTimer_0/iPRDATA_RNO_3\[0\]/C  CoreTimer_0/iPRDATA_RNO_3\[0\]/Y  CoreTimer_0/iPRDATA_RNO_0\[0\]/B  CoreTimer_0/iPRDATA_RNO_0\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/A  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[3\]/CLK  CORESPI_0/USPI/URXF/counter_q\[3\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_18/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_18/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/B  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[0\]/CLK  CoreTimer_0/TimerPre\[0\]/Q  CoreTimer_0/CountPulse_RNO_10/A  CoreTimer_0/CountPulse_RNO_10/Y  CoreTimer_0/CountPulse_RNO_7/B  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_next_RNO/B  CORESPI_0/USPI/UCC/spi_clk_next_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_next/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[3\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[3\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNII23C\[3\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNII23C\[3\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_6/B  COREABC_0/un37_SMADDR_I_6/Y  COREABC_0/un37_SMADDR_I_7/A  COREABC_0/un37_SMADDR_I_7/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[2\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[2\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[2\]/A  COREABC_0/UROM.UROM/SMADDR_21\[2\]/Y  COREABC_0/SMADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doins_0_i_o2_0\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_o2_0\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_a3\[7\]/B  COREABC_0/UROM.UROM/doins_0_i_a3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/B  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/A  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4_2/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/UROM.UROM/doins_i_0_o3\[4\]/B  COREABC_0/UROM.UROM/doins_i_0_o3\[4\]/Y  COREABC_0/UROM.UROM/doins_0_i_2\[7\]/B  COREABC_0/UROM.UROM/doins_0_i_2\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/B  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_0_0_o2\[13\]/A  COREABC_0/UROM.UROM/doins_0_0_o2\[13\]/Y  COREABC_0/UROM.UROM/doins_0_0_a3_0\[13\]/B  COREABC_0/UROM.UROM/doins_0_0_a3_0\[13\]/Y  COREABC_0/UROM.UROM/doins_0_0\[13\]/C  COREABC_0/UROM.UROM/doins_0_0\[13\]/Y  COREABC_0/UROM.INSTR_ADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIAQ82\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIAQ82\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_5\[9\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_5\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_2\[9\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_2\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/B  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/C  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/Y  COREABC_0/UROM.INSTR_CMD\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[2\]/CLK  CoreTimer_0/CtrlReg\[2\]/Q  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/A  CoreTimer_0/CtrlReg_RNI4KD93\[2\]/Y  CoreTimer_0/Count_RNO_5\[7\]/B  CoreTimer_0/Count_RNO_5\[7\]/Y  CoreTimer_0/Count_RNO_3\[7\]/B  CoreTimer_0/Count_RNO_3\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/B  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].gpin3\[14\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].gpin3\[14\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_6\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_6\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_4\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_4\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].gpin3\[15\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].gpin3\[15\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_6\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_6\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_4\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_4\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_1\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_1\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_2_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_2_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_2/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_0/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO_0/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNI6UGL\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNI6UGL\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_7\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_7\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIAQ82\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIAQ82\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_5\[9\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_5\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_2\[9\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_2\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIAQ82_0\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIAQ82_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_7\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_7\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQ99F\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQ99F\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_7\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_7\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/Y  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[7\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[7\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQA3C\[7\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQA3C\[7\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_12\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_12\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_9\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_9\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_9\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_9\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_8\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_8\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_8\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_8\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_7\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_7\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_11\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_11\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_8\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_8\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[4\]/CLK  COREABC_0/SMADDR_0\[4\]/Q  COREABC_0/UROM.UROM/doins_0_i_a3_1\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_a3_1\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_1\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_1\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/A  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIF876\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIF876\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_6\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_6\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ/A  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ/Y  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/A  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_0/A  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_0/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/A  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI81B22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI81B22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI4BJK4\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI4BJK4\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/UROM.UROM/doins_i_0_o3\[4\]/B  COREABC_0/UROM.UROM/doins_i_0_o3\[4\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3_0\[6\]/A  COREABC_0/UROM.UROM/doins_0_i_o3_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i\[8\]/C  COREABC_0/UROM.UROM/doins_0_i\[8\]/Y  COREABC_0/UROM.INSTR_SLOT\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQ99F\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQ99F\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_7\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_7\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[21\].APB_8.GPOUT_reg\[21\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[21\].APB_8.GPOUT_reg\[21\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/B  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i_a5_1/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m6_i/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6_4\[0\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/B  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/STBFLAG_2_m/B  COREABC_0/UROM.UROM/STBFLAG_2_m/Y  COREABC_0/UROM.UROM/STBACCUM_4_iv/C  COREABC_0/UROM.UROM/STBACCUM_4_iv/Y  COREABC_0/STBACCUM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNI6UGL\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNI6UGL\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_7\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_7\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/UROM.UROM/doins_i_0_o3\[4\]/B  COREABC_0/UROM.UROM/doins_i_0_o3\[4\]/Y  COREABC_0/UROM.UROM/doins_i_0_2\[4\]/C  COREABC_0/UROM.UROM/doins_i_0_2\[4\]/Y  COREABC_0/UROM.UROM/doins_i_0\[4\]/C  COREABC_0/UROM.UROM/doins_i_0\[4\]/Y  COREABC_0/UROM.INSTR_SCMD\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[1\]/CLK  CORESPI_0/USPI/URXF/counter_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_16/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_16/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_24/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_24/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[1\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/A  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO/B  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[2\]/CLK  COREABC_0/SMADDR_0\[2\]/Q  COREABC_0/UROM.UROM/doins_0_i_a2\[7\]/B  COREABC_0/UROM.UROM/doins_0_i_a2\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/C  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_0\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQ99F_0\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQ99F_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_6\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_6\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[3\]/CLK  COREABC_0/SMADDR_0\[3\]/Q  COREABC_0/UROM.UROM/doins_0_i_a2\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_a2\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/C  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2_0/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2_0/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[3\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[3\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_22/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[3\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/C  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[4\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[4\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_21/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_21/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[4\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/C  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_midbit_2/B  CORESPI_0/USPI/UCC/stxs_midbit_2/Y  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/A  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/UROM.UROM/doins_i_0_o3\[4\]/B  COREABC_0/UROM.UROM/doins_i_0_o3\[4\]/Y  COREABC_0/UROM.UROM/doins_i_0_a3_1\[12\]/C  COREABC_0/UROM.UROM/doins_i_0_a3_1\[12\]/Y  COREABC_0/UROM.UROM/doins_i_0\[12\]/C  COREABC_0/UROM.UROM/doins_i_0\[12\]/Y  COREABC_0/UROM.INSTR_ADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIF876\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIF876\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_6\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_6\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNI6UGL_0\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNI6UGL_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_6\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_6\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_8/A  COREABC_0/un37_SMADDR_I_8/Y  COREABC_0/un37_SMADDR_I_9/A  COREABC_0/un37_SMADDR_I_9/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[3\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[3\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[3\]/A  COREABC_0/UROM.UROM/SMADDR_21\[3\]/Y  COREABC_0/SMADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_9\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_9\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_8\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_8\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNI370A3/C  CORESPI_0/USPI/UTXF/full_out_RNI370A3/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[0\]/CLK  CoreUARTapb_0/CUARTO1OI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/m9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/m9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin3\[10\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin3\[10\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_10\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_10\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_7\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_7\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNIGK6D\[6\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNIGK6D\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI0LHS\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI0LHS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTO00l_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTO00l_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTO00l/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_9\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_9\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_8\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].gpin3\[14\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].gpin3\[14\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_7\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_7\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_5\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_5\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].gpin3\[15\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].gpin3\[15\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_7\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_7\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_5\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_5\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIFJD6\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIFJD6\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI6BFO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI6BFO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[6\]/CLK  COREABC_0/SMADDR\[6\]/Q  COREABC_0/un37_SMADDR_I_21/A  COREABC_0/un37_SMADDR_I_21/Y  COREABC_0/un37_SMADDR_I_22/C  COREABC_0/un37_SMADDR_I_22/Y  COREABC_0/un37_SMADDR_I_23/A  COREABC_0/un37_SMADDR_I_23/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[8\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[8\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[8\]/A  COREABC_0/UROM.UROM/SMADDR_21\[8\]/Y  COREABC_0/SMADDR\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_midbit_2/B  CORESPI_0/USPI/UCC/stxs_midbit_2/Y  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/A  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_txzeros_RNO/B  CORESPI_0/USPI/UCC/stxs_txzeros_RNO/Y  CORESPI_0/USPI/UCC/stxs_txzeros/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/B  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_5\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_5\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_3\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_3\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_2\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_2\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIQ9LA\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIQ9LA\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_4\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_4\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[4\]/CLK  COREABC_0/SMADDR_0\[4\]/Q  COREABC_0/UROM.UROM/doins_0_i_a2\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_a2\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/C  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[0\]/CLK  CoreUARTapb_0/CUARTO1OI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNINN1I\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNINN1I\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI6BFO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI6BFO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_21/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_21/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_22/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_22/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_23/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_23/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[8\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_15/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_15/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_16/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_16/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[2\]/CLK  CORESPI_0/USPI/URXF/counter_q\[2\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_15/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_15/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_23/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_23/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[2\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/A  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/B  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[0\]/CLK  COREABC_0/ICYCLE\[0\]/Q  COREABC_0/UROM.UROM/DOISR_0_sqmuxa/C  COREABC_0/UROM.UROM/DOISR_0_sqmuxa/Y  COREABC_0/UROM.UROM/STKPTRlde/B  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[2\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[2\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIG03C\[2\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIG03C\[2\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIAQ82\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIAQ82\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_6\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_6\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIF876\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIF876\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_5\[11\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_5\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/C  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_tick/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/UROM.UROM/doins_i_0_o3\[4\]/B  COREABC_0/UROM.UROM/doins_i_0_o3\[4\]/Y  COREABC_0/UROM.UROM/doins_0_0_a3\[2\]/B  COREABC_0/UROM.UROM/doins_0_0_a3\[2\]/Y  COREABC_0/UROM.UROM/doins_0_0\[2\]/A  COREABC_0/UROM.UROM/doins_0_0\[2\]/Y  COREABC_0/UROM.INSTR_CMD\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1_0\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1_0\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIO6CA3\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIO6CA3\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_0_0_o2\[13\]/A  COREABC_0/UROM.UROM/doins_0_0_o2\[13\]/Y  COREABC_0/UROM.UROM/doins_0_0_a3\[13\]/B  COREABC_0/UROM.UROM/doins_0_0_a3\[13\]/Y  COREABC_0/UROM.UROM/doins_0_0\[13\]/A  COREABC_0/UROM.UROM/doins_0_0\[13\]/Y  COREABC_0/UROM.INSTR_ADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_10/A  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_11/B  COREABC_0/un1_STKPTRP1_I_11/Y  COREABC_0/un1_STKPTRP1_I_12/A  COREABC_0/un1_STKPTRP1_I_12/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[4\]/A  COREABC_0/un17_ZREGISTER_RAMADDR\[4\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR4  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[2\]/CLK  COREABC_0/SMADDR_0\[2\]/Q  COREABC_0/UROM.UROM/doins_0_i_a3_1\[7\]/B  COREABC_0/UROM.UROM/doins_0_i_a3_1\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_1\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_1\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/A  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIGS42\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIGS42\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/B  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIGS42\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIGS42\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o_6_0_a2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_8.un60_PRDATA_o_6_0_a2_1/Y  CoreTimer_0/IntClr_RNO/B  CoreTimer_0/IntClr_RNO/Y  CoreTimer_0/IntClr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[4\]/CLK  COREABC_0/STKPTR\[4\]/Q  COREABC_0/un1_STKPTRP1_I_15/B  COREABC_0/un1_STKPTRP1_I_15/Y  COREABC_0/un1_STKPTRP1_I_16/B  COREABC_0/un1_STKPTRP1_I_16/Y  COREABC_0/un1_STKPTRP1_I_17/A  COREABC_0/un1_STKPTRP1_I_17/Y  COREABC_0/UROM.UROM/STKPTR_50/B  COREABC_0/UROM.UROM/STKPTR_50/Y  COREABC_0/UROM.UROM/STKPTR_n6/C  COREABC_0/UROM.UROM/STKPTR_n6/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNIABFJ\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNIABFJ\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_3\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_3\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNIE088\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNIE088\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_3\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_3\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[3\]/CLK  COREABC_0/STKPTR\[3\]/Q  COREABC_0/un1_STKPTRP1_I_15/A  COREABC_0/un1_STKPTRP1_I_15/Y  COREABC_0/un1_STKPTRP1_I_16/B  COREABC_0/un1_STKPTRP1_I_16/Y  COREABC_0/un1_STKPTRP1_I_17/A  COREABC_0/un1_STKPTRP1_I_17/Y  COREABC_0/UROM.UROM/STKPTR_50/B  COREABC_0/UROM.UROM/STKPTR_50/Y  COREABC_0/UROM.UROM/STKPTR_n6/C  COREABC_0/UROM.UROM/STKPTR_n6/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[4\]/CLK  COREABC_0/ZREGISTER\[4\]/Q  COREABC_0/un17_ZREGISTER_m13/A  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOJMP/CLK  COREABC_0/DOJMP/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/A  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/B  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOJMP/CLK  COREABC_0/DOJMP/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/A  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/B  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOJMP/CLK  COREABC_0/DOJMP/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/A  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/B  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOJMP/CLK  COREABC_0/DOJMP/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/A  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/B  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOJMP/CLK  COREABC_0/DOJMP/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/A  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/B  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOJMP/CLK  COREABC_0/DOJMP/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/A  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/B  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOJMP/CLK  COREABC_0/DOJMP/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/A  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/B  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOJMP/CLK  COREABC_0/DOJMP/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/A  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/B  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOJMP/CLK  COREABC_0/DOJMP/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/A  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/B  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOJMP/CLK  COREABC_0/DOJMP/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/A  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/B  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOJMP/CLK  COREABC_0/DOJMP/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/A  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/B  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4_2/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4_2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[4\]/CLK  COREABC_0/STKPTR\[4\]/Q  COREABC_0/un1_STKPTRP1_I_18/B  COREABC_0/un1_STKPTRP1_I_18/Y  COREABC_0/un1_STKPTRP1_I_19/B  COREABC_0/un1_STKPTRP1_I_19/Y  COREABC_0/un1_STKPTRP1_I_20/A  COREABC_0/un1_STKPTRP1_I_20/Y  COREABC_0/UROM.UROM/STKPTR_52/B  COREABC_0/UROM.UROM/STKPTR_52/Y  COREABC_0/UROM.UROM/STKPTR_n7/C  COREABC_0/UROM.UROM/STKPTR_n7/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIS7CT\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIS7CT\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_6\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_6\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_3\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_3\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ/Y  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/A  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreInterrupt_0/un1_fiqSoft11_1_0/B  CoreInterrupt_0/un1_fiqSoft11_1_0/Y  CoreInterrupt_0/un1_fiqSoft11_1/B  CoreInterrupt_0/un1_fiqSoft11_1/Y  CoreInterrupt_0/irqEnable\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_i_a7_0_a2\[1\]/A  COREABC_0/UROM.UROM/doins_i_a7_0_a2\[1\]/Y  COREABC_0/UROM.UROM/doins_i_a7_0_a3_1\[1\]/A  COREABC_0/UROM.UROM/doins_i_a7_0_a3_1\[1\]/Y  COREABC_0/UROM.UROM/doins_i_a7_0_a3\[1\]/A  COREABC_0/UROM.UROM/doins_i_a7_0_a3\[1\]/Y  COREABC_0/UROM.INSTR_ADDR\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/UROM.UROM/STKPTR_c1/B  COREABC_0/UROM.UROM/STKPTR_c1/Y  COREABC_0/UROM.UROM/STKPTR_c2/A  COREABC_0/UROM.UROM/STKPTR_c2/Y  COREABC_0/UROM.UROM/STKPTR_c3/A  COREABC_0/UROM.UROM/STKPTR_c3/Y  COREABC_0/UROM.UROM/STKPTR_n4/B  COREABC_0/UROM.UROM/STKPTR_n4/Y  COREABC_0/STKPTR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI8PJK1\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI8PJK1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI8PJK1\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI8PJK1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTI00l/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/UROM.UROM/doins_i_0_o3\[4\]/B  COREABC_0/UROM.UROM/doins_i_0_o3\[4\]/Y  COREABC_0/UROM.UROM/doins_i_a7_0_a3\[1\]/B  COREABC_0/UROM.UROM/doins_i_a7_0_a3\[1\]/Y  COREABC_0/UROM.UROM/INSTRUCTION_i\[10\]/A  COREABC_0/UROM.UROM/INSTRUCTION_i\[10\]/Y  COREABC_0/UROM.INSTR_CMD\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_tick/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIQ9LA_0\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIQ9LA_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_5\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_5\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_midbit_2/B  CORESPI_0/USPI/UCC/stxs_midbit_2/Y  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/A  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreInterrupt_0/un1_fiqSoft11_1_0/A  CoreInterrupt_0/un1_fiqSoft11_1_0/Y  CoreInterrupt_0/un1_fiqSoft11_1/B  CoreInterrupt_0/un1_fiqSoft11_1/Y  CoreInterrupt_0/irqEnable\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[6\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[6\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIO83C\[6\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIO83C\[6\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_2/Y  COREABC_0/UROM.UROM/STBRAM_7_0_a3_0/B  COREABC_0/UROM.UROM/STBRAM_7_0_a3_0/Y  COREABC_0/UROM.UROM/STBRAM_7_0/A  COREABC_0/UROM.UROM/STBRAM_7_0/Y  COREABC_0/STBRAM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[2\]/CLK  COREABC_0/SMADDR_0\[2\]/Q  COREABC_0/un37_SMADDR_I_8/C  COREABC_0/un37_SMADDR_I_8/Y  COREABC_0/un37_SMADDR_I_9/A  COREABC_0/un37_SMADDR_I_9/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[3\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[3\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[3\]/A  COREABC_0/UROM.UROM/SMADDR_21\[3\]/Y  COREABC_0/SMADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI0LHS\[1\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI0LHS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/un1_UROM.INSTR_CMD_3_0_o3/B  COREABC_0/UROM.UROM/un1_UROM.INSTR_CMD_3_0_o3/Y  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a3/B  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a3/Y  COREABC_0/UROM.UROM/STBFLAG_2_m/A  COREABC_0/UROM.UROM/STBFLAG_2_m/Y  COREABC_0/UROM.UROM/STBACCUM_4_iv/C  COREABC_0/UROM.UROM/STBACCUM_4_iv/Y  COREABC_0/STBACCUM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[4\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_next_RNO/A  CORESPI_0/USPI/UCC/spi_clk_next_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_next/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[3\]/CLK  COREABC_0/STKPTR\[3\]/Q  COREABC_0/un1_STKPTRP1_I_18/A  COREABC_0/un1_STKPTRP1_I_18/Y  COREABC_0/un1_STKPTRP1_I_19/B  COREABC_0/un1_STKPTRP1_I_19/Y  COREABC_0/un1_STKPTRP1_I_20/A  COREABC_0/un1_STKPTRP1_I_20/Y  COREABC_0/UROM.UROM/STKPTR_52/B  COREABC_0/UROM.UROM/STKPTR_52/Y  COREABC_0/UROM.UROM/STKPTR_n7/C  COREABC_0/UROM.UROM/STKPTR_n7/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIG4HS\[1\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIG4HS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[4\]/CLK  COREABC_0/SMADDR_0\[4\]/Q  COREABC_0/un37_SMADDR_I_13/C  COREABC_0/un37_SMADDR_I_13/Y  COREABC_0/un37_SMADDR_I_14/A  COREABC_0/un37_SMADDR_I_14/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[5\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[5\]/A  COREABC_0/UROM.UROM/SMADDR_21\[5\]/Y  COREABC_0/SMADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIIU42\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIIU42\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_10/A  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_19/A  COREABC_0/un1_STKPTRP1_I_19/Y  COREABC_0/un1_STKPTRP1_I_20/A  COREABC_0/un1_STKPTRP1_I_20/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[7\]/A  COREABC_0/un17_ZREGISTER_RAMADDR\[7\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR7  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_10/A  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_13/A  COREABC_0/un1_STKPTRP1_I_13/Y  COREABC_0/un1_STKPTRP1_I_14/A  COREABC_0/un1_STKPTRP1_I_14/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[5\]/A  COREABC_0/un17_ZREGISTER_RAMADDR\[5\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR5  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0_RNICJJ31/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0_RNICJJ31/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0_RNIADUD3/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0_RNIADUD3/Y  CoreUARTapb_0/CUARTOOII\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIFJD6\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIFJD6\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI6BFO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI6BFO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_0/B  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first_RNO/B  CORESPI_0/USPI/UCC/mtx_first_RNO/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/CountPulse_RNO_9/A  CoreTimer_0/CountPulse_RNO_9/Y  CoreTimer_0/CountPulse_RNO_7/A  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_10\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_10\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_7\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_7\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[1\]/CLK  COREABC_0/SMADDR_0\[1\]/Q  COREABC_0/un37_SMADDR_I_8/B  COREABC_0/un37_SMADDR_I_8/Y  COREABC_0/un37_SMADDR_I_9/A  COREABC_0/un37_SMADDR_I_9/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[3\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[3\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[3\]/A  COREABC_0/UROM.UROM/SMADDR_21\[3\]/Y  COREABC_0/SMADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[1\]/CLK  CoreTimer_0/TimerPre\[1\]/Q  CoreTimer_0/CountPulse_RNO_9/C  CoreTimer_0/CountPulse_RNO_9/Y  CoreTimer_0/CountPulse_RNO_7/A  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_15/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_15/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_16/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_16/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI50IC2\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI50IC2\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_6/B  COREABC_0/un37_SMADDR_I_6/Y  COREABC_0/un37_SMADDR_I_7/A  COREABC_0/un37_SMADDR_I_7/Y  COREABC_0/UROM.UROM/RAMWDATA_0\[2\]/A  COREABC_0/UROM.UROM/RAMWDATA_0\[2\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[2\]/A  COREABC_0/UROM.UROM/RAMWDATA\[2\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/mtx_first_RNO/A  CORESPI_0/USPI/UCC/mtx_first_RNO/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/un1_UROM.INSTR_CMD_3_0_o3/A  COREABC_0/UROM.UROM/un1_UROM.INSTR_CMD_3_0_o3/Y  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a3/B  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a3/Y  COREABC_0/UROM.UROM/STBFLAG_2_m/A  COREABC_0/UROM.UROM/STBFLAG_2_m/Y  COREABC_0/UROM.UROM/STBACCUM_4_iv/C  COREABC_0/UROM.UROM/STBACCUM_4_iv/Y  COREABC_0/STBACCUM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[5\]/CLK  COREABC_0/STKPTR\[5\]/Q  COREABC_0/un1_STKPTRP1_I_18/C  COREABC_0/un1_STKPTRP1_I_18/Y  COREABC_0/un1_STKPTRP1_I_19/B  COREABC_0/un1_STKPTRP1_I_19/Y  COREABC_0/un1_STKPTRP1_I_20/A  COREABC_0/un1_STKPTRP1_I_20/Y  COREABC_0/UROM.UROM/STKPTR_52/B  COREABC_0/UROM.UROM/STKPTR_52/Y  COREABC_0/UROM.UROM/STKPTR_n7/C  COREABC_0/UROM.UROM/STKPTR_n7/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_10/A  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_16/A  COREABC_0/un1_STKPTRP1_I_16/Y  COREABC_0/un1_STKPTRP1_I_17/A  COREABC_0/un1_STKPTRP1_I_17/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[6\]/A  COREABC_0/un17_ZREGISTER_RAMADDR\[6\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR6  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/C  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/Y  CORESPI_0/USPI/UCC/mtx_pktsel/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/full_out/CLK  CORESPI_0/USPI/URXF/full_out/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNINN1I\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNINN1I\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI6BFO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI6BFO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/AFULL  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNIDS1N/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNIDS1N/Y  CoreUARTapb_0/CUARTlOlI/CUARTO10/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNI486D\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNI486D\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIG4HS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIG4HS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNI486D\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNI486D\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIG4HS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIG4HS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNI8C6D\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNI8C6D\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIG4HS\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIG4HS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNICG6D\[4\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNICG6D\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI0LHS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI0LHS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[4\]/CLK  CORESPI_0/USPI/URF/control2\[4\]/Q  CORESPI_0/USPI/URF/int_raw_RNIN519\[4\]/B  CORESPI_0/USPI/URF/int_raw_RNIN519\[4\]/Y  CoreInterrupt_0/iPRDATA_RNO_3\[3\]/C  CoreInterrupt_0/iPRDATA_RNO_3\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/A  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/C  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO\[3\]/B  CoreInterrupt_0/iPRDATA_RNO\[3\]/Y  CoreInterrupt_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNI8C6D\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNI8C6D\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIG4HS\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIG4HS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNICG6D\[4\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNICG6D\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI0LHS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI0LHS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNIGK6D\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNIGK6D\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI0LHS\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI0LHS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[4\]/CLK  COREABC_0/STKPTR\[4\]/Q  COREABC_0/UROM.UROM/STKPTR_c4/B  COREABC_0/UROM.UROM/STKPTR_c4/Y  COREABC_0/UROM.UROM/STKPTR_c5/A  COREABC_0/UROM.UROM/STKPTR_c5/Y  COREABC_0/UROM.UROM/STKPTR_51_0/B  COREABC_0/UROM.UROM/STKPTR_51_0/Y  COREABC_0/UROM.UROM/STKPTR_n7/B  COREABC_0/UROM.UROM/STKPTR_n7/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[7\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNIGK6D\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l_RNIGK6D\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI0LHS\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI0LHS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/A  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/A  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[3\]/CLK  COREABC_0/SMADDR_0\[3\]/Q  COREABC_0/un37_SMADDR_I_13/B  COREABC_0/un37_SMADDR_I_13/Y  COREABC_0/un37_SMADDR_I_14/A  COREABC_0/un37_SMADDR_I_14/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[5\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[5\]/A  COREABC_0/UROM.UROM/SMADDR_21\[5\]/Y  COREABC_0/SMADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_5\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_5\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_2\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_2\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/UROM.UROM/DOISR_0_sqmuxa/B  COREABC_0/UROM.UROM/DOISR_0_sqmuxa/Y  COREABC_0/UROM.UROM/STKPTRlde/B  COREABC_0/UROM.UROM/STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_8/A  COREABC_0/un37_SMADDR_I_8/Y  COREABC_0/un37_SMADDR_I_9/A  COREABC_0/un37_SMADDR_I_9/Y  COREABC_0/un17_ZREGISTER_RAMWDATA_0\[3\]/A  COREABC_0/un17_ZREGISTER_RAMWDATA_0\[3\]/Y  COREABC_0/un17_ZREGISTER_RAMWDATA\[3\]/A  COREABC_0/un17_ZREGISTER_RAMWDATA\[3\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[7\]/CLK  CoreTimer_0/PreScale\[7\]/Q  CoreTimer_0/PreScale_RNICC65\[7\]/A  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/PreScale_RNIIAR5\[8\]/B  CoreTimer_0/PreScale_RNIIAR5\[8\]/Y  CoreTimer_0/PreScale_RNO_0\[9\]/A  CoreTimer_0/PreScale_RNO_0\[9\]/Y  CoreTimer_0/PreScale_RNO\[9\]/A  CoreTimer_0/PreScale_RNO\[9\]/Y  CoreTimer_0/PreScale\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/un37_SMADDR_I_6/A  COREABC_0/un37_SMADDR_I_6/Y  COREABC_0/un37_SMADDR_I_7/A  COREABC_0/un37_SMADDR_I_7/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[2\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[2\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[2\]/A  COREABC_0/UROM.UROM/SMADDR_21\[2\]/Y  COREABC_0/SMADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/un37_SMADDR_I_11/A  COREABC_0/un37_SMADDR_I_11/Y  COREABC_0/un37_SMADDR_I_12/A  COREABC_0/un37_SMADDR_I_12/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[4\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[4\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[4\]/A  COREABC_0/UROM.UROM/SMADDR_21\[4\]/Y  COREABC_0/SMADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/C  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[7\]/S  COREABC_0/un17_ZREGISTER_RAMADDR\[7\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR7  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIS25G\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIS25G\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin3\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin3\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_5\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_5\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_2\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].gpin3\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].gpin3\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_5\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_5\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_3\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_3\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_2\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_2\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[1\]/CLK  CoreTimer_0/CtrlReg\[1\]/Q  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/B  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/Y  COREABC_0/UROM.UROM/ISR4/A  COREABC_0/UROM.UROM/ISR4/Y  COREABC_0/UROM.UROM/DOISR_0_sqmuxa/A  COREABC_0/UROM.UROM/DOISR_0_sqmuxa/Y  COREABC_0/UROM.UROM/un1_DOISR_0_sqmuxa/C  COREABC_0/UROM.UROM/un1_DOISR_0_sqmuxa/Y  COREABC_0/ISR/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[3\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin3\[8\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin3\[8\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_5\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_5\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_2\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_2\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_midbit_2/B  CORESPI_0/USPI/UCC/stxs_midbit_2/Y  CORESPI_0/USPI/UCC/stxs_checkorun_0_sqmuxa/A  CORESPI_0/USPI/UCC/stxs_checkorun_0_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/B  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_8\[9\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_8\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/B  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/Y  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a3/A  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a3/Y  COREABC_0/UROM.UROM/STBFLAG_2_m/A  COREABC_0/UROM.UROM/STBFLAG_2_m/Y  COREABC_0/UROM.UROM/STBACCUM_4_iv/C  COREABC_0/UROM.UROM/STBACCUM_4_iv/Y  COREABC_0/STBACCUM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIN0TO3\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_2_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_2_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_2/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/B  CORESPI_0/USPI/URF/control2_6_i_o2\[2\]/Y  CORESPI_0/USPI/URF/control2_RNO\[3\]/S  CORESPI_0/USPI/URF/control2_RNO\[3\]/Y  CORESPI_0/USPI/URF/control2\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_pktsel_RNO_0/B  CORESPI_0/USPI/UCC/mtx_pktsel_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/A  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/Y  CORESPI_0/USPI/UCC/mtx_pktsel/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIJM28\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIJM28\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI4B5G\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI4B5G\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[1\]/CLK  CoreTimer_0/CtrlReg\[1\]/Q  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/B  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/Y  COREABC_0/UROM.UROM/ISR4/A  COREABC_0/UROM.UROM/ISR4/Y  COREABC_0/UROM.UROM/DOISR_0_sqmuxa/A  COREABC_0/UROM.UROM/DOISR_0_sqmuxa/Y  COREABC_0/UROM.UROM/STBRAM_7_0/C  COREABC_0/UROM.UROM/STBRAM_7_0/Y  COREABC_0/STBRAM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[7\]/CLK  CORESPI_0/USPI/URF/control2\[7\]/Q  CORESPI_0/USPI/URF/int_raw_RNITB19\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNITB19\[7\]/Y  CoreInterrupt_0/iPRDATA_RNO_4\[3\]/B  CoreInterrupt_0/iPRDATA_RNO_4\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/B  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/C  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO\[3\]/B  CoreInterrupt_0/iPRDATA_RNO\[3\]/Y  CoreInterrupt_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI6MTV\[2\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI6MTV\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_2\[2\]/A  CoreUARTapb_0/CUARTOOII_RNO_2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[2\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[2\]/A  CoreUARTapb_0/CUARTOOII_RNO\[2\]/Y  CoreUARTapb_0/CUARTOOII\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI2ITV\[0\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI2ITV\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO_2\[0\]/A  CoreUARTapb_0/CUARTOOII_RNO_2\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[0\]/A  CoreUARTapb_0/CUARTOOII_RNO\[0\]/Y  CoreUARTapb_0/CUARTOOII\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI4KTV\[1\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI4KTV\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO_2\[1\]/A  CoreUARTapb_0/CUARTOOII_RNO_2\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[1\]/A  CoreUARTapb_0/CUARTOOII_RNO\[1\]/Y  CoreUARTapb_0/CUARTOOII\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doins_0_i_a3_1\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_a3_1\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_1\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_1\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/A  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNII8KE\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNII8KE\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_3\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_first_RNO/B  CORESPI_0/USPI/UCC/stxs_first_RNO/Y  CORESPI_0/USPI/UCC/stxs_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIAQTV\[4\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIAQTV\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_2\[4\]/A  CoreUARTapb_0/CUARTOOII_RNO_2\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[4\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[4\]/A  CoreUARTapb_0/CUARTOOII_RNO\[4\]/Y  CoreUARTapb_0/CUARTOOII\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI8OTV\[3\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNI8OTV\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO_2\[3\]/A  CoreUARTapb_0/CUARTOOII_RNO_2\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[3\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[3\]/A  CoreUARTapb_0/CUARTOOII_RNO\[3\]/Y  CoreUARTapb_0/CUARTOOII\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_1/xhdl1.GEN_BITS\[23\].APB_8.GPOUT_reg\[23\]/CLK  CoreGPIO_1/xhdl1.GEN_BITS\[23\].APB_8.GPOUT_reg\[23\]/Q  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/A  CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\]/Y  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/B  COREABC_0/PRDATA_M_RNI9MUI8\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_2\[2\]/A  CoreInterrupt_0/iPRDATA_RNO_2\[2\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[2\]/C  CoreInterrupt_0/iPRDATA_RNO_1\[2\]/Y  CoreInterrupt_0/iPRDATA_RNO\[2\]/B  CoreInterrupt_0/iPRDATA_RNO\[2\]/Y  CoreInterrupt_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/C  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/C  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO\[3\]/B  CoreInterrupt_0/iPRDATA_RNO\[3\]/Y  CoreInterrupt_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_0_i_o3_0\[6\]/B  COREABC_0/UROM.UROM/doins_0_i_o3_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_1\[6\]/C  COREABC_0/UROM.UROM/doins_0_i_1\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i\[6\]/C  COREABC_0/UROM.UROM/doins_0_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2_3/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2_3/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2_3/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2_3/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_33/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_33/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_STBACCAPB_0/B  COREABC_0/un1_ACCUMULATOR_STBACCAPB_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/A  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[5\]/CLK  CoreTimer_0/PreScale\[5\]/Q  CoreTimer_0/CountPulse_RNO_8/B  CoreTimer_0/CountPulse_RNO_8/Y  CoreTimer_0/CountPulse_RNO_6/A  CoreTimer_0/CountPulse_RNO_6/Y  CoreTimer_0/CountPulse_RNO_5/B  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/m26/A  COREABC_0/UROM.UROM/m26/Y  COREABC_0/UROM.UROM/m30/A  COREABC_0/UROM.UROM/m30/Y  COREABC_0/UROM.UROM/m31/B  COREABC_0/UROM.UROM/m31/Y  COREABC_0/UROM.INSTR_DATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[1\]/CLK  CoreTimer_0/PreScale\[1\]/Q  CoreTimer_0/CountPulse_RNO_10/B  CoreTimer_0/CountPulse_RNO_10/Y  CoreTimer_0/CountPulse_RNO_7/B  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_6\[6\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_6\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_3\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_3\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_2\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_2\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[1\]/CLK  CoreUARTapb_0/CUARTO1OI\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/m9/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/m9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIIU42\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIIU42\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIVDB11\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/m12/B  COREABC_0/UROM.UROM/m12/Y  COREABC_0/UROM.UROM/m13/A  COREABC_0/UROM.UROM/m13/Y  COREABC_0/UROM.UROM/m14_0/B  COREABC_0/UROM.UROM/m14_0/Y  COREABC_0/UROM.INSTR_DATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_33/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_33/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIO6CA3\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIO6CA3\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_4\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_4\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_2\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_0/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_0/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/A  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[31\]/CLK  CoreTimer_0/Count\[31\]/Q  CoreTimer_0/Count_RNIC07P9\[31\]/B  CoreTimer_0/Count_RNIC07P9\[31\]/Y  CoreTimer_0/Count_RNI4MU7D\[31\]/B  CoreTimer_0/Count_RNI4MU7D\[31\]/Y  CoreTimer_0/PreScale_RNO\[2\]/C  CoreTimer_0/PreScale_RNO\[2\]/Y  CoreTimer_0/PreScale\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/AFULL  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNI0CDE/A  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNI0CDE/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTOl0l/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/m10_0/C  COREABC_0/UROM.UROM/m10_0/Y  COREABC_0/UROM.UROM/m11/B  COREABC_0/UROM.UROM/m11/Y  COREABC_0/UROM.UROM/m14_0/A  COREABC_0/UROM.UROM/m14_0/Y  COREABC_0/UROM.INSTR_DATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNO_0\[3\]/B  CoreTimer_0/PreScale_RNO_0\[3\]/Y  CoreTimer_0/PreScale_RNO\[3\]/B  CoreTimer_0/PreScale_RNO\[3\]/Y  CoreTimer_0/PreScale\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_4\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_4\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_2\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_2\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_9\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_9\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[3\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/C  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/B  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/C  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i\[6\]/B  COREABC_0/UROM.UROM/doins_0_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/B  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/C  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i\[8\]/B  COREABC_0/UROM.UROM/doins_0_i\[8\]/Y  COREABC_0/UROM.INSTR_SLOT\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/UROM.UROM/un1_ICYCLE_6_0/B  COREABC_0/UROM.UROM/un1_ICYCLE_6_0/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/C  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_5\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_5\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_2\[9\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_2\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_5\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_5\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_2\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreInterrupt_0/writeEn/C  CoreInterrupt_0/writeEn/Y  CoreInterrupt_0/un1_fiqSoft11_1/A  CoreInterrupt_0/un1_fiqSoft11_1/Y  CoreInterrupt_0/irqEnable\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreTimer_0/PrdataNext_1_0_iv_0_i_o6\[4\]/B  CoreTimer_0/PrdataNext_1_0_iv_0_i_o6\[4\]/Y  CoreTimer_0/iPRDATA_RNO\[4\]/B  CoreTimer_0/iPRDATA_RNO\[4\]/Y  CoreTimer_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0_RNICJJ31/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0_RNICJJ31/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0_RNIADUD3/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0_RNIADUD3/Y  CoreUARTapb_0/CUARTOOII\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_5\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_5\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_2\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_2\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[1\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_1_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_1_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_1_1/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_1_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIFKPA\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIFKPA\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[3\]/CLK  CORESPI_0/USPI/URF/control1\[3\]/Q  CORESPI_0/USPI/URF/int_raw_RNIHTT7\[0\]/B  CORESPI_0/USPI/URF/int_raw_RNIHTT7\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_3\[3\]/B  CoreInterrupt_0/iPRDATA_RNO_3\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/A  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/C  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO\[3\]/B  CoreInterrupt_0/iPRDATA_RNO\[3\]/Y  CoreInterrupt_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/Count_RNO_1\[14\]/A  CoreTimer_0/Count_RNO_1\[14\]/Y  CoreTimer_0/Count_RNO_0\[14\]/B  CoreTimer_0/Count_RNO_0\[14\]/Y  CoreTimer_0/Count_RNO\[14\]/A  CoreTimer_0/Count_RNO\[14\]/Y  CoreTimer_0/Count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[4\]/CLK  CORESPI_0/USPI/URXF/counter_q\[4\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_21/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/C  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO/B  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreTimer_0/iPRDATA_RNO_3\[3\]/A  CoreTimer_0/iPRDATA_RNO_3\[3\]/Y  CoreTimer_0/iPRDATA_RNO_0\[3\]/B  CoreTimer_0/iPRDATA_RNO_0\[3\]/Y  CoreTimer_0/iPRDATA_RNO\[3\]/A  CoreTimer_0/iPRDATA_RNO\[3\]/Y  CoreTimer_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_0\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[3\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_8\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_8\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_7\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_7\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIFKPA\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIFKPA\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNIIRPK3\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/C  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[3\]/CLK  CORESPI_0/USPI/URXF/counter_q\[3\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_22/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/B  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/m8/A  COREABC_0/UROM.UROM/m8/Y  COREABC_0/UROM.UROM/m24/A  COREABC_0/UROM.UROM/m24/Y  COREABC_0/UROM.UROM/m25_0/B  COREABC_0/UROM.UROM/m25_0/Y  COREABC_0/UROM.INSTR_DATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both\[10\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both\[10\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_12\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_12\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_9\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_9\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin3\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin3\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_4\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_4\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_2\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_8\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_8\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_7\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_7\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/m8/A  COREABC_0/UROM.UROM/m8/Y  COREABC_0/UROM.UROM/m13/B  COREABC_0/UROM.UROM/m13/Y  COREABC_0/UROM.UROM/m14_0/B  COREABC_0/UROM.UROM/m14_0/Y  COREABC_0/UROM.INSTR_DATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_7\[11\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_7\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin3\[8\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin3\[8\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_4\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_4\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_2\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_2\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin3\[9\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin3\[9\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_7\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_7\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI4B5G\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI4B5G\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI3P2R2\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI3P2R2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI3P2R2\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI3P2R2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI3P2R2\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI3P2R2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3J0V\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI3P2R2\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI3P2R2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[12\]/CLK  CoreTimer_0/Count\[12\]/Q  CoreTimer_0/Count_RNIRP254\[12\]/C  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/Count_RNO_1\[14\]/A  CoreTimer_0/Count_RNO_1\[14\]/Y  CoreTimer_0/Count_RNO_0\[14\]/B  CoreTimer_0/Count_RNO_0\[14\]/Y  CoreTimer_0/Count_RNO\[14\]/A  CoreTimer_0/Count_RNO\[14\]/Y  CoreTimer_0/Count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[5\]/CLK  CORESPI_0/USPI/URXF/counter_q\[5\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_19/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_19/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_33/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_33/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_8\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_8\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  COREABC_0/un1_ACCUMULATOR_STBACCAPB_0/A  COREABC_0/un1_ACCUMULATOR_STBACCAPB_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/A  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_4\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_4\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_2\[11\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_2\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_7\[9\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_7\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_8\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_8\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_0_i_o2_0\[7\]/B  COREABC_0/UROM.UROM/doins_0_i_o2_0\[7\]/Y  COREABC_0/UROM.UROM/doins_0_0_a3_0\[13\]/C  COREABC_0/UROM.UROM/doins_0_0_a3_0\[13\]/Y  COREABC_0/UROM.UROM/doins_0_0\[13\]/C  COREABC_0/UROM.UROM/doins_0_0\[13\]/Y  COREABC_0/UROM.INSTR_ADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/B  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[0\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/Y  CORESPI_0/USPI/URF/int_raw\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD2  COREABC_0/UROM.UROM/SMADDR_21_0\[2\]/B  COREABC_0/UROM.UROM/SMADDR_21_0\[2\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[2\]/B  COREABC_0/UROM.UROM/SMADDR_21\[2\]/Y  COREABC_0/SMADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_2\[4\]/B  CoreUARTapb_0/CUARTOOII_RNO_2\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[4\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[4\]/A  CoreUARTapb_0/CUARTOOII_RNO\[4\]/Y  CoreUARTapb_0/CUARTOOII\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_2\[3\]/B  CoreUARTapb_0/CUARTOOII_RNO_2\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[3\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[3\]/A  CoreUARTapb_0/CUARTOOII_RNO\[3\]/Y  CoreUARTapb_0/CUARTOOII\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_8\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_8\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_0_i_o2_0\[7\]/B  COREABC_0/UROM.UROM/doins_0_i_o2_0\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_2\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_2\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/B  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_2\[0\]/B  CoreUARTapb_0/CUARTOOII_RNO_2\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[0\]/A  CoreUARTapb_0/CUARTOOII_RNO\[0\]/Y  CoreUARTapb_0/CUARTOOII\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_2\[1\]/B  CoreUARTapb_0/CUARTOOII_RNO_2\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[1\]/A  CoreUARTapb_0/CUARTOOII_RNO\[1\]/Y  CoreUARTapb_0/CUARTOOII\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_2\[2\]/B  CoreUARTapb_0/CUARTOOII_RNO_2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[2\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[2\]/A  CoreUARTapb_0/CUARTOOII_RNO\[2\]/Y  CoreUARTapb_0/CUARTOOII\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_4\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_4\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_2\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_2\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2_1/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2_1/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_1_1_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_1_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_1_1/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_1_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[4\]/CLK  COREABC_0/SMADDR_0\[4\]/Q  COREABC_0/UROM.UROM/doins_0_i_a3_0\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_a3_0\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_2\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_2\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/B  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/A  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/Y  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/A  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/Y  CORESPI_0/USPI/UCC/stxs_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[0\]/CLK  CoreTimer_0/TimerPre\[0\]/Q  CoreTimer_0/iPRDATA_RNO_9\[0\]/A  CoreTimer_0/iPRDATA_RNO_9\[0\]/Y  CoreTimer_0/iPRDATA_RNO_6\[0\]/A  CoreTimer_0/iPRDATA_RNO_6\[0\]/Y  CoreTimer_0/iPRDATA_RNO_2\[0\]/C  CoreTimer_0/iPRDATA_RNO_2\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/C  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIFI28\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIFI28\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIS25G\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIS25G\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIS7CT\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIS7CT\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin3\[9\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin3\[9\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_6\[9\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_6\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_0_i_a3_0\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_a3_0\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_2\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_2\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/B  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIAQ82_0\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIAQ82_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_2\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_2\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQ99F\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]_RNIQ99F\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_2\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_2\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/UROM.UROM/STBRAM_7_0_a3_1_0/B  COREABC_0/UROM.UROM/STBRAM_7_0_a3_1_0/Y  COREABC_0/UROM.UROM/STBRAM_7_0_a3_1/A  COREABC_0/UROM.UROM/STBRAM_7_0_a3_1/Y  COREABC_0/UROM.UROM/STBRAM_7_0_o3/C  COREABC_0/UROM.UROM/STBRAM_7_0_o3/Y  COREABC_0/UROM.UROM/STBRAM_7_0/B  COREABC_0/UROM.UROM/STBRAM_7_0/Y  COREABC_0/STBRAM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_both\[8\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_both\[8\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_9\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_9\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_8\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_8\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreInterrupt_0/iPRDATA_RNO_2\[1\]/A  CoreInterrupt_0/iPRDATA_RNO_2\[1\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[1\]/B  CoreInterrupt_0/iPRDATA_RNO_0\[1\]/Y  CoreInterrupt_0/iPRDATA_RNO\[1\]/A  CoreInterrupt_0/iPRDATA_RNO\[1\]/Y  CoreInterrupt_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_both\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_both\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_9\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_9\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_8\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_8\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/SMADDR_21\[3\]/S  COREABC_0/UROM.UROM/SMADDR_21\[3\]/Y  COREABC_0/SMADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/SMADDR_21\[2\]/S  COREABC_0/UROM.UROM/SMADDR_21\[2\]/Y  COREABC_0/SMADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/SMADDR_21\[1\]/S  COREABC_0/UROM.UROM/SMADDR_21\[1\]/Y  COREABC_0/SMADDR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/SMADDR_21\[4\]/S  COREABC_0/UROM.UROM/SMADDR_21\[4\]/Y  COREABC_0/SMADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/SMADDR_21\[1\]/S  COREABC_0/UROM.UROM/SMADDR_21\[1\]/Y  COREABC_0/SMADDR_0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNI6UGL\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]_RNI6UGL\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_2\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_2\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/B  COREABC_0/UROM.UROM/doins_0_i_o3_2\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/C  COREABC_0/UROM.UROM/doins_0_i_o3\[6\]/Y  COREABC_0/UROM.UROM/doins_i_0\[4\]/A  COREABC_0/UROM.UROM/doins_i_0\[4\]/Y  COREABC_0/UROM.INSTR_SCMD\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[8\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[7\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[5\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[4\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[2\]/CLK  COREABC_0/SMADDR_0\[2\]/Q  COREABC_0/UROM.UROM/doins_0_i_180_tz/B  COREABC_0/UROM.UROM/doins_0_i_180_tz/Y  COREABC_0/UROM.UROM/doins_0_i_1\[6\]/B  COREABC_0/UROM.UROM/doins_0_i_1\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i\[6\]/C  COREABC_0/UROM.UROM/doins_0_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[24\]/CLK  CoreTimer_0/Count\[24\]/Q  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNO_1\[26\]/A  CoreTimer_0/Count_RNO_1\[26\]/Y  CoreTimer_0/Count_RNO_0\[26\]/B  CoreTimer_0/Count_RNO_0\[26\]/Y  CoreTimer_0/Count_RNO\[26\]/A  CoreTimer_0/Count_RNO\[26\]/Y  CoreTimer_0/Count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/B  COREABC_0/UROM.UROM/RAMADDR_1_sqmuxa/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[7\]/S  COREABC_0/un17_ZREGISTER_RAMADDR\[7\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR7  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/m17_0/A  COREABC_0/UROM.UROM/m17_0/Y  COREABC_0/UROM.UROM/m20_0/B  COREABC_0/UROM.UROM/m20_0/Y  COREABC_0/UROM.UROM/m21/B  COREABC_0/UROM.UROM/m21/Y  COREABC_0/UROM.INSTR_DATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_5/A  COREABC_0/un37_SMADDR_I_5/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[1\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[1\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[1\]/A  COREABC_0/UROM.UROM/SMADDR_21\[1\]/Y  COREABC_0/SMADDR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_7\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_7\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_7\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_7\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[1\]/CLK  CORESPI_0/USPI/URXF/counter_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_24/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_24/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[1\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/A  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO/B  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[0\]/CLK  COREABC_0/ICYCLE\[0\]/Q  COREABC_0/UROM.UROM/un1_ICYCLE_6_0/A  COREABC_0/UROM.UROM/un1_ICYCLE_6_0/Y  COREABC_0/UROM.UROM/un1_ICYCLE_6/C  COREABC_0/UROM.UROM/un1_ICYCLE_6/Y  COREABC_0/SMADDR\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/un37_SMADDR_I_12/B  COREABC_0/un37_SMADDR_I_12/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[4\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[4\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[4\]/A  COREABC_0/UROM.UROM/SMADDR_21\[4\]/Y  COREABC_0/SMADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_midbit_2/B  CORESPI_0/USPI/UCC/stxs_midbit_2/Y  CORESPI_0/USPI/UCC/stxs_checkorun_0_sqmuxa/A  CORESPI_0/USPI/UCC/stxs_checkorun_0_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO/A  CORESPI_0/USPI/UCC/stxs_strobetx_RNO/Y  CORESPI_0/USPI/UCC/stxs_strobetx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/m4_0/A  COREABC_0/UROM.UROM/m4_0/Y  COREABC_0/UROM.UROM/m16_0/B  COREABC_0/UROM.UROM/m16_0/Y  COREABC_0/UROM.UROM/m18_0/A  COREABC_0/UROM.UROM/m18_0/Y  COREABC_0/UROM.INSTR_DATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/m4_0/A  COREABC_0/UROM.UROM/m4_0/Y  COREABC_0/UROM.UROM/m16_0/B  COREABC_0/UROM.UROM/m16_0/Y  COREABC_0/UROM.UROM/m21/A  COREABC_0/UROM.UROM/m21/Y  COREABC_0/UROM.INSTR_DATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreTimer_0/iPRDATA_RNO_3\[0\]/B  CoreTimer_0/iPRDATA_RNO_3\[0\]/Y  CoreTimer_0/iPRDATA_RNO_0\[0\]/B  CoreTimer_0/iPRDATA_RNO_0\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/A  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[1\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_0_0/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_0_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_0/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO_0/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[1\]/A  CoreInterrupt_0/iPRDATA_RNO_1\[1\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[1\]/A  CoreInterrupt_0/iPRDATA_RNO_0\[1\]/Y  CoreInterrupt_0/iPRDATA_RNO\[1\]/A  CoreInterrupt_0/iPRDATA_RNO\[1\]/Y  CoreInterrupt_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[0\]/CLK  CoreUARTapb_0/CUARTO1OI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m2/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8_m5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/m7_0/B  COREABC_0/UROM.UROM/m7_0/Y  COREABC_0/UROM.UROM/m11/A  COREABC_0/UROM.UROM/m11/Y  COREABC_0/UROM.UROM/m14_0/A  COREABC_0/UROM.UROM/m14_0/Y  COREABC_0/UROM.INSTR_DATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_4\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_4\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_2\[11\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_2\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/un1_UROM.INSTR_CMD_3_0_o3/B  COREABC_0/UROM.UROM/un1_UROM.INSTR_CMD_3_0_o3/Y  COREABC_0/UROM.UROM/DOJMP_1_sqmuxa/A  COREABC_0/UROM.UROM/DOJMP_1_sqmuxa/Y  COREABC_0/UROM.UROM/un1_ICYCLE_11/B  COREABC_0/UROM.UROM/un1_ICYCLE_11/Y  COREABC_0/DOJMP/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIRL183\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[20\]/CLK  CoreTimer_0/Count\[20\]/Q  CoreTimer_0/Count_RNIEPOG6\[20\]/A  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNIPA8Q6\[21\]/B  CoreTimer_0/Count_RNIPA8Q6\[21\]/Y  CoreTimer_0/Count_RNO_0\[23\]/A  CoreTimer_0/Count_RNO_0\[23\]/Y  CoreTimer_0/Count_RNO\[23\]/A  CoreTimer_0/Count_RNO\[23\]/Y  CoreTimer_0/Count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/un17_ZREGISTER_SMADDR_21\[7\]/S  COREABC_0/un17_ZREGISTER_SMADDR_21\[7\]/Y  COREABC_0/SMADDR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/SMADDR_21\[5\]/S  COREABC_0/UROM.UROM/SMADDR_21\[5\]/Y  COREABC_0/SMADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/SMADDR_21\[6\]/S  COREABC_0/UROM.UROM/SMADDR_21\[6\]/Y  COREABC_0/SMADDR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/SMADDR_21\[0\]/S  COREABC_0/UROM.UROM/SMADDR_21\[0\]/Y  COREABC_0/SMADDR\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/SMADDR_21\[8\]/S  COREABC_0/UROM.UROM/SMADDR_21\[8\]/Y  COREABC_0/SMADDR\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/SMADDR_21\[11\]/S  COREABC_0/UROM.UROM/SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/SMADDR_21\[10\]/S  COREABC_0/UROM.UROM/SMADDR_21\[10\]/Y  COREABC_0/SMADDR\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/B  COREABC_0/UROM.UROM/SMADDR_0_sqmuxa_1/Y  COREABC_0/UROM.UROM/SMADDR_21\[9\]/S  COREABC_0/UROM.UROM/SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_i_0_a3_0\[12\]/B  COREABC_0/UROM.UROM/doins_i_0_a3_0\[12\]/Y  COREABC_0/UROM.UROM/doins_i_0_0\[12\]/C  COREABC_0/UROM.UROM/doins_i_0_0\[12\]/Y  COREABC_0/UROM.UROM/doins_i_0\[12\]/B  COREABC_0/UROM.UROM/doins_i_0\[12\]/Y  COREABC_0/UROM.INSTR_ADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[10\]/CLK  COREABC_0/SMADDR\[10\]/Q  COREABC_0/un37_SMADDR_I_31/C  COREABC_0/un37_SMADDR_I_31/Y  COREABC_0/un37_SMADDR_I_32/A  COREABC_0/un37_SMADDR_I_32/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[11\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[11\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[11\]/A  COREABC_0/UROM.UROM/SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_6\[11\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_6\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_both\[11\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_both\[11\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_8\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_8\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_7\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_7\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_both\[9\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_both\[9\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_9\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_9\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_8\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_8\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[1\]/CLK  COREABC_0/SMADDR_0\[1\]/Q  COREABC_0/UROM.UROM/m12/A  COREABC_0/UROM.UROM/m12/Y  COREABC_0/UROM.UROM/m13/A  COREABC_0/UROM.UROM/m13/Y  COREABC_0/UROM.UROM/m14_0/B  COREABC_0/UROM.UROM/m14_0/Y  COREABC_0/UROM.INSTR_DATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/un37_SMADDR_I_5/B  COREABC_0/un37_SMADDR_I_5/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[1\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[1\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[1\]/A  COREABC_0/UROM.UROM/SMADDR_21\[1\]/Y  COREABC_0/SMADDR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/un37_SMADDR_I_9/B  COREABC_0/un37_SMADDR_I_9/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[3\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[3\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[3\]/A  COREABC_0/UROM.UROM/SMADDR_21\[3\]/Y  COREABC_0/SMADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_7/B  COREABC_0/un37_SMADDR_I_7/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[2\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[2\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[2\]/A  COREABC_0/UROM.UROM/SMADDR_21\[2\]/Y  COREABC_0/SMADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[4\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_tick/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/ADDRA3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/ADDRA3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/ADDRB3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0_PADDR_M_RNI1OR2\[5\]/A  COREABC_0_PADDR_M_RNI1OR2\[5\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/ADDRB3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[0\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNINFUJ\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNINFUJ\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_1_1/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_1_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_2/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_0/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO_0/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[0\]/CLK  CORESPI_0/USPI/URXF/counter_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_17/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_17/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/B  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_9\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_9\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_3\[0\]/S  CoreUARTapb_0/CUARTOOII_RNO_3\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[0\]/A  CoreUARTapb_0/CUARTOOII_RNO\[0\]/Y  CoreUARTapb_0/CUARTOOII\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_3\[1\]/S  CoreUARTapb_0/CUARTOOII_RNO_3\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[1\]/A  CoreUARTapb_0/CUARTOOII_RNO\[1\]/Y  CoreUARTapb_0/CUARTOOII\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_3\[2\]/S  CoreUARTapb_0/CUARTOOII_RNO_3\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[2\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[2\]/A  CoreUARTapb_0/CUARTOOII_RNO\[2\]/Y  CoreUARTapb_0/CUARTOOII\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_6/B  COREABC_0/un1_STKPTRP1_I_6/Y  COREABC_0/un1_STKPTRP1_I_7/A  COREABC_0/un1_STKPTRP1_I_7/Y  COREABC_0/UROM.UROM/STKPTR_42/B  COREABC_0/UROM.UROM/STKPTR_42/Y  COREABC_0/UROM.UROM/STKPTR_n2/C  COREABC_0/UROM.UROM/STKPTR_n2/Y  COREABC_0/STKPTR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[5\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[5\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_19/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_19/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_lastbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIJM28\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIJM28\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI4B5G\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI4B5G\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/A  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[0\]/CLK  CORESPI_0/USPI/URXF/counter_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_17/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_17/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[0\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/B  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/A  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[0\]/CLK  CORESPI_0/USPI/URF/int_raw\[0\]/Q  CORESPI_0/USPI/URF/int_raw_RNIHTT7\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNIHTT7\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_3\[3\]/B  CoreInterrupt_0/iPRDATA_RNO_3\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/A  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/C  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO\[3\]/B  CoreInterrupt_0/iPRDATA_RNO\[3\]/Y  CoreInterrupt_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNI2J7C4/A  CORESPI_0/USPI/URXF/empty_out_RNI2J7C4/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[0\]/CLK  CoreUARTapb_0/CUARTO1OI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/m9/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/m9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[7\]/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_8\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_8\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_6/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_6/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_7/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_7/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/B  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/Y  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/A  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/Y  CORESPI_0/USPI/UCC/stxs_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/B  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/B  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_4\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_4\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_2\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_0\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_0\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_3\[4\]/B  CoreUARTapb_0/CUARTOOII_RNO_3\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[4\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[4\]/A  CoreUARTapb_0/CUARTOOII_RNO\[4\]/Y  CoreUARTapb_0/CUARTOOII\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_3\[3\]/B  CoreUARTapb_0/CUARTOOII_RNO_3\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[3\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[3\]/A  CoreUARTapb_0/CUARTOOII_RNO\[3\]/Y  CoreUARTapb_0/CUARTOOII\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI50IC2\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI50IC2\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/m26/B  COREABC_0/UROM.UROM/m26/Y  COREABC_0/UROM.UROM/m30/A  COREABC_0/UROM.UROM/m30/Y  COREABC_0/UROM.UROM/m31/B  COREABC_0/UROM.UROM/m31/Y  COREABC_0/UROM.INSTR_DATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/UROM.UROM/m10_0/A  COREABC_0/UROM.UROM/m10_0/Y  COREABC_0/UROM.UROM/m11/B  COREABC_0/UROM.UROM/m11/Y  COREABC_0/UROM.UROM/m14_0/A  COREABC_0/UROM.UROM/m14_0/Y  COREABC_0/UROM.INSTR_DATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[0\]/CLK  CoreUARTapb_0/CUARTO1OI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNINN1I\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNINN1I\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI6BFO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI6BFO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[4\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_8\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_8\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_6\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_6\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[3\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_0_0_o2\[13\]/A  COREABC_0/UROM.UROM/doins_0_0_o2\[13\]/Y  COREABC_0/UROM.UROM/m25_0/A  COREABC_0/UROM.UROM/m25_0/Y  COREABC_0/UROM.INSTR_DATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_13/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_13/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_14/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_14/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[1\]/CLK  CoreTimer_0/CtrlReg\[1\]/Q  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/B  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/Y  CoreInterrupt_0/irqSoft_RNICUVN\[0\]/A  CoreInterrupt_0/irqSoft_RNICUVN\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[0\]/A  CoreInterrupt_0/iPRDATA_RNO_1\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/A  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/C  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[2\]/CLK  CORESPI_0/USPI/URXF/counter_q\[2\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_23/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_23/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[2\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/A  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/B  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[6\]/CLK  COREABC_0/SMADDR\[6\]/Q  COREABC_0/un37_SMADDR_I_19/C  COREABC_0/un37_SMADDR_I_19/Y  COREABC_0/un37_SMADDR_I_20/A  COREABC_0/un37_SMADDR_I_20/Y  COREABC_0/un17_ZREGISTER_SMADDR_21_1\[7\]/A  COREABC_0/un17_ZREGISTER_SMADDR_21_1\[7\]/Y  COREABC_0/un17_ZREGISTER_SMADDR_21\[7\]/A  COREABC_0/un17_ZREGISTER_SMADDR_21\[7\]/Y  COREABC_0/SMADDR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[5\]/CLK  CoreTimer_0/Count\[5\]/Q  CoreTimer_0/Count_RNIQHDV\[7\]/C  CoreTimer_0/Count_RNIQHDV\[7\]/Y  CoreTimer_0/Count_RNO_0\[8\]/A  CoreTimer_0/Count_RNO_0\[8\]/Y  CoreTimer_0/Count_RNO\[8\]/A  CoreTimer_0/Count_RNO\[8\]/Y  CoreTimer_0/Count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/STBRAM_7_0_a3_1/B  COREABC_0/UROM.UROM/STBRAM_7_0_a3_1/Y  COREABC_0/UROM.UROM/STBRAM_7_0_o3/C  COREABC_0/UROM.UROM/STBRAM_7_0_o3/Y  COREABC_0/UROM.UROM/STBRAM_7_0/B  COREABC_0/UROM.UROM/STBRAM_7_0/Y  COREABC_0/STBRAM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[3\]/CLK  CoreTimer_0/TimerPre\[3\]/Q  CoreTimer_0/CountPulse_RNO_6/C  CoreTimer_0/CountPulse_RNO_6/Y  CoreTimer_0/CountPulse_RNO_5/B  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreInterrupt_0/un1_fiqSoft11_1/C  CoreInterrupt_0/un1_fiqSoft11_1/Y  CoreInterrupt_0/irqEnable\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_PWRITE_M/A  COREABC_0/UROM.UROM/un1_PWRITE_M/Y  COREABC_0/UROM.UROM/STBFLAG_5/B  COREABC_0/UROM.UROM/STBFLAG_5/Y  COREABC_0/STBFLAG/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_i_0_a3_0_0\[12\]/B  COREABC_0/UROM.UROM/doins_i_0_a3_0_0\[12\]/Y  COREABC_0/UROM.UROM/doins_i_0_0\[12\]/A  COREABC_0/UROM.UROM/doins_i_0_0\[12\]/Y  COREABC_0/UROM.UROM/doins_i_0\[12\]/B  COREABC_0/UROM.UROM/doins_i_0\[12\]/Y  COREABC_0/UROM.INSTR_ADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_6\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_6\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_3\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_3\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_0_0/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_0_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_0/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTI0_17_i_a5_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO_0/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].gpin3\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].gpin3\[4\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_4\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_4\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_2\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_0\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_0\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/un37_SMADDR_I_27/B  COREABC_0/un37_SMADDR_I_27/Y  COREABC_0/un37_SMADDR_I_28/A  COREABC_0/un37_SMADDR_I_28/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[10\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[10\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[10\]/A  COREABC_0/UROM.UROM/SMADDR_21\[10\]/Y  COREABC_0/SMADDR\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_6\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_6\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_3\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[2\]/CLK  COREABC_0/SMADDR_0\[2\]/Q  COREABC_0/UROM.UROM/doins_0_i_a3_0\[7\]/B  COREABC_0/UROM.UROM/doins_0_i_a3_0\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_2\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_2\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/B  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/UROM.UROM/doins_i_0_a3_0\[12\]/A  COREABC_0/UROM.UROM/doins_i_0_a3_0\[12\]/Y  COREABC_0/UROM.UROM/doins_i_0_0\[12\]/C  COREABC_0/UROM.UROM/doins_i_0_0\[12\]/Y  COREABC_0/UROM.UROM/doins_i_0\[12\]/B  COREABC_0/UROM.UROM/doins_i_0\[12\]/Y  COREABC_0/UROM.INSTR_ADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNO_0\[3\]/B  CoreTimer_0/Count_RNO_0\[3\]/Y  CoreTimer_0/Count_RNO\[3\]/A  CoreTimer_0/Count_RNO\[3\]/Y  CoreTimer_0/Count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNO_0\[4\]/B  CoreTimer_0/Count_RNO_0\[4\]/Y  CoreTimer_0/Count_RNO\[4\]/A  CoreTimer_0/Count_RNO\[4\]/Y  CoreTimer_0/Count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  COREABC_0/UROM.UROM/ICYCLE_1_sqmuxa_1_0_a3/B  COREABC_0/UROM.UROM/ICYCLE_1_sqmuxa_1_0_a3/Y  COREABC_0/UROM.UROM/PSELI_7_0/C  COREABC_0/UROM.UROM/PSELI_7_0/Y  COREABC_0/PSELI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[3\]/CLK  COREABC_0/STKPTR\[3\]/Q  COREABC_0/un1_STKPTRP1_I_13/B  COREABC_0/un1_STKPTRP1_I_13/Y  COREABC_0/un1_STKPTRP1_I_14/A  COREABC_0/un1_STKPTRP1_I_14/Y  COREABC_0/UROM.UROM/STKPTR_48/B  COREABC_0/UROM.UROM/STKPTR_48/Y  COREABC_0/UROM.UROM/STKPTR_n5/C  COREABC_0/UROM.UROM/STKPTR_n5/Y  COREABC_0/STKPTR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI9RJ9\[1\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI9RJ9\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI10C22\[1\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI10C22\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIIU42\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIIU42\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI81B22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI81B22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI4BJK4\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI4BJK4\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_re_q2/CLK  CORESPI_0/USPI/UCC/mtx_re_q2/Q  CORESPI_0/USPI/UCC/mtx_re_q2_RNILHVH/B  CORESPI_0/USPI/UCC/mtx_re_q2_RNILHVH/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/m17_0/C  COREABC_0/UROM.UROM/m17_0/Y  COREABC_0/UROM.UROM/m20_0/B  COREABC_0/UROM.UROM/m20_0/Y  COREABC_0/UROM.UROM/m21/B  COREABC_0/UROM.UROM/m21/Y  COREABC_0/UROM.INSTR_DATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/C  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/Y  CORESPI_0/USPI/UCC/msrxs_strobe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_8/A  COREABC_0/un1_STKPTRP1_I_8/Y  COREABC_0/un1_STKPTRP1_I_9/A  COREABC_0/un1_STKPTRP1_I_9/Y  COREABC_0/UROM.UROM/STKPTR_44/B  COREABC_0/UROM.UROM/STKPTR_44/Y  COREABC_0/UROM.UROM/STKPTR_n3/C  COREABC_0/UROM.UROM/STKPTR_n3/Y  COREABC_0/STKPTR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_27/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_27/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_28/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_28/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_first_RNO_2/B  CORESPI_0/USPI/UCC/mtx_first_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_1/A  CORESPI_0/USPI/UCC/mtx_first_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_first_RNO/C  CORESPI_0/USPI/UCC/mtx_first_RNO/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/doins_i_0_o2\[12\]/B  COREABC_0/UROM.UROM/doins_i_0_o2\[12\]/Y  COREABC_0/UROM.UROM/doins_i_0_0\[12\]/B  COREABC_0/UROM.UROM/doins_i_0_0\[12\]/Y  COREABC_0/UROM.UROM/doins_i_0\[12\]/B  COREABC_0/UROM.UROM/doins_i_0\[12\]/Y  COREABC_0/UROM.INSTR_ADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreTimer_0/iPRDATA_RNO_4\[0\]/B  CoreTimer_0/iPRDATA_RNO_4\[0\]/Y  CoreTimer_0/iPRDATA_RNO_0\[0\]/C  CoreTimer_0/iPRDATA_RNO_0\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/A  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_8/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_8/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_9/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_direct/CLK  CORESPI_0/USPI/UCC/stxs_direct/Q  CORESPI_0/USPI/UCC/stxs_direct_RNIIUSE/A  CORESPI_0/USPI/UCC/stxs_direct_RNIIUSE/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/B  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/B  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/iPRDATA_RNO_2\[3\]/B  CoreTimer_0/iPRDATA_RNO_2\[3\]/Y  CoreTimer_0/iPRDATA_RNO_0\[3\]/A  CoreTimer_0/iPRDATA_RNO_0\[3\]/Y  CoreTimer_0/iPRDATA_RNO\[3\]/A  CoreTimer_0/iPRDATA_RNO\[3\]/Y  CoreTimer_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIFJD6\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIFJD6\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI6BFO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI6BFO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1_0\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1_0\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIO6CA3\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIO6CA3\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/UROM.UROM/ICYCLE_1_sqmuxa_1_0_a3_0/A  COREABC_0/UROM.UROM/ICYCLE_1_sqmuxa_1_0_a3_0/Y  COREABC_0/UROM.UROM/ICYCLE_1_sqmuxa_1_0_a3/C  COREABC_0/UROM.UROM/ICYCLE_1_sqmuxa_1_0_a3/Y  COREABC_0/UROM.UROM/PSELI_7_0/C  COREABC_0/UROM.UROM/PSELI_7_0/Y  COREABC_0/PSELI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/un37_SMADDR_I_25/A  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_re_q1/CLK  CORESPI_0/USPI/UCC/mtx_re_q1/Q  CORESPI_0/USPI/UCC/mtx_re_q2_RNILHVH/A  CORESPI_0/USPI/UCC/mtx_re_q2_RNILHVH/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[2\]/CLK  COREABC_0/SMADDR_0\[2\]/Q  COREABC_0/UROM.UROM/doins_i_0_a2\[12\]/B  COREABC_0/UROM.UROM/doins_i_0_a2\[12\]/Y  COREABC_0/UROM.UROM/doins_0_i_a3_0\[6\]/A  COREABC_0/UROM.UROM/doins_0_i_a3_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i\[6\]/A  COREABC_0/UROM.UROM/doins_0_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/Y  CORESPI_0/USPI/UCC/mtx_midbit_RNO/C  CORESPI_0/USPI/UCC/mtx_midbit_RNO/Y  CORESPI_0/USPI/UCC/mtx_midbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_31/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_31/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_32/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_32/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[11\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[11\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[4\]/CLK  COREABC_0/STKPTR\[4\]/Q  COREABC_0/un1_STKPTRP1_I_13/C  COREABC_0/un1_STKPTRP1_I_13/Y  COREABC_0/un1_STKPTRP1_I_14/A  COREABC_0/un1_STKPTRP1_I_14/Y  COREABC_0/UROM.UROM/STKPTR_48/B  COREABC_0/UROM.UROM/STKPTR_48/Y  COREABC_0/UROM.UROM/STKPTR_n5/C  COREABC_0/UROM.UROM/STKPTR_n5/Y  COREABC_0/STKPTR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_6\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_6\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/UROM.UROM/STKPTR_c1/B  COREABC_0/UROM.UROM/STKPTR_c1/Y  COREABC_0/UROM.UROM/STKPTR_c2/A  COREABC_0/UROM.UROM/STKPTR_c2/Y  COREABC_0/UROM.UROM/STKPTR_n3/B  COREABC_0/UROM.UROM/STKPTR_n3/Y  COREABC_0/STKPTR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/rdata14_0_a2_1/A  CORESPI_0/USPI/URF/rdata14_0_a2_1/Y  CoreUARTapb_0/m6/B  CoreUARTapb_0/m6/Y  CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[5\]/CLK  COREABC_0/SMADDR\[5\]/Q  COREABC_0/un37_SMADDR_I_16/C  COREABC_0/un37_SMADDR_I_16/Y  COREABC_0/un37_SMADDR_I_17/A  COREABC_0/un37_SMADDR_I_17/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[6\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[6\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[6\]/A  COREABC_0/UROM.UROM/SMADDR_21\[6\]/Y  COREABC_0/SMADDR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[9\]/CLK  COREABC_0/SMADDR\[9\]/Q  COREABC_0/un37_SMADDR_I_27/C  COREABC_0/un37_SMADDR_I_27/Y  COREABC_0/un37_SMADDR_I_28/A  COREABC_0/un37_SMADDR_I_28/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[10\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[10\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[10\]/A  COREABC_0/UROM.UROM/SMADDR_21\[10\]/Y  COREABC_0/SMADDR\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_8/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_8/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_9/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/B  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/Y  CORESPI_0/USPI/URF/sticky_RNO_0\[0\]/A  CORESPI_0/USPI/URF/sticky_RNO_0\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNO\[0\]/C  CORESPI_0/USPI/URF/sticky_RNO\[0\]/Y  CORESPI_0/USPI/URF/sticky\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/B  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/Y  CORESPI_0/USPI/URF/int_raw_RNO_1\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNO_1\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/Y  CORESPI_0/USPI/URF/int_raw\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[1\]/CLK  COREABC_0/SMADDR_0\[1\]/Q  COREABC_0/UROM.UROM/doins_0_i_180_tz/A  COREABC_0/UROM.UROM/doins_0_i_180_tz/Y  COREABC_0/UROM.UROM/doins_0_i_1\[6\]/B  COREABC_0/UROM.UROM/doins_0_i_1\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i\[6\]/C  COREABC_0/UROM.UROM/doins_0_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/m4_0/B  COREABC_0/UROM.UROM/m4_0/Y  COREABC_0/UROM.UROM/m16_0/B  COREABC_0/UROM.UROM/m16_0/Y  COREABC_0/UROM.UROM/m18_0/A  COREABC_0/UROM.UROM/m18_0/Y  COREABC_0/UROM.INSTR_DATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[3\]/CLK  COREABC_0/STKPTR\[3\]/Q  COREABC_0/un1_STKPTRP1_I_11/A  COREABC_0/un1_STKPTRP1_I_11/Y  COREABC_0/un1_STKPTRP1_I_12/A  COREABC_0/un1_STKPTRP1_I_12/Y  COREABC_0/UROM.UROM/STKPTR_46/B  COREABC_0/UROM.UROM/STKPTR_46/Y  COREABC_0/UROM.UROM/STKPTR_n4/C  COREABC_0/UROM.UROM/STKPTR_n4/Y  COREABC_0/STKPTR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI44LR\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI44LR\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID5UV\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID5UV\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreUARTapb_0/m20/B  CoreUARTapb_0/m20/Y  CoreUARTapb_0/CUARTl0OI\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[1\]/CLK  COREABC_0/STKPTR\[1\]/Q  COREABC_0/un1_STKPTRP1_I_8/B  COREABC_0/un1_STKPTRP1_I_8/Y  COREABC_0/un1_STKPTRP1_I_9/A  COREABC_0/un1_STKPTRP1_I_9/Y  COREABC_0/UROM.UROM/STKPTR_44/B  COREABC_0/UROM.UROM/STKPTR_44/Y  COREABC_0/UROM.UROM/STKPTR_n3/C  COREABC_0/UROM.UROM/STKPTR_n3/Y  COREABC_0/STKPTR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNINUJ9\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNINUJ9\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNO_2\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNO_2\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNIRIOF\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNIRIOF\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNO_2\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNO_2\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNIFD1C\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNIFD1C\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNO_2\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNO_2\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNIJ16I\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNIJ16I\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNO_2\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNO_2\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNIABFJ\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNIABFJ\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNO_2\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNO_2\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNIE088\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNIE088\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNO_2\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNO_2\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[1\]/CLK  COREABC_0/SMADDR_0\[1\]/Q  COREABC_0/UROM.UROM/doins_0_i_a3\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_a3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/B  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/A  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/EMPTY  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNIPF2P/B  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNIPF2P/Y  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO/A  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO/Y  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[9\]/CLK  COREABC_0/SMADDR\[9\]/Q  COREABC_0/un37_SMADDR_I_31/B  COREABC_0/un37_SMADDR_I_31/Y  COREABC_0/un37_SMADDR_I_32/A  COREABC_0/un37_SMADDR_I_32/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[11\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[11\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[11\]/A  COREABC_0/UROM.UROM/SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIGS42\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIGS42\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI81B22\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI81B22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI4BJK4\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI4BJK4\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_16/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_16/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_8/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_8/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_9/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/C  COREABC_0/un17_ZREGISTER_un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  COREABC_0/UROM.UROM/ICYCLE_1_sqmuxa_1_0_a3/B  COREABC_0/UROM.UROM/ICYCLE_1_sqmuxa_1_0_a3/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/C  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/Y  COREABC_0/ICYCLE\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_11/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_11/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_12/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_12/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[4\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[4\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[4\]/CLK  COREABC_0/SMADDR_0\[4\]/Q  COREABC_0/UROM.UROM/doins_0_i_180_tz/C  COREABC_0/UROM.UROM/doins_0_i_180_tz/Y  COREABC_0/UROM.UROM/doins_0_i_1\[6\]/B  COREABC_0/UROM.UROM/doins_0_i_1\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i\[6\]/C  COREABC_0/UROM.UROM/doins_0_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIS25G\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIS25G\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD1  COREABC_0/UROM.UROM/SMADDR_21_0\[1\]/A  COREABC_0/UROM.UROM/SMADDR_21_0\[1\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[1\]/B  COREABC_0/UROM.UROM/SMADDR_21\[1\]/Y  COREABC_0/SMADDR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[1\]/CLK  COREABC_0/SMADDR_0\[1\]/Q  COREABC_0/UROM.UROM/m7_0/C  COREABC_0/UROM.UROM/m7_0/Y  COREABC_0/UROM.UROM/m11/A  COREABC_0/UROM.UROM/m11/Y  COREABC_0/UROM.UROM/m14_0/A  COREABC_0/UROM.UROM/m14_0/Y  COREABC_0/UROM.INSTR_DATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD0  COREABC_0/UROM.UROM/SMADDR_21_0\[0\]/B  COREABC_0/UROM.UROM/SMADDR_21_0\[0\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[0\]/B  COREABC_0/UROM.UROM/SMADDR_21\[0\]/Y  COREABC_0/SMADDR\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[7\]/CLK  COREABC_0/ACCUMULATOR\[7\]/Q  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/B  COREABC_0/ACCUMULATOR_RNINR8LP\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/C  COREABC_0/un1_ACCUMULATOR_to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg\[15\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg\[15\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNIRIOF\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNIRIOF\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_5\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_5\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg\[14\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg\[14\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNINUJ9\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNINUJ9\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_5\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_5\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNIVSOA\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNIVSOA\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_5\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_5\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/UROM.UROM/m19_0/B  COREABC_0/UROM.UROM/m19_0/Y  COREABC_0/UROM.UROM/m20_0/A  COREABC_0/UROM.UROM/m20_0/Y  COREABC_0/UROM.UROM/m21/B  COREABC_0/UROM.UROM/m21/Y  COREABC_0/UROM.INSTR_DATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_0_i_1\[7\]/B  COREABC_0/UROM.UROM/doins_0_i_1\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/A  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_i_a7_0_a2\[1\]/A  COREABC_0/UROM.UROM/doins_i_a7_0_a2\[1\]/Y  COREABC_0/UROM.UROM/doins_i_0\[3\]/B  COREABC_0/UROM.UROM/doins_i_0\[3\]/Y  COREABC_0/UROM.INSTR_SCMD\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos\[15\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos\[15\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNIJ16I\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNIJ16I\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_4\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_4\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos\[14\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos\[14\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNIFD1C\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNIFD1C\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_4\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_4\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/m29/A  COREABC_0/UROM.UROM/m29/Y  COREABC_0/UROM.UROM/m30/B  COREABC_0/UROM.UROM/m30/Y  COREABC_0/UROM.UROM/m31/B  COREABC_0/UROM.UROM/m31/Y  COREABC_0/UROM.INSTR_DATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[1\]/CLK  COREABC_0/SMADDR_0\[1\]/Q  COREABC_0/UROM.UROM/doins_i_0_a2\[12\]/C  COREABC_0/UROM.UROM/doins_i_0_a2\[12\]/Y  COREABC_0/UROM.UROM/doins_0_i_a3_0\[6\]/A  COREABC_0/UROM.UROM/doins_0_i_a3_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i\[6\]/A  COREABC_0/UROM.UROM/doins_0_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNINJF6\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNINJF6\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_4\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_4\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[1\]/CLK  CoreTimer_0/TimerPre\[1\]/Q  CoreTimer_0/CountPulse_RNO_6/B  CoreTimer_0/CountPulse_RNO_6/Y  CoreTimer_0/CountPulse_RNO_5/B  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q3/CLK  CORESPI_0/USPI/UCC/clock_rx_q3/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_pos\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_pos\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_6\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_6\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_3\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_3\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_2\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_2\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_4\[6\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_4\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_2\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_2\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_13/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_13/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_14/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_14/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_19/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_19/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_20/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_20/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_7\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_7\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_4\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/Q  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIFI441/C  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIFI441/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doins_i_0_a3_0_0\[12\]/A  COREABC_0/UROM.UROM/doins_i_0_a3_0_0\[12\]/Y  COREABC_0/UROM.UROM/doins_i_0_0\[12\]/A  COREABC_0/UROM.UROM/doins_i_0_0\[12\]/Y  COREABC_0/UROM.UROM/doins_i_0\[12\]/B  COREABC_0/UROM.UROM/doins_i_0\[12\]/Y  COREABC_0/UROM.INSTR_ADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_neg\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_neg\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_6\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_6\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_3\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_3\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_2\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_2\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/counter_d_i_0\[2\]/B  CORESPI_0/USPI/UTXF/counter_d_i_0\[2\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/A  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/UROM.UROM/STBRAM_7_0_a3_1/C  COREABC_0/UROM.UROM/STBRAM_7_0_a3_1/Y  COREABC_0/UROM.UROM/STBRAM_7_0_o3/C  COREABC_0/UROM.UROM/STBRAM_7_0_o3/Y  COREABC_0/UROM.UROM/STBRAM_7_0/B  COREABC_0/UROM.UROM/STBRAM_7_0/Y  COREABC_0/STBRAM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[1\]/CLK  COREABC_0/STKPTR\[1\]/Q  COREABC_0/un1_STKPTRP1_I_6/A  COREABC_0/un1_STKPTRP1_I_6/Y  COREABC_0/un1_STKPTRP1_I_7/A  COREABC_0/un1_STKPTRP1_I_7/Y  COREABC_0/UROM.UROM/STKPTR_42/B  COREABC_0/UROM.UROM/STKPTR_42/Y  COREABC_0/UROM.UROM/STKPTR_n2/C  COREABC_0/UROM.UROM/STKPTR_n2/Y  COREABC_0/STKPTR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[5\]/CLK  COREABC_0/ZREGISTER\[5\]/Q  COREABC_0/un17_ZREGISTER_m16/A  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/un37_SMADDR_I_5/B  COREABC_0/un37_SMADDR_I_5/Y  COREABC_0/UROM.UROM/RAMWDATA_0\[1\]/A  COREABC_0/UROM.UROM/RAMWDATA_0\[1\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[1\]/A  COREABC_0/UROM.UROM/RAMWDATA\[1\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/iPSELS_0_a2_0\[5\]/B  CoreAPB3_0/iPSELS_0_a2_0\[5\]/Y  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/A  COREAPBSRAM_0/CoreApbSram_I1I_0_a2_0/Y  COREAPBSRAM_0/CoreApbSram_I1I_0_a2/A  COREAPBSRAM_0/CoreApbSram_I1I_0_a2/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/BLKB  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_5\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_5\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_2\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_2\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_2\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_2\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[2\]/CLK  COREABC_0/STKPTR\[2\]/Q  COREABC_0/un1_STKPTRP1_I_8/C  COREABC_0/un1_STKPTRP1_I_8/Y  COREABC_0/un1_STKPTRP1_I_9/A  COREABC_0/un1_STKPTRP1_I_9/Y  COREABC_0/UROM.UROM/STKPTR_44/B  COREABC_0/UROM.UROM/STKPTR_44/Y  COREABC_0/UROM.UROM/STKPTR_n3/C  COREABC_0/UROM.UROM/STKPTR_n3/Y  COREABC_0/STKPTR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[5\]/CLK  COREABC_0/STKPTR\[5\]/Q  COREABC_0/un1_STKPTRP1_I_16/C  COREABC_0/un1_STKPTRP1_I_16/Y  COREABC_0/un1_STKPTRP1_I_17/A  COREABC_0/un1_STKPTRP1_I_17/Y  COREABC_0/UROM.UROM/STKPTR_50/B  COREABC_0/UROM.UROM/STKPTR_50/Y  COREABC_0/UROM.UROM/STKPTR_n6/C  COREABC_0/UROM.UROM/STKPTR_n6/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIEUTV\[6\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIEUTV\[6\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[6\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[6\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[6\]/A  CoreUARTapb_0/CUARTOOII_RNO\[6\]/Y  CoreUARTapb_0/CUARTOOII\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_5\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_5\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNICSTV\[5\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNICSTV\[5\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[5\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[5\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[5\]/A  CoreUARTapb_0/CUARTOOII_RNO\[5\]/Y  CoreUARTapb_0/CUARTOOII\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIG0UV\[7\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIOl_RNIG0UV\[7\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[7\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[7\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[7\]/A  CoreUARTapb_0/CUARTOOII_RNO\[7\]/Y  CoreUARTapb_0/CUARTOOII\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_27/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_27/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_28/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_28/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreInterrupt_0/irqSoft\[3\]/CLK  CoreInterrupt_0/irqSoft\[3\]/Q  CoreInterrupt_0/iPRDATA_RNO_4\[3\]/C  CoreInterrupt_0/iPRDATA_RNO_4\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/B  CoreInterrupt_0/iPRDATA_RNO_2\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/C  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO\[3\]/B  CoreInterrupt_0/iPRDATA_RNO\[3\]/Y  CoreInterrupt_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/A  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/Y  CORESPI_0/USPI/UCC/mtx_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNO\[2\]/A  CoreTimer_0/PreScale_RNO\[2\]/Y  CoreTimer_0/PreScale\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIFR42\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIFR42\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/UROM.UROM/m12/C  COREABC_0/UROM.UROM/m12/Y  COREABC_0/UROM.UROM/m13/A  COREABC_0/UROM.UROM/m13/Y  COREABC_0/UROM.UROM/m14_0/B  COREABC_0/UROM.UROM/m14_0/Y  COREABC_0/UROM.INSTR_DATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_davailable/CLK  CORESPI_0/USPI/UCC/txfifo_davailable/Q  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIFI441/A  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIFI441/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/STKPTR_0_sqmuxa_2/B  COREABC_0/UROM.UROM/STKPTR_0_sqmuxa_2/Y  COREABC_0/UROM.UROM/STBRAM_7_0_o3/B  COREABC_0/UROM.UROM/STBRAM_7_0_o3/Y  COREABC_0/UROM.UROM/STBRAM_7_0/B  COREABC_0/UROM.UROM/STBRAM_7_0/Y  COREABC_0/STBRAM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/UROM.UROM/m17_0/B  COREABC_0/UROM.UROM/m17_0/Y  COREABC_0/UROM.UROM/m20_0/B  COREABC_0/UROM.UROM/m20_0/Y  COREABC_0/UROM.UROM/m21/B  COREABC_0/UROM.UROM/m21/Y  COREABC_0/UROM.INSTR_DATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_next/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI4B5G\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI4B5G\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNI0EA01\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILTAA2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_5\[15\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_5\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_5\[14\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_5\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[31\]/CLK  CoreTimer_0/Count\[31\]/Q  CoreTimer_0/Count_RNO_6\[7\]/C  CoreTimer_0/Count_RNO_6\[7\]/Y  CoreTimer_0/Count_RNO_4\[7\]/A  CoreTimer_0/Count_RNO_4\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/S  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_31/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_31/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_32/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_32/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[11\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[11\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/Q  CoreUARTapb_0/CUARTOOII_RNO_3\[2\]/A  CoreUARTapb_0/CUARTOOII_RNO_3\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[2\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[2\]/A  CoreUARTapb_0/CUARTOOII_RNO\[2\]/Y  CoreUARTapb_0/CUARTOOII\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_5\[7\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_5\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/m26/C  COREABC_0/UROM.UROM/m26/Y  COREABC_0/UROM.UROM/m30/A  COREABC_0/UROM.UROM/m30/Y  COREABC_0/UROM.UROM/m31/B  COREABC_0/UROM.UROM/m31/Y  COREABC_0/UROM.INSTR_DATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_i_0_o2\[12\]/A  COREABC_0/UROM.UROM/doins_i_0_o2\[12\]/Y  COREABC_0/UROM.UROM/doins_i_0_0\[12\]/B  COREABC_0/UROM.UROM/doins_i_0_0\[12\]/Y  COREABC_0/UROM.UROM/doins_i_0\[12\]/B  COREABC_0/UROM.UROM/doins_i_0\[12\]/Y  COREABC_0/UROM.INSTR_ADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_6/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_6/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_7/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_7/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/Y  COREABC_0/ICYCLE\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_4\[15\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_4\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_2\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_4\[14\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_4\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_2\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_4\[7\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_4\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_2\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_consecutive/CLK  CORESPI_0/USPI/UCC/mtx_consecutive/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIS7CT\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIS7CT\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[6\]/CLK  COREABC_0/STKPTR\[6\]/Q  COREABC_0/un1_STKPTRP1_I_19/C  COREABC_0/un1_STKPTRP1_I_19/Y  COREABC_0/un1_STKPTRP1_I_20/A  COREABC_0/un1_STKPTRP1_I_20/Y  COREABC_0/UROM.UROM/STKPTR_52/B  COREABC_0/UROM.UROM/STKPTR_52/Y  COREABC_0/UROM.UROM/STKPTR_n7/C  COREABC_0/UROM.UROM/STKPTR_n7/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/m19_0/A  COREABC_0/UROM.UROM/m19_0/Y  COREABC_0/UROM.UROM/m20_0/A  COREABC_0/UROM.UROM/m20_0/Y  COREABC_0/UROM.UROM/m21/B  COREABC_0/UROM.UROM/m21/Y  COREABC_0/UROM.INSTR_DATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[3\]/CLK  COREABC_0/SMADDR_0\[3\]/Q  COREABC_0/UROM.UROM/doins_i_a7_0_a3_1\[1\]/B  COREABC_0/UROM.UROM/doins_i_a7_0_a3_1\[1\]/Y  COREABC_0/UROM.UROM/doins_i_a7_0_a3\[1\]/A  COREABC_0/UROM.UROM/doins_i_a7_0_a3\[1\]/Y  COREABC_0/UROM.UROM/INSTRUCTION_i\[10\]/A  COREABC_0/UROM.UROM/INSTRUCTION_i\[10\]/Y  COREABC_0/UROM.INSTR_CMD\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_5\[4\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_5\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_2\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_0\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_0\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[8\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[8\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_1\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_1\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/UROM.UROM/doins_0_i_a3_3\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_a3_3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/A  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[4\]/CLK  COREABC_0/SMADDR_0\[4\]/Q  COREABC_0/UROM.UROM/m7_0/A  COREABC_0/UROM.UROM/m7_0/Y  COREABC_0/UROM.UROM/m11/A  COREABC_0/UROM.UROM/m11/Y  COREABC_0/UROM.UROM/m14_0/A  COREABC_0/UROM.UROM/m14_0/Y  COREABC_0/UROM.INSTR_DATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/A  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/Y  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/A  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/Y  CORESPI_0/USPI/UCC/stxs_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_i_0_2\[4\]/B  COREABC_0/UROM.UROM/doins_i_0_2\[4\]/Y  COREABC_0/UROM.UROM/doins_i_0\[4\]/C  COREABC_0/UROM.UROM/doins_i_0\[4\]/Y  COREABC_0/UROM.INSTR_SCMD\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNILA7R1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNIRSBT1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[5\]/CLK  COREABC_0/STKPTR\[5\]/Q  COREABC_0/UROM.UROM/STKPTR_c5/B  COREABC_0/UROM.UROM/STKPTR_c5/Y  COREABC_0/UROM.UROM/STKPTR_51_0/B  COREABC_0/UROM.UROM/STKPTR_51_0/Y  COREABC_0/UROM.UROM/STKPTR_n7/B  COREABC_0/UROM.UROM/STKPTR_n7/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_davailable/CLK  CORESPI_0/USPI/UCC/txfifo_davailable/Q  CORESPI_0/USPI/UCC/stxs_strobetx5/A  CORESPI_0/USPI/UCC/stxs_strobetx5/Y  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/B  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/m10_0/B  COREABC_0/UROM.UROM/m10_0/Y  COREABC_0/UROM.UROM/m11/B  COREABC_0/UROM.UROM/m11/Y  COREABC_0/UROM.UROM/m14_0/A  COREABC_0/UROM.UROM/m14_0/Y  COREABC_0/UROM.INSTR_DATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[0\]/CLK  COREABC_0/ICYCLE\[0\]/Q  COREABC_0/UROM.UROM/ICYCLE_1_sqmuxa_1_0_a3_0/C  COREABC_0/UROM.UROM/ICYCLE_1_sqmuxa_1_0_a3_0/Y  COREABC_0/UROM.UROM/ICYCLE_1_sqmuxa_1_0_a3/C  COREABC_0/UROM.UROM/ICYCLE_1_sqmuxa_1_0_a3/Y  COREABC_0/UROM.UROM/PSELI_7_0/C  COREABC_0/UROM.UROM/PSELI_7_0/Y  COREABC_0/PSELI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[4\]/CLK  COREABC_0/SMADDR_0\[4\]/Q  COREABC_0/UROM.UROM/doins_0_i_a3\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_a3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/B  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/A  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/m8/B  COREABC_0/UROM.UROM/m8/Y  COREABC_0/UROM.UROM/m24/A  COREABC_0/UROM.UROM/m24/Y  COREABC_0/UROM.UROM/m25_0/B  COREABC_0/UROM.UROM/m25_0/Y  COREABC_0/UROM.INSTR_DATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIH0UK\[1\]/A  CoreTimer_0/Count_RNIH0UK\[1\]/Y  CoreTimer_0/Count_RNO_0\[2\]/A  CoreTimer_0/Count_RNO_0\[2\]/Y  CoreTimer_0/Count_RNO\[2\]/A  CoreTimer_0/Count_RNO\[2\]/Y  CoreTimer_0/Count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/Y  COREABC_0/ICYCLE\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNIVSOA\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNIVSOA\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNO_1\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNO\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNINJF6\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNINJF6\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNO_1\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNO\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNII8KE\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNII8KE\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNO_1\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNO\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/A  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a2/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/DOJMP_1_sqmuxa_0/B  COREABC_0/UROM.UROM/DOJMP_1_sqmuxa_0/Y  COREABC_0/UROM.UROM/DOJMP_1_sqmuxa/B  COREABC_0/UROM.UROM/DOJMP_1_sqmuxa/Y  COREABC_0/UROM.UROM/un1_ICYCLE_11/B  COREABC_0/UROM.UROM/un1_ICYCLE_11/Y  COREABC_0/DOJMP/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIQ9LA_0\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIQ9LA_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIP2AQ3\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIP2AQ3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNO_0\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg_RNO_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_neg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIQ9LA\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIQ9LA\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIP2AQ3_0\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin3_RNIP2AQ3_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNO_0\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNO_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_0_i_a3_3\[7\]/B  COREABC_0/UROM.UROM/doins_0_i_a3_3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/A  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_dataerr/CLK  CORESPI_0/USPI/UCC/stxs_dataerr/Q  CORESPI_0/USPI/UCC/stxs_strobetx5/B  CORESPI_0/USPI/UCC/stxs_strobetx5/Y  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/B  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].gpin3\[11\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].gpin3\[11\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_2\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_2\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[10\]/CLK  COREABC_0/SMADDR\[10\]/Q  COREABC_0/un37_SMADDR_I_28/B  COREABC_0/un37_SMADDR_I_28/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[10\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[10\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[10\]/A  COREABC_0/UROM.UROM/SMADDR_21\[10\]/Y  COREABC_0/SMADDR\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[10\]/CLK  COREABC_0/SMADDR\[10\]/Q  COREABC_0/UROM.UROM/doins_0_i_o3_0\[6\]/C  COREABC_0/UROM.UROM/doins_0_i_o3_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i_1\[6\]/C  COREABC_0/UROM.UROM/doins_0_i_1\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i\[6\]/C  COREABC_0/UROM.UROM/doins_0_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[4\]/CLK  COREABC_0/SMADDR_0\[4\]/Q  COREABC_0/UROM.UROM/doins_i_0_a2\[12\]/A  COREABC_0/UROM.UROM/doins_i_0_a2\[12\]/Y  COREABC_0/UROM.UROM/doins_0_i_a3_0\[6\]/A  COREABC_0/UROM.UROM/doins_0_i_a3_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i\[6\]/A  COREABC_0/UROM.UROM/doins_0_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Load\[7\]/CLK  CoreTimer_0/Load\[7\]/Q  CoreTimer_0/Count_RNO_6\[7\]/A  CoreTimer_0/Count_RNO_6\[7\]/Y  CoreTimer_0/Count_RNO_4\[7\]/A  CoreTimer_0/Count_RNO_4\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/S  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_first_RNO/A  CORESPI_0/USPI/UCC/stxs_first_RNO/Y  CORESPI_0/USPI/UCC/stxs_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO_2/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[0\]/CLK  CoreTimer_0/TimerPre\[0\]/Q  CoreTimer_0/CountPulse_RNO_4/A  CoreTimer_0/CountPulse_RNO_4/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[1\]/CLK  CoreTimer_0/CtrlReg\[1\]/Q  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/B  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/Y  COREABC_0/UROM.UROM/ISR4/A  COREABC_0/UROM.UROM/ISR4/Y  COREABC_0/UROM.UROM/DOISR_0_sqmuxa/A  COREABC_0/UROM.UROM/DOISR_0_sqmuxa/Y  COREABC_0/ISR/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[3\]/CLK  COREABC_0/STKPTR\[3\]/Q  COREABC_0/un1_STKPTRP1_I_9/B  COREABC_0/un1_STKPTRP1_I_9/Y  COREABC_0/UROM.UROM/STKPTR_44/B  COREABC_0/UROM.UROM/STKPTR_44/Y  COREABC_0/UROM.UROM/STKPTR_n3/C  COREABC_0/UROM.UROM/STKPTR_n3/Y  COREABC_0/STKPTR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[5\]/CLK  CORESPI_0/USPI/URXF/counter_q\[5\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_3/B  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_3/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/A  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/A  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD3  COREABC_0/UROM.UROM/SMADDR_21_0\[3\]/B  COREABC_0/UROM.UROM/SMADDR_21_0\[3\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[3\]/B  COREABC_0/UROM.UROM/SMADDR_21\[3\]/Y  COREABC_0/SMADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD4  COREABC_0/UROM.UROM/SMADDR_21_0\[4\]/B  COREABC_0/UROM.UROM/SMADDR_21_0\[4\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[4\]/B  COREABC_0/UROM.UROM/SMADDR_21\[4\]/Y  COREABC_0/SMADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[10\]/CLK  COREABC_0/SMADDR\[10\]/Q  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/B  COREABC_0/UROM.UROM/doins_0_i_o3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/C  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[1\]/CLK  COREABC_0/SMADDR_0\[1\]/Q  COREABC_0/UROM.UROM/doins_0_0_m2\[13\]/A  COREABC_0/UROM.UROM/doins_0_0_m2\[13\]/Y  COREABC_0/UROM.UROM/doins_0_0_a3\[13\]/A  COREABC_0/UROM.UROM/doins_0_0_a3\[13\]/Y  COREABC_0/UROM.UROM/doins_0_0\[13\]/A  COREABC_0/UROM.UROM/doins_0_0\[13\]/Y  COREABC_0/UROM.INSTR_ADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_i_0_a3\[14\]/B  COREABC_0/UROM.UROM/doins_i_0_a3\[14\]/Y  COREABC_0/UROM.UROM/doins_i_0\[14\]/C  COREABC_0/UROM.UROM/doins_i_0\[14\]/Y  COREABC_0/UROM.INSTR_ADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIPA8Q6\[21\]/A  CoreTimer_0/Count_RNIPA8Q6\[21\]/Y  CoreTimer_0/Count_RNO_0\[23\]/A  CoreTimer_0/Count_RNO_0\[23\]/Y  CoreTimer_0/Count_RNO\[23\]/A  CoreTimer_0/Count_RNO\[23\]/Y  CoreTimer_0/Count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/un37_SMADDR_I_23/B  COREABC_0/un37_SMADDR_I_23/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[8\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[8\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[8\]/A  COREABC_0/UROM.UROM/SMADDR_21\[8\]/Y  COREABC_0/SMADDR\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[6\]/CLK  COREABC_0/SMADDR\[6\]/Q  COREABC_0/un37_SMADDR_I_17/B  COREABC_0/un37_SMADDR_I_17/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[6\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[6\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[6\]/A  COREABC_0/UROM.UROM/SMADDR_21\[6\]/Y  COREABC_0/SMADDR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[4\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_i_0_a3_1\[12\]/B  COREABC_0/UROM.UROM/doins_i_0_a3_1\[12\]/Y  COREABC_0/UROM.UROM/doins_i_0\[12\]/C  COREABC_0/UROM.UROM/doins_i_0\[12\]/Y  COREABC_0/UROM.INSTR_ADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_0/A  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/A  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO_1/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[3\]/CLK  COREABC_0/SMADDR_0\[3\]/Q  COREABC_0/UROM.UROM/doins_0_0_m2\[13\]/B  COREABC_0/UROM.UROM/doins_0_0_m2\[13\]/Y  COREABC_0/UROM.UROM/doins_0_0_a3\[13\]/A  COREABC_0/UROM.UROM/doins_0_0_a3\[13\]/Y  COREABC_0/UROM.UROM/doins_0_0\[13\]/A  COREABC_0/UROM.UROM/doins_0_0\[13\]/Y  COREABC_0/UROM.INSTR_ADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/Y  COREABC_0/ICYCLE\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/B  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/B  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/B  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/B  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/B  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/B  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/B  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[0\]/CLK  COREABC_0/UROM.INSTR_SCMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/B  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD5  COREABC_0/UROM.UROM/SMADDR_21_0\[5\]/B  COREABC_0/UROM.UROM/SMADDR_21_0\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[5\]/B  COREABC_0/UROM.UROM/SMADDR_21\[5\]/Y  COREABC_0/SMADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD7  COREABC_0/un17_ZREGISTER_SMADDR_21_0\[7\]/B  COREABC_0/un17_ZREGISTER_SMADDR_21_0\[7\]/Y  COREABC_0/un17_ZREGISTER_SMADDR_21\[7\]/B  COREABC_0/un17_ZREGISTER_SMADDR_21\[7\]/Y  COREABC_0/SMADDR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreInterrupt_0/irqSoft\[0\]/CLK  CoreInterrupt_0/irqSoft\[0\]/Q  CoreInterrupt_0/irqSoft_RNICUVN\[0\]/B  CoreInterrupt_0/irqSoft_RNICUVN\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[0\]/A  CoreInterrupt_0/iPRDATA_RNO_1\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/A  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/C  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[1\]/CLK  COREABC_0/STKPTR\[1\]/Q  COREABC_0/un1_STKPTRP1_I_5/B  COREABC_0/un1_STKPTRP1_I_5/Y  COREABC_0/UROM.UROM/STKPTR_40/B  COREABC_0/UROM.UROM/STKPTR_40/Y  COREABC_0/UROM.UROM/STKPTR_n1/C  COREABC_0/UROM.UROM/STKPTR_n1/Y  COREABC_0/STKPTR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[4\]/CLK  COREABC_0/STKPTR\[4\]/Q  COREABC_0/un1_STKPTRP1_I_12/B  COREABC_0/un1_STKPTRP1_I_12/Y  COREABC_0/UROM.UROM/STKPTR_46/B  COREABC_0/UROM.UROM/STKPTR_46/Y  COREABC_0/UROM.UROM/STKPTR_n4/C  COREABC_0/UROM.UROM/STKPTR_n4/Y  COREABC_0/STKPTR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[2\]/CLK  COREABC_0/SMADDR_0\[2\]/Q  COREABC_0/UROM.UROM/doins_0_0_m2\[13\]/S  COREABC_0/UROM.UROM/doins_0_0_m2\[13\]/Y  COREABC_0/UROM.UROM/doins_0_0_a3\[13\]/A  COREABC_0/UROM.UROM/doins_0_0_a3\[13\]/Y  COREABC_0/UROM.UROM/doins_0_0\[13\]/A  COREABC_0/UROM.UROM/doins_0_0\[13\]/Y  COREABC_0/UROM.INSTR_ADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[5\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[5\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[5\]/A  CoreUARTapb_0/CUARTOOII_RNO\[5\]/Y  CoreUARTapb_0/CUARTOOII\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[6\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[6\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[6\]/A  CoreUARTapb_0/CUARTOOII_RNO\[6\]/Y  CoreUARTapb_0/CUARTOOII\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[7\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[7\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[7\]/A  CoreUARTapb_0/CUARTOOII_RNO\[7\]/Y  CoreUARTapb_0/CUARTOOII\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNO/B  CORESPI_0/USPI/UCC/stxs_state_RNO/Y  CORESPI_0/USPI/UCC/stxs_state/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/B  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/Y  CORESPI_0/USPI/UCC/stxs_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIQPVJ6\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[10\]/CLK  COREABC_0/SMADDR\[10\]/Q  COREABC_0/UROM.UROM/doins_i_a7_0_a3_1\[1\]/C  COREABC_0/UROM.UROM/doins_i_a7_0_a3_1\[1\]/Y  COREABC_0/UROM.UROM/doins_i_a7_0_a3\[1\]/A  COREABC_0/UROM.UROM/doins_i_a7_0_a3\[1\]/Y  COREABC_0/UROM.UROM/INSTRUCTION_i\[10\]/A  COREABC_0/UROM.UROM/INSTRUCTION_i\[10\]/Y  COREABC_0/UROM.INSTR_CMD\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_2\[0\]/B  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_2\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/B  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/Y  COREABC_0/ICYCLE\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/S  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/Y  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/A  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/Y  CORESPI_0/USPI/UCC/stxs_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/m17_0/A  COREABC_0/UROM.UROM/m17_0/Y  COREABC_0/UROM.UROM/m18_0/B  COREABC_0/UROM.UROM/m18_0/Y  COREABC_0/UROM.INSTR_DATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[2\]/B  CoreInterrupt_0/iPRDATA_RNO_1\[2\]/Y  CoreInterrupt_0/iPRDATA_RNO\[2\]/B  CoreInterrupt_0/iPRDATA_RNO\[2\]/Y  CoreInterrupt_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/B  CoreInterrupt_0/iPRDATA_RNO_1\[3\]/Y  CoreInterrupt_0/iPRDATA_RNO\[3\]/B  CoreInterrupt_0/iPRDATA_RNO\[3\]/Y  CoreInterrupt_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD6  COREABC_0/UROM.UROM/SMADDR_21_0\[6\]/A  COREABC_0/UROM.UROM/SMADDR_21_0\[6\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[6\]/B  COREABC_0/UROM.UROM/SMADDR_21\[6\]/Y  COREABC_0/SMADDR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_3\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_3\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIO6CA3\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIO6CA3\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0/UROM.UROM/SMADDR_21_0\[5\]/A  COREABC_0/UROM.UROM/SMADDR_21_0\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[5\]/B  COREABC_0/UROM.UROM/SMADDR_21\[5\]/Y  COREABC_0/SMADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_neg\[9\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_neg\[9\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_5\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_5\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_2\[9\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_2\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_1/B  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/A  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_6\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_6\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_3\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_3\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_0\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_0\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[1\]/CLK  COREABC_0/SMADDR_0\[1\]/Q  COREABC_0/UROM.UROM/doins_i_0_a3_1\[3\]/A  COREABC_0/UROM.UROM/doins_i_0_a3_1\[3\]/Y  COREABC_0/UROM.UROM/doins_i_0\[3\]/A  COREABC_0/UROM.UROM/doins_i_0\[3\]/Y  COREABC_0/UROM.INSTR_SCMD\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO_0/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[2\]/Q  CoreUARTapb_0/CUARTOOII_RNO_3\[2\]/B  CoreUARTapb_0/CUARTOOII_RNO_3\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[2\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[2\]/A  CoreUARTapb_0/CUARTOOII_RNO\[2\]/Y  CoreUARTapb_0/CUARTOOII\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[5\]/CLK  COREABC_0/SMADDR\[5\]/Q  COREABC_0/un37_SMADDR_I_14/B  COREABC_0/un37_SMADDR_I_14/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[5\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[5\]/A  COREABC_0/UROM.UROM/SMADDR_21\[5\]/Y  COREABC_0/SMADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[7\]/CLK  COREABC_0/SMADDR\[7\]/Q  COREABC_0/un37_SMADDR_I_20/B  COREABC_0/un37_SMADDR_I_20/Y  COREABC_0/un17_ZREGISTER_SMADDR_21_1\[7\]/A  COREABC_0/un17_ZREGISTER_SMADDR_21_1\[7\]/Y  COREABC_0/un17_ZREGISTER_SMADDR_21\[7\]/A  COREABC_0/un17_ZREGISTER_SMADDR_21\[7\]/Y  COREABC_0/SMADDR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[9\]/CLK  COREABC_0/SMADDR\[9\]/Q  COREABC_0/un37_SMADDR_I_26/B  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[5\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[5\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[0\]/CLK  COREABC_0/ICYCLE\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/Y  COREABC_0/ICYCLE\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[0\]/CLK  CoreUARTapb_0/CUARTO1OI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_1\[8\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_1\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[8\]/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[8\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/UROM.UROM/DOJMP_1_sqmuxa_0/A  COREABC_0/UROM.UROM/DOJMP_1_sqmuxa_0/Y  COREABC_0/UROM.UROM/DOJMP_1_sqmuxa/B  COREABC_0/UROM.UROM/DOJMP_1_sqmuxa/Y  COREABC_0/UROM.UROM/un1_ICYCLE_11/B  COREABC_0/UROM.UROM/un1_ICYCLE_11/Y  COREABC_0/DOJMP/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/C  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_txzeros_RNO/C  CORESPI_0/USPI/UCC/stxs_txzeros_RNO/Y  CORESPI_0/USPI/UCC/stxs_txzeros/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD8  COREABC_0/UROM.UROM/SMADDR_21_0\[8\]/A  COREABC_0/UROM.UROM/SMADDR_21_0\[8\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[8\]/B  COREABC_0/UROM.UROM/SMADDR_21\[8\]/Y  COREABC_0/SMADDR\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD9  COREABC_0/UROM.UROM/SMADDR_21_0\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21_0\[9\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[9\]/B  COREABC_0/UROM.UROM/SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD10  COREABC_0/UROM.UROM/SMADDR_21_0\[10\]/A  COREABC_0/UROM.UROM/SMADDR_21_0\[10\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[10\]/B  COREABC_0/UROM.UROM/SMADDR_21\[10\]/Y  COREABC_0/SMADDR\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD11  COREABC_0/UROM.UROM/SMADDR_21_0\[11\]/A  COREABC_0/UROM.UROM/SMADDR_21_0\[11\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[11\]/B  COREABC_0/UROM.UROM/SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNO_1\[4\]/B  CoreTimer_0/Count_RNO_1\[4\]/Y  CoreTimer_0/Count_RNO_0\[4\]/A  CoreTimer_0/Count_RNO_0\[4\]/Y  CoreTimer_0/Count_RNO\[4\]/A  CoreTimer_0/Count_RNO\[4\]/Y  CoreTimer_0/Count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[2\]/CLK  COREABC_0/SMADDR_0\[2\]/Q  COREABC_0/UROM.UROM/doins_i_0_a3\[14\]/A  COREABC_0/UROM.UROM/doins_i_0_a3\[14\]/Y  COREABC_0/UROM.UROM/doins_i_0\[14\]/C  COREABC_0/UROM.UROM/doins_i_0\[14\]/Y  COREABC_0/UROM.INSTR_ADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[0\]/CLK  CoreUARTapb_0/CUARTO1OI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/m100/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/m100/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[3\]/CLK  COREABC_0/SMADDR_0\[3\]/Q  COREABC_0/UROM.UROM/doins_i_0_a3_1\[3\]/C  COREABC_0/UROM.UROM/doins_i_0_a3_1\[3\]/Y  COREABC_0/UROM.UROM/doins_i_0\[3\]/A  COREABC_0/UROM.UROM/doins_i_0\[3\]/Y  COREABC_0/UROM.INSTR_SCMD\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_pos\[11\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_pos\[11\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_6\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_6\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_3/A  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_3/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/A  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/iPRDATA_RNO_0\[7\]/S  CoreTimer_0/iPRDATA_RNO_0\[7\]/Y  CoreTimer_0/iPRDATA_RNO\[7\]/A  CoreTimer_0/iPRDATA_RNO\[7\]/Y  CoreTimer_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/iPRDATA_RNO_0\[5\]/S  CoreTimer_0/iPRDATA_RNO_0\[5\]/Y  CoreTimer_0/iPRDATA_RNO\[5\]/A  CoreTimer_0/iPRDATA_RNO\[5\]/Y  CoreTimer_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/iPRDATA_RNO_0\[6\]/S  CoreTimer_0/iPRDATA_RNO_0\[6\]/Y  CoreTimer_0/iPRDATA_RNO\[6\]/A  CoreTimer_0/iPRDATA_RNO\[6\]/Y  CoreTimer_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_2\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_2\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[0\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/Q  CORESPI_0/USPI/UCC/tmp_1_CO1/B  CORESPI_0/USPI/UCC/tmp_1_CO1/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_2/B  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_2/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/iPRDATA_RNO_0\[4\]/S  CoreTimer_0/iPRDATA_RNO_0\[4\]/Y  CoreTimer_0/iPRDATA_RNO\[4\]/A  CoreTimer_0/iPRDATA_RNO\[4\]/Y  CoreTimer_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[1\]/CLK  CoreTimer_0/CtrlReg\[1\]/Q  CoreTimer_0/iPRDATA_RNO_7\[0\]/C  CoreTimer_0/iPRDATA_RNO_7\[0\]/Y  CoreTimer_0/iPRDATA_RNO_3\[0\]/C  CoreTimer_0/iPRDATA_RNO_3\[0\]/Y  CoreTimer_0/iPRDATA_RNO_0\[0\]/B  CoreTimer_0/iPRDATA_RNO_0\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/A  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[2\]/CLK  COREABC_0/STKPTR\[2\]/Q  COREABC_0/un1_STKPTRP1_I_7/B  COREABC_0/un1_STKPTRP1_I_7/Y  COREABC_0/UROM.UROM/STKPTR_42/B  COREABC_0/UROM.UROM/STKPTR_42/Y  COREABC_0/UROM.UROM/STKPTR_n2/C  COREABC_0/UROM.UROM/STKPTR_n2/Y  COREABC_0/STKPTR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[5\]/CLK  COREABC_0/STKPTR\[5\]/Q  COREABC_0/un1_STKPTRP1_I_14/B  COREABC_0/un1_STKPTRP1_I_14/Y  COREABC_0/UROM.UROM/STKPTR_48/B  COREABC_0/UROM.UROM/STKPTR_48/Y  COREABC_0/UROM.UROM/STKPTR_n5/C  COREABC_0/UROM.UROM/STKPTR_n5/Y  COREABC_0/STKPTR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/RAMWDATA_0\[0\]/B  COREABC_0/UROM.UROM/RAMWDATA_0\[0\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[0\]/A  COREABC_0/UROM.UROM/RAMWDATA\[0\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_neg\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_neg\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_7\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_7\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[0\]/CLK  CoreUARTapb_0/CUARTO1OI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_1\[7\]/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_1\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[7\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[1\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[1\]/Q  CoreUARTapb_0/CUARTOOII_RNO_3\[1\]/B  CoreUARTapb_0/CUARTOOII_RNO_3\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[1\]/A  CoreUARTapb_0/CUARTOOII_RNO\[1\]/Y  CoreUARTapb_0/CUARTOOII\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[2\]/CLK  CoreTimer_0/Count\[2\]/Q  CoreTimer_0/Count_RNO_1\[4\]/A  CoreTimer_0/Count_RNO_1\[4\]/Y  CoreTimer_0/Count_RNO_0\[4\]/A  CoreTimer_0/Count_RNO_0\[4\]/Y  CoreTimer_0/Count_RNO\[4\]/A  CoreTimer_0/Count_RNO\[4\]/Y  CoreTimer_0/Count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_3\[6\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_3\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_2\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_2\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_neg\[8\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_neg\[8\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_7\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_7\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_1\[0\]/S  CoreUARTapb_0/CUARTOOII_RNO_1\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[0\]/B  CoreUARTapb_0/CUARTOOII_RNO\[0\]/Y  CoreUARTapb_0/CUARTOOII\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_1\[1\]/S  CoreUARTapb_0/CUARTOOII_RNO_1\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[1\]/B  CoreUARTapb_0/CUARTOOII_RNO\[1\]/Y  CoreUARTapb_0/CUARTOOII\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_1\[2\]/S  CoreUARTapb_0/CUARTOOII_RNO_1\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[2\]/B  CoreUARTapb_0/CUARTOOII_RNO\[2\]/Y  CoreUARTapb_0/CUARTOOII\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_1/A  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_1/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/B  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_5/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_5/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_pos\[10\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_pos\[10\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_6\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_6\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_3\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_3\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHP88\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNO_0/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/doins_0_i_a3_3\[7\]/C  COREABC_0/UROM.UROM/doins_0_i_a3_3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/A  COREABC_0/UROM.UROM/doins_0_i_3\[7\]/Y  COREABC_0/UROM.UROM/doins_0_i\[7\]/A  COREABC_0/UROM.UROM/doins_0_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/A  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[7\]/CLK  COREABC_0/UROM.INSTR_ADDR\[7\]/Q  COREABC_0/un17_ZREGISTER_SMADDR_21_0\[7\]/A  COREABC_0/un17_ZREGISTER_SMADDR_21_0\[7\]/Y  COREABC_0/un17_ZREGISTER_SMADDR_21\[7\]/B  COREABC_0/un17_ZREGISTER_SMADDR_21\[7\]/Y  COREABC_0/SMADDR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreTimer_0/iPRDATA_RNO_1\[0\]/B  CoreTimer_0/iPRDATA_RNO_1\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/B  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIV21L\[12\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIV21L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI5TJ11\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI5TJ11\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_1\[4\]/S  CoreUARTapb_0/CUARTOOII_RNO_1\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[4\]/B  CoreUARTapb_0/CUARTOOII_RNO\[4\]/Y  CoreUARTapb_0/CUARTOOII\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_1\[3\]/S  CoreUARTapb_0/CUARTOOII_RNO_1\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[3\]/B  CoreUARTapb_0/CUARTOOII_RNO\[3\]/Y  CoreUARTapb_0/CUARTOOII\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_1\[5\]/S  CoreUARTapb_0/CUARTOOII_RNO_1\[5\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[5\]/B  CoreUARTapb_0/CUARTOOII_RNO\[5\]/Y  CoreUARTapb_0/CUARTOOII\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_1\[6\]/S  CoreUARTapb_0/CUARTOOII_RNO_1\[6\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[6\]/B  CoreUARTapb_0/CUARTOOII_RNO\[6\]/Y  CoreUARTapb_0/CUARTOOII\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_1\[7\]/S  CoreUARTapb_0/CUARTOOII_RNO_1\[7\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[7\]/B  CoreUARTapb_0/CUARTOOII_RNO\[7\]/Y  CoreUARTapb_0/CUARTOOII\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastbit/CLK  CORESPI_0/USPI/UCC/mtx_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC1_stxs_txready/CLK  CORESPI_0/USPI/UCC/SYNC1_stxs_txready/Q  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIFI441/B  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIFI441/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_0_i_a3_0\[6\]/B  COREABC_0/UROM.UROM/doins_0_i_a3_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i\[6\]/A  COREABC_0/UROM.UROM/doins_0_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[0\]/CLK  CoreUARTapb_0/CUARTO1OI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/m100/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/m100/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_1/A  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/A  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO_1/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO_0/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_4\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_4\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_2\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_2\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/m99_e/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/m99_e/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_5/A  COREABC_0/un1_STKPTRP1_I_5/Y  COREABC_0/UROM.UROM/STKPTR_40/B  COREABC_0/UROM.UROM/STKPTR_40/Y  COREABC_0/UROM.UROM/STKPTR_n1/C  COREABC_0/UROM.UROM/STKPTR_n1/Y  COREABC_0/STKPTR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[1\]/CLK  CoreUARTapb_0/CUARTO1OI\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_1\[8\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_1\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[8\]/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[8\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[6\]/CLK  COREABC_0/STKPTR\[6\]/Q  COREABC_0/un1_STKPTRP1_I_17/B  COREABC_0/un1_STKPTRP1_I_17/Y  COREABC_0/UROM.UROM/STKPTR_50/B  COREABC_0/UROM.UROM/STKPTR_50/Y  COREABC_0/UROM.UROM/STKPTR_n6/C  COREABC_0/UROM.UROM/STKPTR_n6/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_both\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_both\[4\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_6\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_6\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_3\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_3\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_0\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_0\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_20/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_20/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_14/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_14/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_7/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_7/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[4\]/CLK  COREABC_0/SMADDR_0\[4\]/Q  COREABC_0/UROM.UROM/doins_0_0_a3_1\[13\]/A  COREABC_0/UROM.UROM/doins_0_0_a3_1\[13\]/Y  COREABC_0/UROM.UROM/doins_0_0\[13\]/B  COREABC_0/UROM.UROM/doins_0_0\[13\]/Y  COREABC_0/UROM.INSTR_ADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_6/B  COREABC_0/un1_STKPTRP1_I_6/Y  COREABC_0/un1_STKPTRP1_I_7/A  COREABC_0/un1_STKPTRP1_I_7/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[2\]/A  COREABC_0/un17_ZREGISTER_RAMADDR\[2\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR2  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[1\]/CLK  COREABC_0/SMADDR_0\[1\]/Q  COREABC_0/UROM.UROM/doins_0_0_a3_0\[13\]/A  COREABC_0/UROM.UROM/doins_0_0_a3_0\[13\]/Y  COREABC_0/UROM.UROM/doins_0_0\[13\]/C  COREABC_0/UROM.UROM/doins_0_0\[13\]/Y  COREABC_0/UROM.INSTR_ADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIO098\[5\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIO098\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIEVHG\[4\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIEVHG\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/SMADDR_21_1\[0\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[0\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[0\]/A  COREABC_0/UROM.UROM/SMADDR_21\[0\]/Y  COREABC_0/SMADDR\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_5/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_5/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[1\]/CLK  CoreUARTapb_0/CUARTO1OI\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/m100/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/m100/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_pos\[9\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_pos\[9\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_4\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_4\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_2\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_2\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNISA1M/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNISA1M/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[2\]/CLK  COREABC_0/SMADDR_0\[2\]/Q  COREABC_0/UROM.UROM/doins_i_0_a2\[12\]/B  COREABC_0/UROM.UROM/doins_i_0_a2\[12\]/Y  COREABC_0/UROM.UROM/doins_i_0\[12\]/A  COREABC_0/UROM.UROM/doins_i_0\[12\]/Y  COREABC_0/UROM.INSTR_ADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[5\]/C  CoreUARTapb_0/CUARTOOII_RNO_0\[5\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[5\]/A  CoreUARTapb_0/CUARTOOII_RNO\[5\]/Y  CoreUARTapb_0/CUARTOOII\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[6\]/C  CoreUARTapb_0/CUARTOOII_RNO_0\[6\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[6\]/A  CoreUARTapb_0/CUARTOOII_RNO\[6\]/Y  CoreUARTapb_0/CUARTOOII\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[7\]/C  CoreUARTapb_0/CUARTOOII_RNO_0\[7\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[7\]/A  CoreUARTapb_0/CUARTOOII_RNO\[7\]/Y  CoreUARTapb_0/CUARTOOII\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[15\]/CLK  CoreTimer_0/Count\[15\]/Q  CoreTimer_0/Count_RNO_1\[17\]/B  CoreTimer_0/Count_RNO_1\[17\]/Y  CoreTimer_0/Count_RNO_0\[17\]/B  CoreTimer_0/Count_RNO_0\[17\]/Y  CoreTimer_0/Count_RNO\[17\]/A  CoreTimer_0/Count_RNO\[17\]/Y  CoreTimer_0/Count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNIP0FI1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNIP0FI1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTO00l_RNO_0/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTO00l_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTO00l/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[27\]/CLK  CoreTimer_0/Count\[27\]/Q  CoreTimer_0/Count_RNO_1\[29\]/B  CoreTimer_0/Count_RNO_1\[29\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/A  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[2\]/CLK  COREABC_0/SMADDR_0\[2\]/Q  COREABC_0/UROM.UROM/doins_i_0_a3_1\[12\]/A  COREABC_0/UROM.UROM/doins_i_0_a3_1\[12\]/Y  COREABC_0/UROM.UROM/doins_i_0\[12\]/C  COREABC_0/UROM.UROM/doins_i_0\[12\]/Y  COREABC_0/UROM.INSTR_ADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[4\]/S  CoreUARTapb_0/CUARTOOII_RNO_0\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[4\]/A  CoreUARTapb_0/CUARTOOII_RNO\[4\]/Y  CoreUARTapb_0/CUARTOOII\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[3\]/S  CoreUARTapb_0/CUARTOOII_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[3\]/A  CoreUARTapb_0/CUARTOOII_RNO\[3\]/Y  CoreUARTapb_0/CUARTOOII\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/SMADDR_21_0\[1\]/B  COREABC_0/UROM.UROM/SMADDR_21_0\[1\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[1\]/B  COREABC_0/UROM.UROM/SMADDR_21\[1\]/Y  COREABC_0/SMADDR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/A  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/A  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[13\]/CLK  CoreTimer_0/Count\[13\]/Q  CoreTimer_0/Count_RNO_1\[14\]/B  CoreTimer_0/Count_RNO_1\[14\]/Y  CoreTimer_0/Count_RNO_0\[14\]/B  CoreTimer_0/Count_RNO_0\[14\]/Y  CoreTimer_0/Count_RNO\[14\]/A  CoreTimer_0/Count_RNO\[14\]/Y  CoreTimer_0/Count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[25\]/CLK  CoreTimer_0/Count\[25\]/Q  CoreTimer_0/Count_RNO_1\[26\]/B  CoreTimer_0/Count_RNO_1\[26\]/Y  CoreTimer_0/Count_RNO_0\[26\]/B  CoreTimer_0/Count_RNO_0\[26\]/Y  CoreTimer_0/Count_RNO\[26\]/A  CoreTimer_0/Count_RNO\[26\]/Y  CoreTimer_0/Count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_23/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_23/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[8\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_12/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_12/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[4\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[4\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_first_RNO_0/A  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first_RNO/B  CORESPI_0/USPI/UCC/mtx_first_RNO/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/A  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[2\]/CLK  COREABC_0/SMADDR_0\[2\]/Q  COREABC_0/UROM.UROM/doins_i_0_2\[4\]/A  COREABC_0/UROM.UROM/doins_i_0_2\[4\]/Y  COREABC_0/UROM.UROM/doins_i_0\[4\]/C  COREABC_0/UROM.UROM/doins_i_0\[4\]/Y  COREABC_0/UROM.INSTR_SCMD\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[1\]/CLK  COREABC_0/SMADDR_0\[1\]/Q  COREABC_0/UROM.UROM/doins_i_i_a3\[15\]/C  COREABC_0/UROM.UROM/doins_i_i_a3\[15\]/Y  COREABC_0/UROM.UROM/doins_i_i\[15\]/C  COREABC_0/UROM.UROM/doins_i_i\[15\]/Y  COREABC_0/UROM.INSTR_ADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_2\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_2\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_first_RNO_2/A  CORESPI_0/USPI/UCC/mtx_first_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_1/A  CORESPI_0/USPI/UCC/mtx_first_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_first_RNO/C  CORESPI_0/USPI/UCC/mtx_first_RNO/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/UROM.UROM/doins_i_0_x2\[14\]/A  COREABC_0/UROM.UROM/doins_i_0_x2\[14\]/Y  COREABC_0/UROM.UROM/doins_i_0\[14\]/A  COREABC_0/UROM.UROM/doins_i_0\[14\]/Y  COREABC_0/UROM.INSTR_ADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_3\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_3\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/S  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[0\]/A  CoreUARTapb_0/CUARTOOII_RNO\[0\]/Y  CoreUARTapb_0/CUARTOOII\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/S  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[1\]/A  CoreUARTapb_0/CUARTOOII_RNO\[1\]/Y  CoreUARTapb_0/CUARTOOII\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[2\]/S  CoreUARTapb_0/CUARTOOII_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[2\]/A  CoreUARTapb_0/CUARTOOII_RNO\[2\]/Y  CoreUARTapb_0/CUARTOOII\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].gpin3\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].gpin3\[4\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].gpin2_RNIBIUI\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].gpin2_RNIBIUI\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_both_RNO\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_both_RNO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_both\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTOOI/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO_1/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO_0/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[2\]/CLK  COREABC_0/SMADDR_0\[2\]/Q  COREABC_0/UROM.UROM/doins_i_i_a3\[15\]/B  COREABC_0/UROM.UROM/doins_i_i_a3\[15\]/Y  COREABC_0/UROM.UROM/doins_i_i\[15\]/C  COREABC_0/UROM.UROM/doins_i_i\[15\]/Y  COREABC_0/UROM.INSTR_ADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_neg\[10\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_neg\[10\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_5\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_5\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_2\[10\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_2\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_8/A  COREABC_0/un1_STKPTRP1_I_8/Y  COREABC_0/un1_STKPTRP1_I_9/A  COREABC_0/un1_STKPTRP1_I_9/Y  COREABC_0/un17_ZREGISTER_RAMADDR\[3\]/A  COREABC_0/un17_ZREGISTER_RAMADDR\[3\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreTimer_0/LoadEnReg/CLK  CoreTimer_0/LoadEnReg/Q  CoreTimer_0/PreScale_RNO_0\[8\]/C  CoreTimer_0/PreScale_RNO_0\[8\]/Y  CoreTimer_0/PreScale_RNO\[8\]/C  CoreTimer_0/PreScale_RNO\[8\]/Y  CoreTimer_0/PreScale\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_pos\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_pos\[4\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_5\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_5\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_2\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_0\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_0\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin3\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin3\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin2_RNIF8P5\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin2_RNIF8P5\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_both_RNO\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_both_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_both\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin3\[9\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin3\[9\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin2_RNIV04H\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin2_RNIV04H\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_both_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_both_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_both\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin3\[10\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin3\[10\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin2_RNIVGA6\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin2_RNIVGA6\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin3\[8\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin3\[8\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin2_RNIRA9U\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin2_RNIRA9U\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_both_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_both_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_both\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both\[15\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both\[15\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNIE088\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNIE088\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_3\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_3\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both\[14\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both\[14\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNIABFJ\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNIABFJ\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_3\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_3\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/SMADDR_21_0\[11\]/B  COREABC_0/UROM.UROM/SMADDR_21_0\[11\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[11\]/B  COREABC_0/UROM.UROM/SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/SMADDR_21_0\[6\]/B  COREABC_0/UROM.UROM/SMADDR_21_0\[6\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[6\]/B  COREABC_0/UROM.UROM/SMADDR_21\[6\]/Y  COREABC_0/SMADDR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/SMADDR_21_0\[8\]/B  COREABC_0/UROM.UROM/SMADDR_21_0\[8\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[8\]/B  COREABC_0/UROM.UROM/SMADDR_21\[8\]/Y  COREABC_0/SMADDR\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/SMADDR_21_0\[10\]/B  COREABC_0/UROM.UROM/SMADDR_21_0\[10\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[10\]/B  COREABC_0/UROM.UROM/SMADDR_21\[10\]/Y  COREABC_0/SMADDR\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/SMADDR_21_0\[9\]/B  COREABC_0/UROM.UROM/SMADDR_21_0\[9\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[9\]/B  COREABC_0/UROM.UROM/SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/B  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/B  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/genblk1.CUARTI1OI\[0\]/CLK  CoreUARTapb_0/genblk1.CUARTI1OI\[0\]/Q  CoreUARTapb_0/CUARTOOII_RNO_3\[0\]/B  CoreUARTapb_0/CUARTOOII_RNO_3\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[0\]/A  CoreUARTapb_0/CUARTOOII_RNO\[0\]/Y  CoreUARTapb_0/CUARTOOII\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg\[4\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_5\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_5\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_2\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_0\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_0\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreTimer_0/IntClr_RNO_0/A  CoreTimer_0/IntClr_RNO_0/Y  CoreTimer_0/IntClr_RNO/A  CoreTimer_0/IntClr_RNO/Y  CoreTimer_0/IntClr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNII8KE\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNII8KE\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_3\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_both\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_both\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_4\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_4\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_2\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_2\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doins_i_0_0\[4\]/B  COREABC_0/UROM.UROM/doins_i_0_0\[4\]/Y  COREABC_0/UROM.UROM/doins_i_0\[4\]/B  COREABC_0/UROM.UROM/doins_i_0\[4\]/Y  COREABC_0/UROM.INSTR_SCMD\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[3\]/CLK  COREABC_0/SMADDR_0\[3\]/Q  COREABC_0/UROM.UROM/doins_0_0_a3_1\[13\]/C  COREABC_0/UROM.UROM/doins_0_0_a3_1\[13\]/Y  COREABC_0/UROM.UROM/doins_0_0\[13\]/B  COREABC_0/UROM.UROM/doins_0_0\[13\]/Y  COREABC_0/UROM.INSTR_ADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Load\[0\]/CLK  CoreTimer_0/Load\[0\]/Q  CoreTimer_0/iPRDATA_RNO_8\[0\]/A  CoreTimer_0/iPRDATA_RNO_8\[0\]/Y  CoreTimer_0/iPRDATA_RNO_5\[0\]/A  CoreTimer_0/iPRDATA_RNO_5\[0\]/Y  CoreTimer_0/iPRDATA_RNO_2\[0\]/B  CoreTimer_0/iPRDATA_RNO_2\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/C  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_neg\[11\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_neg\[11\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_5\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_5\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_3\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_pos\[8\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_pos\[8\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_6\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_6\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_3\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/UROM.UROM/STKPTR_c1/B  COREABC_0/UROM.UROM/STKPTR_c1/Y  COREABC_0/UROM.UROM/STKPTR_n2/B  COREABC_0/UROM.UROM/STKPTR_n2/Y  COREABC_0/STKPTR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  COREABC_0/UROM.UROM/ICYCLE_1_sqmuxa_1_0_a3/B  COREABC_0/UROM.UROM/ICYCLE_1_sqmuxa_1_0_a3/Y  COREABC_0/PENABLEI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_pos\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_pos\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_6\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_6\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_3\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/LoadEnReg/CLK  CoreTimer_0/LoadEnReg/Q  CoreTimer_0/PreScale_RNO_0\[4\]/C  CoreTimer_0/PreScale_RNO_0\[4\]/Y  CoreTimer_0/PreScale_RNO\[4\]/B  CoreTimer_0/PreScale_RNO\[4\]/Y  CoreTimer_0/PreScale\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/LoadEnReg/CLK  CoreTimer_0/LoadEnReg/Q  CoreTimer_0/PreScale_RNO_0\[2\]/C  CoreTimer_0/PreScale_RNO_0\[2\]/Y  CoreTimer_0/PreScale_RNO\[2\]/B  CoreTimer_0/PreScale_RNO\[2\]/Y  CoreTimer_0/PreScale\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/LoadEnReg/CLK  CoreTimer_0/LoadEnReg/Q  CoreTimer_0/PreScale_RNO_0\[6\]/C  CoreTimer_0/PreScale_RNO_0\[6\]/Y  CoreTimer_0/PreScale_RNO\[6\]/B  CoreTimer_0/PreScale_RNO\[6\]/Y  CoreTimer_0/PreScale\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_i_0_x2\[14\]/B  COREABC_0/UROM.UROM/doins_i_0_x2\[14\]/Y  COREABC_0/UROM.UROM/doins_i_0\[14\]/A  COREABC_0/UROM.UROM/doins_i_0\[14\]/Y  COREABC_0/UROM.INSTR_ADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_28/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_28/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[2\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/m16_0/A  COREABC_0/UROM.UROM/m16_0/Y  COREABC_0/UROM.UROM/m18_0/A  COREABC_0/UROM.UROM/m18_0/Y  COREABC_0/UROM.INSTR_DATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[3\]/CLK  COREABC_0/SMADDR_0\[3\]/Q  COREABC_0/UROM.UROM/doins_0_i_0\[8\]/B  COREABC_0/UROM.UROM/doins_0_i_0\[8\]/Y  COREABC_0/UROM.UROM/doins_0_i\[8\]/A  COREABC_0/UROM.UROM/doins_0_i\[8\]/Y  COREABC_0/UROM.INSTR_SLOT\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/SMADDR_21_0\[3\]/S  COREABC_0/UROM.UROM/SMADDR_21_0\[3\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[3\]/B  COREABC_0/UROM.UROM/SMADDR_21\[3\]/Y  COREABC_0/SMADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/SMADDR_21_0\[2\]/S  COREABC_0/UROM.UROM/SMADDR_21_0\[2\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[2\]/B  COREABC_0/UROM.UROM/SMADDR_21\[2\]/Y  COREABC_0/SMADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/SMADDR_21_0\[4\]/S  COREABC_0/UROM.UROM/SMADDR_21_0\[4\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[4\]/B  COREABC_0/UROM.UROM/SMADDR_21\[4\]/Y  COREABC_0/SMADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_2\[0\]/C  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_2\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/B  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/Y  COREABC_0/ICYCLE\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/Y  COREABC_0/ICYCLE\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[4\]/CLK  COREABC_0/SMADDR_0\[4\]/Q  COREABC_0/UROM.UROM/doins_i_0_a3\[14\]/C  COREABC_0/UROM.UROM/doins_i_0_a3\[14\]/Y  COREABC_0/UROM.UROM/doins_i_0\[14\]/C  COREABC_0/UROM.UROM/doins_i_0\[14\]/Y  COREABC_0/UROM.INSTR_ADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[4\]/CLK  COREABC_0/SMADDR_0\[4\]/Q  COREABC_0/UROM.UROM/doins_i_i_a3\[15\]/A  COREABC_0/UROM.UROM/doins_i_i_a3\[15\]/Y  COREABC_0/UROM.UROM/doins_i_i\[15\]/C  COREABC_0/UROM.UROM/doins_i_i\[15\]/Y  COREABC_0/UROM.INSTR_ADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[4\]/CLK  COREABC_0/SMADDR_0\[4\]/Q  COREABC_0/UROM.UROM/doins_i_0_a3_1\[3\]/B  COREABC_0/UROM.UROM/doins_i_0_a3_1\[3\]/Y  COREABC_0/UROM.UROM/doins_i_0\[3\]/A  COREABC_0/UROM.UROM/doins_i_0\[3\]/Y  COREABC_0/UROM.INSTR_SCMD\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_0_0_a3\[2\]/A  COREABC_0/UROM.UROM/doins_0_0_a3\[2\]/Y  COREABC_0/UROM.UROM/doins_0_0\[2\]/A  COREABC_0/UROM.UROM/doins_0_0\[2\]/Y  COREABC_0/UROM.INSTR_CMD\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_2\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_2\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.INTR_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/A  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/Y  COREABC_0/UROM.UROM/PSELI_7_0/A  COREABC_0/UROM.UROM/PSELI_7_0/Y  COREABC_0/PSELI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/iPRDATA_RNO_4\[0\]/C  CoreTimer_0/iPRDATA_RNO_4\[0\]/Y  CoreTimer_0/iPRDATA_RNO_0\[0\]/C  CoreTimer_0/iPRDATA_RNO_0\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/A  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  COREABC_0/UROM.UROM/ICYCLE_1_sqmuxa_1_0_a3_0/B  COREABC_0/UROM.UROM/ICYCLE_1_sqmuxa_1_0_a3_0/Y  COREABC_0/UROM.UROM/ICYCLE_1_sqmuxa_1_0_a3/C  COREABC_0/UROM.UROM/ICYCLE_1_sqmuxa_1_0_a3/Y  COREABC_0/UROM.UROM/PSELI_7_0/C  COREABC_0/UROM.UROM/PSELI_7_0/Y  COREABC_0/PSELI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNITOT82/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNITOT82/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNITOT82/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNITOT82/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/SMADDR_21_0\[5\]/S  COREABC_0/UROM.UROM/SMADDR_21_0\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[5\]/B  COREABC_0/UROM.UROM/SMADDR_21\[5\]/Y  COREABC_0/SMADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/SMADDR_21_0\[0\]/S  COREABC_0/UROM.UROM/SMADDR_21_0\[0\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[0\]/B  COREABC_0/UROM.UROM/SMADDR_21\[0\]/Y  COREABC_0/SMADDR\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un17_ZREGISTER_SMADDR_21_0\[7\]/S  COREABC_0/un17_ZREGISTER_SMADDR_21_0\[7\]/Y  COREABC_0/un17_ZREGISTER_SMADDR_21\[7\]/B  COREABC_0/un17_ZREGISTER_SMADDR_21\[7\]/Y  COREABC_0/SMADDR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_2\[0\]/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_2\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/B  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/Y  COREABC_0/ICYCLE\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].gpin3\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].gpin3\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].gpin2_RNIJUJO\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].gpin2_RNIJUJO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_both_RNO\[6\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_both_RNO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.edge_both\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].gpin3\[11\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].gpin3\[11\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].gpin2_RNI39PJ\[11\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[11\].gpin2_RNI39PJ\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_both_RNO\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_both_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.edge_both\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doins_0_i_1\[6\]/A  COREABC_0/UROM.UROM/doins_0_i_1\[6\]/Y  COREABC_0/UROM.UROM/doins_0_i\[6\]/C  COREABC_0/UROM.UROM/doins_0_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNO_0\[2\]/B  CoreTimer_0/PreScale_RNO_0\[2\]/Y  CoreTimer_0/PreScale_RNO\[2\]/B  CoreTimer_0/PreScale_RNO\[2\]/Y  CoreTimer_0/PreScale\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/Y  CORESPI_0/USPI/UCC/stxs_state_RNO/A  CORESPI_0/USPI/UCC/stxs_state_RNO/Y  CORESPI_0/USPI/UCC/stxs_state/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[1\]/CLK  CoreTimer_0/TimerPre\[1\]/Q  CoreTimer_0/iPRDATA_RNO_3\[1\]/B  CoreTimer_0/iPRDATA_RNO_3\[1\]/Y  CoreTimer_0/iPRDATA_RNO_1\[1\]/C  CoreTimer_0/iPRDATA_RNO_1\[1\]/Y  CoreTimer_0/iPRDATA_RNO\[1\]/B  CoreTimer_0/iPRDATA_RNO\[1\]/Y  CoreTimer_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[3\]/CLK  CoreTimer_0/TimerPre\[3\]/Q  CoreTimer_0/CountPulse_RNO_4/C  CoreTimer_0/CountPulse_RNO_4/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/S  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/STBRAM_7_0_a3_0/A  COREABC_0/UROM.UROM/STBRAM_7_0_a3_0/Y  COREABC_0/UROM.UROM/STBRAM_7_0/A  COREABC_0/UROM.UROM/STBRAM_7_0/Y  COREABC_0/STBRAM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[8\]/CLK  CoreTimer_0/PreScale\[8\]/Q  CoreTimer_0/PreScale_RNIIAR5\[8\]/A  CoreTimer_0/PreScale_RNIIAR5\[8\]/Y  CoreTimer_0/PreScale_RNO_0\[9\]/A  CoreTimer_0/PreScale_RNO_0\[9\]/Y  CoreTimer_0/PreScale_RNO\[9\]/A  CoreTimer_0/PreScale_RNO\[9\]/Y  CoreTimer_0/PreScale\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_2\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_2\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_3\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_3\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_0\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_0\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[11\]/CLK  COREABC_0/SMADDR\[11\]/Q  COREABC_0/un37_SMADDR_I_32/B  COREABC_0/un37_SMADDR_I_32/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[11\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[11\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[11\]/A  COREABC_0/UROM.UROM/SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[1\]/CLK  COREABC_0/SMADDR_0\[1\]/Q  COREABC_0/UROM.UROM/doins_0_0_a3_1\[13\]/B  COREABC_0/UROM.UROM/doins_0_0_a3_1\[13\]/Y  COREABC_0/UROM.UROM/doins_0_0\[13\]/B  COREABC_0/UROM.UROM/doins_0_0\[13\]/Y  COREABC_0/UROM.INSTR_ADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/STBFLAG_5k_0_a2_0_a2/B  COREABC_0/UROM.UROM/STBFLAG_5k_0_a2_0_a2/Y  COREABC_0/UROM.UROM/STBACCUM_4_iv/B  COREABC_0/UROM.UROM/STBACCUM_4_iv/Y  COREABC_0/STBACCUM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO_1/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0Il/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/UROM.UROM/m16_0/C  COREABC_0/UROM.UROM/m16_0/Y  COREABC_0/UROM.UROM/m18_0/A  COREABC_0/UROM.UROM/m18_0/Y  COREABC_0/UROM.INSTR_DATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/EMPTY  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNIPF2P/B  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNIPF2P/Y  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI81B22\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI81B22\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI4BJK4\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI4BJK4\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI3RU76\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINCTG3\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINCTG3\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg_RNO_0\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg_RNO_0\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINCTG3\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNINCTG3\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_pos_RNO_0\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_pos_RNO_0\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_pos\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_8/A  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_8/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_8/A  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_8/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_21_1\[0\]/B  COREABC_0/UROM.UROM/SMADDR_21_1\[0\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[0\]/A  COREABC_0/UROM.UROM/SMADDR_21\[0\]/Y  COREABC_0/SMADDR\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[5\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[1\]/CLK  CoreTimer_0/TimerPre\[1\]/Q  CoreTimer_0/CountPulse_RNO_3/B  CoreTimer_0/CountPulse_RNO_3/Y  CoreTimer_0/CountPulse_RNO_0/A  CoreTimer_0/CountPulse_RNO_0/Y  CoreTimer_0/CountPulse_RNO/A  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreInterrupt_0/irqEnable\[0\]/CLK  CoreInterrupt_0/irqEnable\[0\]/Q  CoreInterrupt_0/iPRDATA_RNO_3\[0\]/B  CoreInterrupt_0/iPRDATA_RNO_3\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/C  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/C  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[1\]/CLK  CoreTimer_0/CtrlReg\[1\]/Q  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/B  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/Y  COREABC_0/UROM.UROM/ISR4/A  COREABC_0/UROM.UROM/ISR4/Y  COREABC_0/UROM.UROM/un1_ICYCLE_8/A  COREABC_0/UROM.UROM/un1_ICYCLE_8/Y  COREABC_0/DOISR/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[1\]/CLK  CoreTimer_0/CtrlReg\[1\]/Q  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/B  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/Y  COREABC_0/UROM.UROM/ISR4/A  COREABC_0/UROM.UROM/ISR4/Y  COREABC_0/UROM.UROM/un1_ICYCLE_8/A  COREABC_0/UROM.UROM/un1_ICYCLE_8/Y  COREABC_0/DOISR_0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[3\]/CLK  COREABC_0/SMADDR_0\[3\]/Q  COREABC_0/UROM.UROM/doins_0_0_a3\[2\]/C  COREABC_0/UROM.UROM/doins_0_0_a3\[2\]/Y  COREABC_0/UROM.UROM/doins_0_0\[2\]/A  COREABC_0/UROM.UROM/doins_0_0\[2\]/Y  COREABC_0/UROM.INSTR_CMD\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/UROM.UROM/m30/S  COREABC_0/UROM.UROM/m30/Y  COREABC_0/UROM.UROM/m31/B  COREABC_0/UROM.UROM/m31/Y  COREABC_0/UROM.INSTR_DATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_32/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_32/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[11\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO_0\[11\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/B  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/Y  COREABC_0/UROM.UROM/PSELI_7_0/A  COREABC_0/UROM.UROM/PSELI_7_0/Y  COREABC_0/PSELI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[16\]/CLK  CoreTimer_0/Count\[16\]/Q  CoreTimer_0/Count_RNO_1\[17\]/C  CoreTimer_0/Count_RNO_1\[17\]/Y  CoreTimer_0/Count_RNO_0\[17\]/B  CoreTimer_0/Count_RNO_0\[17\]/Y  CoreTimer_0/Count_RNO\[17\]/A  CoreTimer_0/Count_RNO\[17\]/Y  CoreTimer_0/Count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[28\]/CLK  CoreTimer_0/Count\[28\]/Q  CoreTimer_0/Count_RNO_1\[29\]/C  CoreTimer_0/Count_RNO_1\[29\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_3\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_davailable/CLK  CORESPI_0/USPI/UCC/txfifo_davailable/Q  CORESPI_0/USPI/UCC/stxs_strobetx5/A  CORESPI_0/USPI/UCC/stxs_strobetx5/Y  CORESPI_0/USPI/UCC/stxs_checkorun_0_sqmuxa/B  CORESPI_0/USPI/UCC/stxs_checkorun_0_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/B  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[6\]/CLK  COREABC_0/ZREGISTER\[6\]/Q  COREABC_0/un17_ZREGISTER_m32/A  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/B  COREABC_0/un17_ZREGISTER_ZREGISTER_18\[7\]/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_1/B  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/C  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/spi_ssel_pos/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/LoadEnReg/CLK  CoreTimer_0/LoadEnReg/Q  CoreTimer_0/PreScale_RNO_0\[3\]/C  CoreTimer_0/PreScale_RNO_0\[3\]/Y  CoreTimer_0/PreScale_RNO\[3\]/B  CoreTimer_0/PreScale_RNO\[3\]/Y  CoreTimer_0/PreScale\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/LoadEnReg/CLK  CoreTimer_0/LoadEnReg/Q  CoreTimer_0/PreScale_RNO_0\[5\]/C  CoreTimer_0/PreScale_RNO_0\[5\]/Y  CoreTimer_0/PreScale_RNO\[5\]/B  CoreTimer_0/PreScale_RNO\[5\]/Y  CoreTimer_0/PreScale\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/LoadEnReg/CLK  CoreTimer_0/LoadEnReg/Q  CoreTimer_0/PreScale_RNO_0\[7\]/C  CoreTimer_0/PreScale_RNO_0\[7\]/Y  CoreTimer_0/PreScale_RNO\[7\]/B  CoreTimer_0/PreScale_RNO\[7\]/Y  CoreTimer_0/PreScale\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_3\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_3\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[6\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[6\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_3\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_3\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].gpin3\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].gpin3\[4\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].gpin2_RNIBIUI\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].gpin2_RNIBIUI\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_both_RNO_0\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_both_RNO_0\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_both\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[3\]/CLK  COREABC_0/SMADDR_0\[3\]/Q  COREABC_0/UROM.UROM/m20_0/S  COREABC_0/UROM.UROM/m20_0/Y  COREABC_0/UROM.UROM/m21/B  COREABC_0/UROM.UROM/m21/Y  COREABC_0/UROM.INSTR_DATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[26\]/CLK  CoreTimer_0/Count\[26\]/Q  CoreTimer_0/Count_RNO_1\[26\]/C  CoreTimer_0/Count_RNO_1\[26\]/Y  CoreTimer_0/Count_RNO_0\[26\]/B  CoreTimer_0/Count_RNO_0\[26\]/Y  CoreTimer_0/Count_RNO\[26\]/A  CoreTimer_0/Count_RNO\[26\]/Y  CoreTimer_0/Count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[14\]/CLK  CoreTimer_0/Count\[14\]/Q  CoreTimer_0/Count_RNO_1\[14\]/C  CoreTimer_0/Count_RNO_1\[14\]/Y  CoreTimer_0/Count_RNO_0\[14\]/B  CoreTimer_0/Count_RNO_0\[14\]/Y  CoreTimer_0/Count_RNO\[14\]/A  CoreTimer_0/Count_RNO\[14\]/Y  CoreTimer_0/Count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/UROM.UROM/SMADDR_21_1\[10\]/B  COREABC_0/UROM.UROM/SMADDR_21_1\[10\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[10\]/A  COREABC_0/UROM.UROM/SMADDR_21\[10\]/Y  COREABC_0/SMADDR\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/m13/S  COREABC_0/UROM.UROM/m13/Y  COREABC_0/UROM.UROM/m14_0/B  COREABC_0/UROM.UROM/m14_0/Y  COREABC_0/UROM.INSTR_DATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/S  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1_0\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1_0\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/m11/S  COREABC_0/UROM.UROM/m11/Y  COREABC_0/UROM.UROM/m14_0/A  COREABC_0/UROM.UROM/m14_0/Y  COREABC_0/UROM.INSTR_DATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doins_0_i_o2\[8\]/B  COREABC_0/UROM.UROM/doins_0_i_o2\[8\]/Y  COREABC_0/UROM.UROM/doins_i_i\[15\]/A  COREABC_0/UROM.UROM/doins_i_i\[15\]/Y  COREABC_0/UROM.INSTR_ADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNO_1\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNO_1\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNO_0\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_neg\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNO_1\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNO_1\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNO_0\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_pos\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNO_1\[15\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNO_1\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNO_0\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_pos\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNO_1\[15\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNO_1\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNO_0\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_neg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[2\]/CLK  COREABC_0/SMADDR_0\[2\]/Q  COREABC_0/UROM.UROM/doins_0_i_0\[8\]/A  COREABC_0/UROM.UROM/doins_0_i_0\[8\]/Y  COREABC_0/UROM.UROM/doins_0_i\[8\]/A  COREABC_0/UROM.UROM/doins_0_i\[8\]/Y  COREABC_0/UROM.INSTR_SLOT\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[1\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/Q  CORESPI_0/USPI/UCC/tmp_1_CO1/A  CORESPI_0/USPI/UCC/tmp_1_CO1/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_2/B  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_2/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[2\]/CLK  CoreTimer_0/CtrlReg\[2\]/Q  CoreTimer_0/iPRDATA_RNO_2\[2\]/B  CoreTimer_0/iPRDATA_RNO_2\[2\]/Y  CoreTimer_0/iPRDATA_RNO_0\[2\]/C  CoreTimer_0/iPRDATA_RNO_0\[2\]/Y  CoreTimer_0/iPRDATA_RNO\[2\]/A  CoreTimer_0/iPRDATA_RNO\[2\]/Y  CoreTimer_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_3\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_3\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_0\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO_0\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg_RNO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.INTR_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/m24/B  COREABC_0/UROM.UROM/m24/Y  COREABC_0/UROM.UROM/m25_0/B  COREABC_0/UROM.UROM/m25_0/Y  COREABC_0/UROM.INSTR_DATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreInterrupt_0/irqSoft\[0\]/CLK  CoreInterrupt_0/irqSoft\[0\]/Q  CoreInterrupt_0/iPRDATA_RNO_2\[0\]/A  CoreInterrupt_0/iPRDATA_RNO_2\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/B  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/C  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[22\]/CLK  CoreTimer_0/Count\[22\]/Q  CoreTimer_0/Count_RNO_0\[23\]/B  CoreTimer_0/Count_RNO_0\[23\]/Y  CoreTimer_0/Count_RNO\[23\]/A  CoreTimer_0/Count_RNO\[23\]/Y  CoreTimer_0/Count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[4\]/CLK  COREABC_0/SMADDR_0\[4\]/Q  COREABC_0/UROM.UROM/doins_0_i_0\[8\]/C  COREABC_0/UROM.UROM/doins_0_i_0\[8\]/Y  COREABC_0/UROM.UROM/doins_0_i\[8\]/A  COREABC_0/UROM.UROM/doins_0_i\[8\]/Y  COREABC_0/UROM.INSTR_SLOT\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[2\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21_0\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_3\[7\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_3\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO_1\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.INTR_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/EMPTY  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI0BEN\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI0BEN\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTI00l_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTI00l_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTI00l/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[7\]/CLK  CoreTimer_0/PreScale\[7\]/Q  CoreTimer_0/CountPulse_RNO_4/B  CoreTimer_0/CountPulse_RNO_4/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_3\[15\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_3\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.INTR_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_3\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_3\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.INTR_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_21_1\[4\]/B  COREABC_0/UROM.UROM/SMADDR_21_1\[4\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[4\]/A  COREABC_0/UROM.UROM/SMADDR_21\[4\]/Y  COREABC_0/SMADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_21_1\[3\]/B  COREABC_0/UROM.UROM/SMADDR_21_1\[3\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[3\]/A  COREABC_0/UROM.UROM/SMADDR_21\[3\]/Y  COREABC_0/SMADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_21_1\[2\]/B  COREABC_0/UROM.UROM/SMADDR_21_1\[2\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[2\]/A  COREABC_0/UROM.UROM/SMADDR_21\[2\]/Y  COREABC_0/SMADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_21_1\[1\]/B  COREABC_0/UROM.UROM/SMADDR_21_1\[1\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[1\]/A  COREABC_0/UROM.UROM/SMADDR_21\[1\]/Y  COREABC_0/SMADDR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[6\]/CLK  CoreTimer_0/Count\[6\]/Q  CoreTimer_0/Count_RNO_0\[6\]/B  CoreTimer_0/Count_RNO_0\[6\]/Y  CoreTimer_0/Count_RNO\[6\]/A  CoreTimer_0/Count_RNO\[6\]/Y  CoreTimer_0/Count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[5\]/CLK  CoreTimer_0/Count\[5\]/Q  CoreTimer_0/Count_RNO_0\[5\]/B  CoreTimer_0/Count_RNO_0\[5\]/Y  CoreTimer_0/Count_RNO\[5\]/A  CoreTimer_0/Count_RNO\[5\]/Y  CoreTimer_0/Count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin3\[10\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin3\[10\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin2_RNIVGA6\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin2_RNIVGA6\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both_RNO_0\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both_RNO_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_both\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNII0BC1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_0_i_o2\[8\]/A  COREABC_0/UROM.UROM/doins_0_i_o2\[8\]/Y  COREABC_0/UROM.UROM/doins_i_i\[15\]/A  COREABC_0/UROM.UROM/doins_i_i\[15\]/Y  COREABC_0/UROM.INSTR_ADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_alldone/CLK  CORESPI_0/USPI/UCC/msrxp_alldone/Q  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/A  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[0\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/Y  CORESPI_0/USPI/URF/int_raw\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIS7CT\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIS7CT\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_lastbit/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_midbit/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_checkorun/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_dataerr/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreInterrupt_0/irqSoft\[2\]/CLK  CoreInterrupt_0/irqSoft\[2\]/Q  CoreInterrupt_0/iPRDATA_RNO_2\[2\]/B  CoreInterrupt_0/iPRDATA_RNO_2\[2\]/Y  CoreInterrupt_0/iPRDATA_RNO_1\[2\]/C  CoreInterrupt_0/iPRDATA_RNO_1\[2\]/Y  CoreInterrupt_0/iPRDATA_RNO\[2\]/B  CoreInterrupt_0/iPRDATA_RNO\[2\]/Y  CoreInterrupt_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[3\]/CLK  CoreTimer_0/TimerPre\[3\]/Q  CoreTimer_0/iPRDATA_RNO_3\[3\]/B  CoreTimer_0/iPRDATA_RNO_3\[3\]/Y  CoreTimer_0/iPRDATA_RNO_0\[3\]/B  CoreTimer_0/iPRDATA_RNO_0\[3\]/Y  CoreTimer_0/iPRDATA_RNO\[3\]/A  CoreTimer_0/iPRDATA_RNO\[3\]/Y  CoreTimer_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNO_0\[12\]/B  CoreTimer_0/Count_RNO_0\[12\]/Y  CoreTimer_0/Count_RNO\[12\]/A  CoreTimer_0/Count_RNO\[12\]/Y  CoreTimer_0/Count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin2\[7\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].gpin2\[7\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNO_2\[7\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNO_2\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNO\[7\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both_RNO\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_both\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].gpin2\[14\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].gpin2\[14\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNO_3\[14\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNO_3\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNO\[14\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNO\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].gpin2\[15\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].gpin2\[15\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNO_3\[15\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNO_3\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNO\[15\]/S  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNO\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[7\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_1\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_1\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[7\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/cfg_enable_P1/CLK  CORESPI_0/USPI/UCC/cfg_enable_P1/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/A  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/Y  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/A  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/Y  CORESPI_0/USPI/UCC/stxs_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[6\]/CLK  CoreTimer_0/Count\[6\]/Q  CoreTimer_0/Count_RNO_0\[7\]/A  CoreTimer_0/Count_RNO_0\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/A  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[24\].APB_8.GPOUT_reg_RNO\[24\]/B  CoreGPIO_1/xhdl1.GEN_BITS\[24\].APB_8.GPOUT_reg_RNO\[24\]/Y  CoreGPIO_1/xhdl1.GEN_BITS\[24\].APB_8.GPOUT_reg\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIT61K3\[3\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIT61K3\[3\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNO_0\[7\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos_RNO_0\[7\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_8.edge_pos\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[9\]/CLK  CoreTimer_0/Count\[9\]/Q  CoreTimer_0/Count_RNO_0\[10\]/A  CoreTimer_0/Count_RNO_0\[10\]/Y  CoreTimer_0/Count_RNO\[10\]/A  CoreTimer_0/Count_RNO\[10\]/Y  CoreTimer_0/Count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/doins_i_0_x2\[14\]/C  COREABC_0/UROM.UROM/doins_i_0_x2\[14\]/Y  COREABC_0/UROM.UROM/doins_i_0\[14\]/A  COREABC_0/UROM.UROM/doins_i_0\[14\]/Y  COREABC_0/UROM.INSTR_ADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[5\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[0\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/Q  CORESPI_0/USPI/UCC/tmp_1_CO1/B  CORESPI_0/USPI/UCC/tmp_1_CO1/Y  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/B  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOl0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOl0/Q  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNIPF2P/A  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNIPF2P/Y  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO/A  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO/Y  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.INTR_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.INTR_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO_0\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg_RNO\[11\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_8.INTR_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.INTR_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[1\]/CLK  CoreTimer_0/CtrlReg\[1\]/Q  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/B  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/Y  CoreInterrupt_0/irqSoft_RNICUVN\[0\]/A  CoreInterrupt_0/irqSoft_RNICUVN\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/A  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO_0\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[1\]/CLK  CoreUARTapb_0/CUARTO1OI\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNIP0FI1\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNIP0FI1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTO00l_RNO_0/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTO00l_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTO00l/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/clr_txfifo_RNO/B  CORESPI_0/USPI/URF/clr_txfifo_RNO/Y  CORESPI_0/USPI/URF/clr_txfifo/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/clr_rxfifo_RNO/B  CORESPI_0/USPI/URF/clr_rxfifo_RNO/Y  CORESPI_0/USPI/URF/clr_rxfifo/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_21_1\[5\]/B  COREABC_0/UROM.UROM/SMADDR_21_1\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[5\]/A  COREABC_0/UROM.UROM/SMADDR_21\[5\]/Y  COREABC_0/SMADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_21_1\[6\]/B  COREABC_0/UROM.UROM/SMADDR_21_1\[6\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[6\]/A  COREABC_0/UROM.UROM/SMADDR_21\[6\]/Y  COREABC_0/SMADDR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_21_1\[8\]/B  COREABC_0/UROM.UROM/SMADDR_21_1\[8\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[8\]/A  COREABC_0/UROM.UROM/SMADDR_21\[8\]/Y  COREABC_0/SMADDR\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_21_1\[11\]/B  COREABC_0/UROM.UROM/SMADDR_21_1\[11\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[11\]/A  COREABC_0/UROM.UROM/SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/B  COREABC_0/UROM.UROM/SMADDR_21_1\[9\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[9\]/A  COREABC_0/UROM.UROM/SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un17_ZREGISTER_SMADDR_21_1\[7\]/B  COREABC_0/un17_ZREGISTER_SMADDR_21_1\[7\]/Y  COREABC_0/un17_ZREGISTER_SMADDR_21\[7\]/A  COREABC_0/un17_ZREGISTER_SMADDR_21\[7\]/Y  COREABC_0/SMADDR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreInterrupt_0/irqEnable\[0\]/CLK  CoreInterrupt_0/irqEnable\[0\]/Q  CoreInterrupt_0/iPRDATA_RNO_1\[0\]/B  CoreInterrupt_0/iPRDATA_RNO_1\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/A  CoreInterrupt_0/iPRDATA_RNO_0\[0\]/Y  CoreInterrupt_0/iPRDATA_RNO\[0\]/C  CoreInterrupt_0/iPRDATA_RNO\[0\]/Y  CoreInterrupt_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_0/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNO_1\[14\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNO_1\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNO_0\[14\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both_RNO_0\[14\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_8.edge_both\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNO_1\[15\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNO_1\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNO_0\[15\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both_RNO_0\[15\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_8.edge_both\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin3\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin3\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin2_RNIF8P5_0\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin2_RNIF8P5_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_neg_RNO\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_neg_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_neg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin3\[9\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin3\[9\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin2_RNIV04H_1\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin2_RNIV04H_1\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_neg_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_neg_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_neg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin3\[10\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin3\[10\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin2_RNIVGA6_1\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin2_RNIVGA6_1\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_neg_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_neg_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_neg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin3\[8\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin3\[8\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin2_RNIRA9U_0\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin2_RNIRA9U_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_neg_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_neg_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_neg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR_0\[4\]/CLK  COREABC_0/SMADDR_0\[4\]/Q  COREABC_0/un17_ZREGISTER_RAMWDATA_0\[4\]/B  COREABC_0/un17_ZREGISTER_RAMWDATA_0\[4\]/Y  COREABC_0/un17_ZREGISTER_RAMWDATA\[4\]/A  COREABC_0/un17_ZREGISTER_RAMWDATA\[4\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].gpin2\[4\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].gpin2\[4\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].gpin2_RNIBIUI\[4\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[4\].gpin2_RNIBIUI\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_both_RNO\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_both_RNO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_both\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin3\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin3\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin2_RNIF8P5_1\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin2_RNIF8P5_1\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_pos_RNO\[5\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_pos_RNO\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_pos\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin3\[9\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin3\[9\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin2_RNIV04H_0\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin2_RNIV04H_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_pos_RNO\[9\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_pos_RNO\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_pos\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin3\[10\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin3\[10\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin2_RNIVGA6_0\[10\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[10\].gpin2_RNIVGA6_0\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_pos_RNO\[10\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_pos_RNO\[10\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_8.edge_pos\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin3\[8\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin3\[8\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin2_RNIRA9U_1\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin2_RNIRA9U_1\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_pos_RNO\[8\]/A  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_pos_RNO\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_pos\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI11_0/Q  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO_8/A  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO_8/Y  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO_1\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg_RNO\[6\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_8.INTR_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/irqSoft_RNO\[1\]/B  CoreInterrupt_0/irqSoft_RNO\[1\]/Y  CoreInterrupt_0/irqSoft\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/irqSoft_RNO\[2\]/B  CoreInterrupt_0/irqSoft_RNO\[2\]/Y  CoreInterrupt_0/irqSoft\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/irqSoft_RNO\[3\]/B  CoreInterrupt_0/irqSoft_RNO\[3\]/Y  CoreInterrupt_0/irqSoft\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/irqSoft_RNO\[4\]/B  CoreInterrupt_0/irqSoft_RNO\[4\]/Y  CoreInterrupt_0/irqSoft\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/irqSoft_RNO\[0\]/B  CoreInterrupt_0/irqSoft_RNO\[0\]/Y  CoreInterrupt_0/irqSoft\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/irqSoft_RNO\[5\]/B  CoreInterrupt_0/irqSoft_RNO\[5\]/Y  CoreInterrupt_0/irqSoft\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/irqSoft_RNO\[6\]/B  CoreInterrupt_0/irqSoft_RNO\[6\]/Y  CoreInterrupt_0/irqSoft\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/irqSoft_RNO\[7\]/B  CoreInterrupt_0/irqSoft_RNO\[7\]/Y  CoreInterrupt_0/irqSoft\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/irqEnable_RNO\[0\]/B  CoreInterrupt_0/irqEnable_RNO\[0\]/Y  CoreInterrupt_0/irqEnable\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/irqEnable_RNO\[1\]/B  CoreInterrupt_0/irqEnable_RNO\[1\]/Y  CoreInterrupt_0/irqEnable\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/irqEnable_RNO\[2\]/B  CoreInterrupt_0/irqEnable_RNO\[2\]/Y  CoreInterrupt_0/irqEnable\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/irqEnable_RNO\[3\]/B  CoreInterrupt_0/irqEnable_RNO\[3\]/Y  CoreInterrupt_0/irqEnable\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/irqEnable_RNO\[4\]/B  CoreInterrupt_0/irqEnable_RNO\[4\]/Y  CoreInterrupt_0/irqEnable\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/irqEnable_RNO\[5\]/B  CoreInterrupt_0/irqEnable_RNO\[5\]/Y  CoreInterrupt_0/irqEnable\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/irqEnable_RNO\[6\]/B  CoreInterrupt_0/irqEnable_RNO\[6\]/Y  CoreInterrupt_0/irqEnable\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreInterrupt_0/irqEnable_RNO\[7\]/B  CoreInterrupt_0/irqEnable_RNO\[7\]/Y  CoreInterrupt_0/irqEnable\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[2\]/CLK  CoreTimer_0/TimerPre\[2\]/Q  CoreTimer_0/iPRDATA_RNO_3\[2\]/B  CoreTimer_0/iPRDATA_RNO_3\[2\]/Y  CoreTimer_0/iPRDATA_RNO_1\[2\]/C  CoreTimer_0/iPRDATA_RNO_1\[2\]/Y  CoreTimer_0/iPRDATA_RNO\[2\]/B  CoreTimer_0/iPRDATA_RNO\[2\]/Y  CoreTimer_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[0\]/CLK  CoreUARTapb_0/CUARTO1OI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/m100/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/m100/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[0\]/CLK  CoreUARTapb_0/CUARTO1OI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/m100/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/m100/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin3\[5\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin3\[5\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin2_RNIF8P5\[5\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin2_RNIF8P5\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_both_RNO_0\[5\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_both_RNO_0\[5\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_8.edge_both\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin3\[9\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin3\[9\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin2_RNIV04H\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].gpin2_RNIV04H\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_both_RNO_0\[9\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_both_RNO_0\[9\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_8.edge_both\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin3\[8\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin3\[8\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin2_RNIRA9U\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].gpin2_RNIRA9U\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_both_RNO_0\[8\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_both_RNO_0\[8\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_8.edge_both\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[3\]/CLK  CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[3\]/Q  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg_RNO_2\[4\]/B  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg_RNO_2\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg_RNO\[4\]/C  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg_RNO\[4\]/Y  CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_8.edge_neg\[4\]/D  	(9.5:9.5:9.5) )

  )
)
)
