<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/GCNRegPressure.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;17.0.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">GCNRegPressure.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of SGPR/VGPRs used, weights for large SGPR/VGPRs.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="GCNSubtarget_8h_source.html">GCNSubtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveIntervals_8h_source.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</code><br />
<code>#include &lt;algorithm&gt;</code><br />
</div>
<p><a href="GCNRegPressure_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1GCNRegPressure.html">llvm::GCNRegPressure</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNRPTracker.html">llvm::GCNRPTracker</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNUpwardRPTracker.html">llvm::GCNUpwardRPTracker</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNDownwardRPTracker.html">llvm::GCNDownwardRPTracker</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm" id="r_namespacellvm"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a003389e30c9b0ec678f95bad1f3dbc4a" id="r_a003389e30c9b0ec678f95bad1f3dbc4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a003389e30c9b0ec678f95bad1f3dbc4a">llvm::max</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">P1</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">P2</a>)</td></tr>
<tr class="separator:a003389e30c9b0ec678f95bad1f3dbc4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b232aa52d8ade0da6ba27d7e52fae68" id="r_a8b232aa52d8ade0da6ba27d7e52fae68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a8b232aa52d8ade0da6ba27d7e52fae68">llvm::getLiveLaneMask</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1SlotIndex.html">SlotIndex</a> SI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:a8b232aa52d8ade0da6ba27d7e52fae68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62ab92d2e2752422a6a0995188d64b77" id="r_a62ab92d2e2752422a6a0995188d64b77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1GCNRPTracker.html#a48c9e1114fb048675cd2d7174dfcc999">GCNRPTracker::LiveRegSet</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a62ab92d2e2752422a6a0995188d64b77">llvm::getLiveRegs</a> (<a class="el" href="classllvm_1_1SlotIndex.html">SlotIndex</a> SI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:a62ab92d2e2752422a6a0995188d64b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaa1b5dff8de1c3bc2e3e9fee3ef7459" id="r_acaa1b5dff8de1c3bc2e3e9fee3ef7459"><td class="memTemplParams" colspan="2">template&lt;typename Range &gt; </td></tr>
<tr class="memitem:acaa1b5dff8de1c3bc2e3e9fee3ef7459"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1GCNRPTracker.html#a48c9e1114fb048675cd2d7174dfcc999">GCNRPTracker::LiveRegSet</a> &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacellvm.html#acaa1b5dff8de1c3bc2e3e9fee3ef7459">llvm::getLiveRegMap</a> (Range &amp;&amp;R, <a class="el" href="classbool.html">bool</a> After, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS)</td></tr>
<tr class="memdesc:acaa1b5dff8de1c3bc2e3e9fee3ef7459"><td class="mdescLeft">&#160;</td><td class="mdescRight">creates a map <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> -&gt; <a class="el" href="classllvm_1_1LiveRegSet.html" title="A set of live virtual registers and physical register units.">LiveRegSet</a> R - range of iterators on instructions After - upon entry or exit of every instruction Note: there is no entry in the map for instructions with empty live reg set Complexity = O(NumVirtRegs * averageLiveRangeSegmentsPerReg * lg(R))  <br /></td></tr>
<tr class="separator:acaa1b5dff8de1c3bc2e3e9fee3ef7459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c28bacc64f2e1f9c9296f9314d6c75" id="r_a62c28bacc64f2e1f9c9296f9314d6c75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1GCNRPTracker.html#a48c9e1114fb048675cd2d7174dfcc999">GCNRPTracker::LiveRegSet</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a62c28bacc64f2e1f9c9296f9314d6c75">llvm::getLiveRegsAfter</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS)</td></tr>
<tr class="separator:a62c28bacc64f2e1f9c9296f9314d6c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb88334dcf6976de300fb1e3667430d7" id="r_adb88334dcf6976de300fb1e3667430d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1GCNRPTracker.html#a48c9e1114fb048675cd2d7174dfcc999">GCNRPTracker::LiveRegSet</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#adb88334dcf6976de300fb1e3667430d7">llvm::getLiveRegsBefore</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS)</td></tr>
<tr class="separator:adb88334dcf6976de300fb1e3667430d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273ec9d4a470ecb7362abd00438e9b26" id="r_a273ec9d4a470ecb7362abd00438e9b26"><td class="memTemplParams" colspan="2">template&lt;typename Range &gt; </td></tr>
<tr class="memitem:a273ec9d4a470ecb7362abd00438e9b26"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a273ec9d4a470ecb7362abd00438e9b26">llvm::getRegPressure</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Range &amp;&amp;LiveRegs)</td></tr>
<tr class="separator:a273ec9d4a470ecb7362abd00438e9b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0d66fa63bebb53ddd51f1cc4def0f8" id="r_a0f0d66fa63bebb53ddd51f1cc4def0f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a0f0d66fa63bebb53ddd51f1cc4def0f8">llvm::isEqual</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNRPTracker.html#a48c9e1114fb048675cd2d7174dfcc999">GCNRPTracker::LiveRegSet</a> &amp;S1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNRPTracker.html#a48c9e1114fb048675cd2d7174dfcc999">GCNRPTracker::LiveRegSet</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">S2</a>)</td></tr>
<tr class="separator:a0f0d66fa63bebb53ddd51f1cc4def0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67980a8ae101d2fda845eb750ffb1942" id="r_a67980a8ae101d2fda845eb750ffb1942"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Printable.html">Printable</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a67980a8ae101d2fda845eb750ffb1942">llvm::print</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;RP, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *ST=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>)</td></tr>
<tr class="separator:a67980a8ae101d2fda845eb750ffb1942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a4b5a3ea5eeabf8e3d64ee50e1b4da" id="r_a51a4b5a3ea5eeabf8e3d64ee50e1b4da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Printable.html">Printable</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a51a4b5a3ea5eeabf8e3d64ee50e1b4da">llvm::print</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNRPTracker.html#a48c9e1114fb048675cd2d7174dfcc999">GCNRPTracker::LiveRegSet</a> &amp;LiveRegs, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:a51a4b5a3ea5eeabf8e3d64ee50e1b4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948ccf9daab20a4fe113a47dff155307" id="r_a948ccf9daab20a4fe113a47dff155307"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Printable.html">Printable</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a948ccf9daab20a4fe113a47dff155307">llvm::reportMismatch</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNRPTracker.html#a48c9e1114fb048675cd2d7174dfcc999">GCNRPTracker::LiveRegSet</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">LISLR</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNRPTracker.html#a48c9e1114fb048675cd2d7174dfcc999">GCNRPTracker::LiveRegSet</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">TrackedL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:a948ccf9daab20a4fe113a47dff155307"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of SGPR/VGPRs used, weights for large SGPR/VGPRs. </p>
<p>It also implements a compare function, which compares different register pressures, and declares one with max occupancy as winner. </p>

<p class="definition">Definition in file <a class="el" href="GCNRegPressure_8h_source.html">GCNRegPressure.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Feb 21 2024 13:50:38 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
