Running: D:\ISEXixin\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o B:/EE120ALab/Lab2/Lab2Part2B/test_isim_beh.exe -prj B:/EE120ALab/Lab2/Lab2Part2B/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "B:/EE120ALab/Lab2/Lab2Part2B/Part2B.v" into library work
WARNING:HDLCompiler:751 - "B:/EE120ALab/Lab2/Lab2Part2B/Part2B.v" Line 35: Redeclaration of ansi port d is not allowed
Analyzing Verilog file "B:/EE120ALab/Lab2/Lab2Part2B/test.v" into library work
Analyzing Verilog file "D:/ISEXixin/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND3
Compiling module OR4
Compiling module Part2B
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable B:/EE120ALab/Lab2/Lab2Part2B/test_isim_beh.exe
Fuse Memory Usage: 27968 KB
Fuse CPU Usage: 390 ms
