<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/uart/registers.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>registers.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><script defer src="../../../main.js"></script><script defer src="../../../source-script.js"></script><script defer src="../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../libtegra/index.html"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><div id="settings-menu" tabindex="-1">
                                <a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
</pre><pre class="rust"><code><span class="kw">use</span> <span class="ident">tock_registers</span>::{<span class="ident">register_bitfields</span>, <span class="ident">register_structs</span>, <span class="ident">registers</span>::<span class="kw-2">*</span>};

<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::memory_map::uart</span>::<span class="kw-2">*</span>;

<span class="doccomment">/// A pointer to the UART A register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">UART_A_REGISTERS</span>: <span class="kw-2">*const</span> <span class="ident">Registers</span> <span class="op">=</span> <span class="ident">UART_A</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">Registers</span>;
<span class="doccomment">/// A pointer to the UART B register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">UART_B_REGISTERS</span>: <span class="kw-2">*const</span> <span class="ident">Registers</span> <span class="op">=</span> <span class="ident">UART_B</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">Registers</span>;
<span class="doccomment">/// A pointer to the UART C register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">UART_C_REGISTERS</span>: <span class="kw-2">*const</span> <span class="ident">Registers</span> <span class="op">=</span> <span class="ident">UART_C</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">Registers</span>;
<span class="doccomment">/// A pointer to the UART D register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">UART_D_REGISTERS</span>: <span class="kw-2">*const</span> <span class="ident">Registers</span> <span class="op">=</span> <span class="ident">UART_D</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">Registers</span>;
<span class="doccomment">/// A pointer to the UART (AP)E register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">UART_E_REGISTERS</span>: <span class="kw-2">*const</span> <span class="ident">Registers</span> <span class="op">=</span> <span class="ident">UART_E</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">Registers</span>;

<span class="macro">register_bitfields!</span> {
    <span class="ident">u32</span>,

    <span class="doccomment">/// Bitfields of the `UART_THR_DLAB_0_0` register.</span>
    <span class="kw">pub</span> <span class="ident">UART_THR_DLAB_0_0</span> [
        <span class="doccomment">/// The Transmit Holding Register.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// It holds the characters to be transmitted by the UART.</span>
        <span class="doccomment">/// In FIFO mode, a write to this FIFO places the data at</span>
        <span class="doccomment">/// the end of the FIFO.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: These bits are write-only.</span>
        <span class="ident">THR_A</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],

        <span class="doccomment">/// The Receive Buffer Register.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Rx data can be read from here.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: These bits are read-only.</span>
        <span class="ident">RBR_A</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],

        <span class="doccomment">/// The Divisor Latch LSB register.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// The value is represented by the low 8 bits of the 16-bit</span>
        <span class="doccomment">/// Baud Divisor.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: These bits are read-only.</span>
        <span class="ident">DLL_A</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `UART_IER_DLAB_0_0` register.</span>
    <span class="kw">pub</span> <span class="ident">UART_IER_DLAB_0_0</span> [
        <span class="doccomment">/// Interrupt Enable for End of Received Data.</span>
        <span class="ident">IE_EORD</span> <span class="ident">OFFSET</span>(<span class="number">5</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Interrupt Enable for Rx FIFO timeout.</span>
        <span class="ident">IE_RX_TIMEOUT</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Interrupt Enable for Modem Status Interrupt.</span>
        <span class="ident">IE_MSI</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Interrupt Enable for Receiver Line Status Interrupt.</span>
        <span class="ident">IE_RXS</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Interrupt Enable for Transmitter Holding Register Empty Interrupt.</span>
        <span class="ident">IE_THR</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Interrupt Enable for Receive Data Interrupt.</span>
        <span class="ident">IE_RHR</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `UART_IIR_FCR_0` register.</span>
    <span class="kw">pub</span> <span class="ident">UART_IIR_FCR_0</span> [
        <span class="doccomment">/// FIFO Mode Status.</span>
        <span class="ident">EN_FIFO</span> <span class="ident">OFFSET</span>(<span class="number">6</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [
            <span class="doccomment">/// 16450 Mode.</span>
            <span class="doccomment">///</span>
            <span class="doccomment">/// This mode disables FIFOs.</span>
            <span class="ident">Mode16450</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="doccomment">/// 16550 Mode.</span>
            <span class="doccomment">///</span>
            <span class="doccomment">/// This mode enables FIFOs.</span>
            <span class="ident">Mode16550</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="ident">RX_TRIG</span> <span class="ident">OFFSET</span>(<span class="number">6</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [
            <span class="ident">FifoCountGreater1</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">FifoCountGreater4</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">FifoCountGreater8</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">FifoCountGreater16</span> <span class="op">=</span> <span class="number">3</span>
        ],

        <span class="ident">TX_TRIG</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [
            <span class="ident">FifoCountGreater16</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">FifoCountGreater8</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">FifoCountGreater4</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">FifoCountGreater1</span> <span class="op">=</span> <span class="number">3</span>
        ],

        <span class="doccomment">/// Whether Encoded Interrupt IDs should be enabled or not.</span>
        <span class="ident">IS_PRI2</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// The DMA mode to use.</span>
        <span class="ident">DMA</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="doccomment">/// DMA Mode 0.</span>
            <span class="doccomment">///</span>
            <span class="doccomment">/// This is the default mode.</span>
            <span class="ident">DmaMode0</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="doccomment">/// DMA Mode 1.</span>
            <span class="ident">DmaMode1</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Whether Encoded Interrupt IDs should be enabled or not.</span>
        <span class="ident">IS_PRI1</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Clears the contents of the transmit FIFO and resets its counter logic to 0.</span>
        <span class="ident">TX_CLR</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="doccomment">/// Indicates that the FIFOs were cleared.</span>
            <span class="ident">NoClear</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="doccomment">/// Indicates that the FIFOs should be cleared or are being cleared right now.</span>
            <span class="ident">Clear</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Whether Encoded Interrupt IDs should be enabled or not.</span>
        <span class="ident">IS_PRI0</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Clears the contents of the receive FIFO and resets the counter logic to 0.</span>
        <span class="ident">RX_CLR</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="doccomment">/// Indicates that the FIFOs were cleared.</span>
            <span class="ident">NoClear</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="doccomment">/// Indicates that the FIFOs should be cleared or are being cleared right now.</span>
            <span class="ident">Clear</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Checks whether an interrupt is pending.</span>
        <span class="ident">IS_STA</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="doccomment">/// An interrupt is pending.</span>
            <span class="ident">IntrPend</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="doccomment">/// No interrupt is pending.</span>
            <span class="ident">NoIntrPend</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Enables the transmit and receive FIFOs.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// This bit should always be enabled.</span>
        <span class="ident">FCR_EN_FIFO</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `UART_LCR_0` register.</span>
    <span class="kw">pub</span> <span class="ident">UART_LCR_0</span> [
        <span class="doccomment">/// Whether the Divisor Latch Access Bit should be enabled.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: Set this bit to allow programming of the DLH and DLM Divisors.</span>
        <span class="ident">DLAB</span> <span class="ident">OFFSET</span>(<span class="number">7</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Whether a BREAK condition should be set.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: The transmitter sends all zeroes to indicate a BREAK.</span>
        <span class="ident">SET_B</span> <span class="ident">OFFSET</span>(<span class="number">6</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Whether parity should be set (forced) to the value in LCR.</span>
        <span class="ident">SET_P</span> <span class="ident">OFFSET</span>(<span class="number">5</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Whether the even parity format should be used for number representation.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: There will always be an even number of 1s in the binary representation.</span>
        <span class="ident">EVEN</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Whether parity should be sent or not.</span>
        <span class="ident">PAR</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Whether 2 stop bits should be transmitted instead of 1.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: The receiver always checks for 1 stop bit.</span>
        <span class="ident">STOP</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// The Word Length size.</span>
        <span class="ident">WD_SIZE</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [
            <span class="doccomment">/// Word length of 5.</span>
            <span class="ident">WordLength5</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="doccomment">/// Word length of 6.</span>
            <span class="ident">WordLength6</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="doccomment">/// Word length of 7.</span>
            <span class="ident">WordLength7</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="doccomment">/// Word length of 8.</span>
            <span class="ident">WordLength8</span> <span class="op">=</span> <span class="number">3</span>
        ]
    ],

    <span class="doccomment">/// Bitfields of the `UART_MCR_0` register.</span>
    <span class="kw">pub</span> <span class="ident">UART_MCR_0</span> [
        <span class="doccomment">/// Whether the old SIR decode path should be used instead of the new one.</span>
        <span class="ident">OLD_SIR_DECODE</span> <span class="ident">OFFSET</span>(<span class="number">10</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Polarity selection bit for RI pin toggling to generate model status interrupt.</span>
        <span class="ident">RI_POLARITY</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [
            <span class="doccomment">/// Interrupt will be generated when RI pin toggles from low to high.</span>
            <span class="ident">LowToHigh</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="doccomment">/// Interrupt will be generated when RI pin toggles from high to low.</span>
            <span class="ident">HighToLow</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="doccomment">/// Interrupt will be generated on RI delta change detection.</span>
            <span class="ident">BothEdges</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="doccomment">/// Reserved.</span>
            <span class="ident">Reserved</span> <span class="op">=</span> <span class="number">3</span>
        ],

        <span class="doccomment">/// Whether the old qualified CTS in TX state machine should be used.</span>
        <span class="ident">DEL_QUAL_CTS_EN</span> <span class="ident">OFFSET</span>(<span class="number">7</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Whether RTS Hardware Flow Control should be enabled.</span>
        <span class="ident">RTS_EN</span> <span class="ident">OFFSET</span>(<span class="number">6</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Whether CTS Hardware Flow Control should be enabled.</span>
        <span class="ident">CTS_EN</span> <span class="ident">OFFSET</span>(<span class="number">5</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Whether internal loop back of Serial Out to In should be enabled.</span>
        <span class="ident">LOOPBK</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// nOUT2 (Not Used).</span>
        <span class="ident">OUT2</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// nOUT1 (Not Used).</span>
        <span class="ident">OUT1</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Whether RTS should be forced to high if RTS hardware flow control wasn&#39;t enabled.</span>
        <span class="ident">RTS</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Whether DTR should be forced to high or not.</span>
        <span class="ident">DTR</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `UART_LSR_0` register.</span>
    <span class="kw">pub</span> <span class="ident">UART_LSR_0</span> [
        <span class="doccomment">/// Whether the RX FIFO is empty.</span>
        <span class="ident">RX_FIFO_EMPTY</span> <span class="ident">OFFSET</span>(<span class="number">9</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Whether the Transmitter FIFO is full.</span>
        <span class="ident">TX_FIFO_FULL</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Denotes a Receive FIFO error, if set to 1.</span>
        <span class="ident">FIFOE</span> <span class="ident">OFFSET</span>(<span class="number">7</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Denotes a Transmit Shift Register empty status, if set to 1.</span>
        <span class="ident">TMTY</span> <span class="ident">OFFSET</span>(<span class="number">6</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Denotes that the Transmit Holding Register is empty, if set to 1.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// This means that data can be written.</span>
        <span class="ident">THRE</span> <span class="ident">OFFSET</span>(<span class="number">5</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Denotes that a BREAK condition was detected on the line, if set to 1.</span>
        <span class="ident">BRK</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Denotes a Framing Error, if set to 1.</span>
        <span class="ident">FERR</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Denotes a Parity Error, if set to 1.</span>
        <span class="ident">PERR</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Denotes a Receiver Overrun Error, if set to 1.</span>
        <span class="ident">OVRF</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Denotes that Receiver Data are in FIFO, if set to 1.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// This means that data are available to read.</span>
        <span class="ident">RDR</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `UART_MSR_0` register.</span>
    <span class="kw">pub</span> <span class="ident">UART_MSR_0</span> [
        <span class="doccomment">/// State of Carrier detect pin.</span>
        <span class="ident">CD</span> <span class="ident">OFFSET</span>(<span class="number">7</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// State of Ring Indicator pin.</span>
        <span class="ident">RI</span> <span class="ident">OFFSET</span>(<span class="number">6</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// State of Data set ready pin.</span>
        <span class="ident">DSR</span> <span class="ident">OFFSET</span>(<span class="number">5</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// State of Clear to send pin.</span>
        <span class="ident">CTS</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Change (Delta) in CD state detected.</span>
        <span class="ident">DCD</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Change (Delta) in RI state detected.</span>
        <span class="ident">DRI</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Change (Delta) in DSR state detected.</span>
        <span class="ident">DDSR</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Change (Delta) in CTS detected.</span>
        <span class="ident">DCTS</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `UART_SPR_0` register.</span>
    <span class="kw">pub</span> <span class="ident">UART_SPR_0</span> [
        <span class="doccomment">/// Scratchpad register (not used internally).</span>
        <span class="ident">SPR_A</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `UART_IRDA_CSR_0` register.</span>
    <span class="kw">pub</span> <span class="ident">UART_IRDA_CSR_0</span> [
        <span class="doccomment">/// Whether SIR coder should be enabled.</span>
        <span class="ident">SIR_A</span> <span class="ident">OFFSET</span>(<span class="number">7</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Controls the Baud Pulse.</span>
        <span class="ident">PWT_A</span> <span class="ident">OFFSET</span>(<span class="number">6</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="doccomment">/// 3/16th Baud Pulse.</span>
            <span class="ident">BaudPulse314</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="doccomment">/// 4/16th Baud Pulse.</span>
            <span class="ident">BaudPulse414</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Inverts the normally inactive high nRTS pin.</span>
        <span class="ident">INVERT_RTS</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Inverts the normally inactive high nCTS pin.</span>
        <span class="ident">INVERT_CTS</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Inverts the normally inactive high TXD pin.</span>
        <span class="ident">INVERT_TXD</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Inverts the normally inactive high RXD pin.</span>
        <span class="ident">INVERT_RXD</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `UART_RX_FIFO_CFG_0` register.</span>
    <span class="kw">pub</span> <span class="ident">UART_RX_FIFO_CFG_0</span> [
        <span class="doccomment">/// Enables the use of `RX_FIFO_TRIG` count, if set to 1.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// This obsoletes `RX_TRIG` when enabled.</span>
        <span class="ident">EN_RX_FIFO_TRIG</span> <span class="ident">OFFSET</span>(<span class="number">7</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Set RX_FIFO trigger level.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// This can be any value from 1 through 32.</span>
        <span class="ident">RX_FIFO_TRIG</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">6</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `UART_MIE_0` register.</span>
    <span class="kw">pub</span> <span class="ident">UART_MIE_0</span> [
        <span class="doccomment">/// Interrupt Enable for Change (Delta) in CD state detected.</span>
        <span class="ident">DCD_INT_EN</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Interrupt Enable for Change (Delta) in RI state detected.</span>
        <span class="ident">DRI_INT_EN</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Interrupt Enable for Change (Delta) in DSR state detected.</span>
        <span class="ident">DDSR_INT_EN</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Interrupt Enable for Change (Delta) in CTS state detected.</span>
        <span class="ident">DCTS_INT_EN</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `UART_VENDOR_STATUS_0_0` register.</span>
    <span class="kw">pub</span> <span class="ident">UART_VENDOR_STATUS_0_0</span> [
        <span class="doccomment">/// The entry in this field reflects the number of current entries in the TX FIFO.</span>
        <span class="ident">TX_FIFO_COUNTER</span> <span class="ident">OFFSET</span>(<span class="number">24</span>) <span class="ident">NUMBITS</span>(<span class="number">6</span>) [],

        <span class="doccomment">/// The entry in this field reflects the number of current entries in the RX FIFO.</span>
        <span class="ident">RX_FIFO_COUNTER</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">6</span>) [],

        <span class="doccomment">/// This bit is set to 1 when write data is issued to the TX FIFO when it</span>
        <span class="doccomment">/// is already full and gets cleared on register read (sticky bit until read).</span>
        <span class="ident">TX_OVERRUN</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// This bit is set to 1 when a read is issued to an empty FIFO and gets</span>
        <span class="doccomment">/// cleared on register read (sticky bit until read).</span>
        <span class="ident">RX_UNDERRUN</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// This bit is set to 1 when the RX path is IDLE.</span>
        <span class="ident">UART_RX_IDLE</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="doccomment">/// The path is busy.</span>
            <span class="ident">Busy</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="doccomment">/// The path is in idle.</span>
            <span class="ident">Idle</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// This bit is set to 1 when the TX path is IDLE.</span>
        <span class="ident">UART_TX_IDLE</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="doccomment">/// The path is busy.</span>
            <span class="ident">Busy</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="doccomment">/// The path is in idle.</span>
            <span class="ident">Idle</span> <span class="op">=</span> <span class="number">1</span>
        ]
    ],

    <span class="doccomment">/// Bitfields of the `UART_ASR_0` register.</span>
    <span class="kw">pub</span> <span class="ident">UART_ASR_0</span> [
        <span class="doccomment">/// This bit is set when the controller finishes counting the clocks between two</span>
        <span class="doccomment">/// successive clock edges after there is a write to ASR with don&#39;t care data.</span>
        <span class="ident">VALID</span> <span class="ident">OFFSET</span>(<span class="number">31</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// This bit is set when there is a write to ASR and is reset when the controller</span>
        <span class="doccomment">/// finishes counting the clock edges between two successive clock edges.</span>
        <span class="ident">BUSY</span> <span class="ident">OFFSET</span>(<span class="number">30</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Shows bits `[15:8]` of the count of clock edges between two successive clock edges.</span>
        <span class="ident">RX_RATE_SENSE_H</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],

        <span class="doccomment">/// Shows bits `[7:0]` of the count of clock edges between two successive clock edges.</span>
        <span class="ident">RX_RATE_SENSE_L</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">7</span>) []
    ]
}

<span class="macro">register_structs!</span> {
    <span class="doccomment">/// Representation of the UART registers.</span>
    <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">non_snake_case</span>)]</span>
    <span class="kw">pub</span> <span class="ident">Registers</span> {
        (<span class="number">0x00</span> =&gt; <span class="kw">pub</span> <span class="ident">UART_THR_DLAB_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">UART_THR_DLAB_0_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x04</span> =&gt; <span class="kw">pub</span> <span class="ident">UART_IER_DLAB_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">UART_IER_DLAB_0_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x08</span> =&gt; <span class="kw">pub</span> <span class="ident">UART_IIR_FCR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">UART_IIR_FCR_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x0C</span> =&gt; <span class="kw">pub</span> <span class="ident">UART_LCR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">UART_LCR_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x10</span> =&gt; <span class="kw">pub</span> <span class="ident">UART_MCR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">UART_MCR_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x14</span> =&gt; <span class="kw">pub</span> <span class="ident">UART_LSR_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">UART_LSR_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x18</span> =&gt; <span class="kw">pub</span> <span class="ident">UART_MSR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">UART_MSR_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x1C</span> =&gt; <span class="kw">pub</span> <span class="ident">UART_SPR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">UART_SPR_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x20</span> =&gt; <span class="kw">pub</span> <span class="ident">UART_IRDA_CSR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">UART_IRDA_CSR_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x24</span> =&gt; <span class="kw">pub</span> <span class="ident">UART_RX_FIFO_CFG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">UART_RX_FIFO_CFG_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x28</span> =&gt; <span class="kw">pub</span> <span class="ident">UART_MIE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">UART_MIE_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x2C</span> =&gt; <span class="kw">pub</span> <span class="ident">UART_VENDOR_STATUS_0_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">UART_VENDOR_STATUS_0_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x30</span> =&gt; <span class="ident">_reserved</span>),
        (<span class="number">0x3C</span> =&gt; <span class="kw">pub</span> <span class="ident">UART_ASR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">UART_ASR_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x40</span> =&gt; @<span class="ident">END</span>),
    }
}

<span class="macro">assert_eq_size!</span>(<span class="ident">Registers</span>, [<span class="ident">u8</span>; <span class="number">0x40</span>]);
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="libtegra" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.63.0-nightly (ca122c7eb 2022-06-13)" ></div>
</body></html>