<!DOCTYPE html>
<html>
<head>
<meta charset="utf-8" /> 
<meta name="viewport" content="width=device-width, initial-scale=1, viewport-fit=cover"> 
<title>Hardcaml: 4.4 Instantiation</title>
<link rel="stylesheet" type="text/css" href="/hardcaml-docs/static/css/katex.min.css">
<link rel="stylesheet" type="text/css" href="/hardcaml-docs/static/main.css">
<link rel="stylesheet" type="text/css" href="/hardcaml-docs/static/css/global-overrides.css">
</head>
<link rel="shortcut icon" href="/hardcaml-docs/favicon.png"type="image/ico"/>
<body class="znai-theme theme-znai-dark">
<script>(function() {
    var themeNameKey = 'znaiTheme';
    var darkThemeName = 'znai-dark';
    var lightThemeName = 'default';

    var znaiTheme = {
        changeHandlers: [],
        addChangeHandler(handler) {
            this.changeHandlers.push(handler);
        },
        removeChangeHandler(handler) {
            var idx = this.changeHandlers.indexOf(handler);
            this.changeHandlers.splice(idx, 1);
        },
        set(name) {
            this.name = name;
            document.body.className = 'znai-theme theme-' + name;

            var idx = 0;
            var len = this.changeHandlers.length;
            for (; idx < len; idx++) {
                this.changeHandlers[idx](name);
            }
        },
        setExplicitly(name) {
            storeThemeName(name);
            this.set(name);
        },
        setExplicitlyIfNotSetAlready(name) {
            const themeName = getStoredThemeName();
            if (themeName) {
                return
            }

            this.setExplicitly(name)
        },
        toggle() {
            this.setExplicitly(this.name === lightThemeName ? darkThemeName : lightThemeName)
        }
    };

    var mediaThemeName = setLightMatchMediaListenerAndGetThemeName()
    var themeName = getStoredThemeName() || mediaThemeName;
    znaiTheme.set(themeName);

    window.znaiTheme = znaiTheme;

    function getStoredThemeName() {
        return localStorage.getItem(themeNameKey);
    }

    function storeThemeName(name) {
        return localStorage.setItem(themeNameKey, name);
    }

    function setLightMatchMediaListenerAndGetThemeName() {
        if (!window.matchMedia) {
            return darkThemeName;
        }

        var lightQuery = window.matchMedia('(prefers-color-scheme: light)');
        lightQuery.addListener(function (e) {
            const newThemeName = e.matches ? lightThemeName : darkThemeName;
            znaiTheme.setExplicitly(newThemeName);
        });

        return lightQuery.matches ? lightThemeName : darkThemeName;
    }
})()</script>
<div id="znai"><div id="znai-initial-page-loading" style="margin: -20px 0 0 -20px; padding: 0 40px 40px 0; width: 100vw; height: 100vh; display: flex; justify-content: center; align-items: center">
    <div></div>
</div><section id="page-content" style="max-width: 640px; margin-left: auto; margin-right: auto;">
<article>
<p>An instantiation creates a placeholder for a named sub circuit with specified input and output ports This placeholder can be later filled in with an implementation it could be a Verilog design a vendor macro or even another Hardcaml circuit Three arguments must be supplied of the sub circuit a list of port names and the signal they should attach to a list of port names and the width of the port The returned type can be queried using to retrieve a signal for an output port returns a map of output name to signal Parameters External hardware designs are often configured using parameters in Verilog or generics in VHDL The optional argument allows them to be specified It takes a list of s Each parameter is specified using a and a with a value Various types are supported including and various bit and vector types associated with Verilog and VHDL etc Instantiation control The optional parameter can provide a label for the specific instantiation of a sub circuit Note that a sub circuit can be instantiated multiple times and each one must have a different label Hardcaml will appropriately mangle labels so they are unique but a human can usually come up with better names and are concepts related to library management in VHDL Hardcaml instantiates in VHDL using the syntax to avoid writing out component declarations By default and are used External IP Instantiations can reference hardware designs written in another hardware description language HDL such as Verilog or VHDL and connect them to a Hardcaml design Such designs contain a hole from Hardcaml s point of view As such it will no longer be possible to simulate them with They can be linked with the external design by an HDL simulator or the Vendor implementation tools In some cases you may be able to leverage to convert a Verilog design to a Hardcaml circuit which can be simulated Hardcaml sub circuits We can also instantiate sub circuits that we actually do have a Hardcaml implementation of This approach is used to describe module hierarchies in Hardcaml Hardcaml can link such designs together allowing them to be simulated # Instantiation create lib string &gt; arch string &gt; instance string &gt; parameters Parameter t list &gt; attributes Hardcaml Rtl_attribute t list &gt; unit &gt; name string &gt; inputs string * Signal t list &gt; outputs string * int list &gt; Instantiation t &lt;fun&gt; name inputs outputs Instantiation output # let the_instantiation let a Signal input a_in 2 in let b Signal input b_in 4 in Instantiation create name my_sub_circuit_name inputs a a b b outputs x 5 y 10 val the_instantiation Instantiation t &lt;abstr&gt; # Instantiation output the_instantiation x Signal t select width 5 range 4 0 data_in instantiation # Instantiation output the_instantiation y Signal t select width 10 range 14 5 data_in instantiation Instantiation outputs # Instantiation outputs the_instantiation Signal t Base Map M Base String t &lt;abstr&gt; parameters Parameter t # let parameter Parameter create name bus_width value Int 3 val parameter Parameter t Hardcaml Parameter name &lt;abstr&gt; value Hardcaml Parameter Value Int 3 name type Int String Bool Real Bit Std_logic_vector instance lib arch entity &lt;lib&gt; module_name &lt;arch&gt; ` work rtl Cyclesim hardcaml_of_verilog</p>
</article>
</section>
<section id="table-of-contents" style="max-width: 640px; margin-left: auto; margin-right: auto;">
<article>
<a href="/hardcaml-docs/introduction/why/">1.1 Why Hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/introduction/installing_with_opam/">1.2 Installing the Opensource Release</a>
</article>

<article>
<a href="/hardcaml-docs/introduction/quick_overview/">1.3 Quick Overview</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/combinational_logic/">2.1 Combinational Logic</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/rom/">2.1.1 ROM</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/mux4/">2.1.2 Mux4</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/priority_encoder/">2.1.3 Priority Encoder</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/parity/">2.1.4 Parity</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/alu/">2.1.5 ALU</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/sequential_logic/">2.2 Sequential Logic</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/jk_flip_flop/">2.2.1 JK Flip Flop</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/t_flip_flop/">2.2.2 T Flip Flop</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/d_flip_flop/">2.2.3 D Flip Flop</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/ring_counter/">2.2.4 Ring Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/mobius_counter/">2.2.5 Mobius Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/modulo_n_counter/">2.2.6 Modulo N Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/gray_counter/">2.2.7 Gray Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/bidirectional_shift_reg/">2.2.8 Bidirectional Shift Register</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/single_port_ram/">2.2.9 Single Port RAM</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/sync_fifo/">2.2.10 Synchronous FIFO</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/circuits/">2.3 Circuits</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/rtl_generation/">2.4 RTL Generation</a>
</article>

<article>
<a href="/hardcaml-docs/simulating-circuits/simulation/">3.1 Simulating with Cyclesim</a>
</article>

<article>
<a href="/hardcaml-docs/simulating-circuits/waveforms/">3.2 Waveforms</a>
</article>

<article>
<a href="/hardcaml-docs/simulating-circuits/waveterm_interactive_viewer/">3.3 Interactive Viewer</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/naming/">4.1 Naming</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/always/">4.2 Always DSL</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/binary_coded_decimal/">4.2.1 BCD Conversion</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/cylon_eye/">4.2.2 Cylon Eye</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/state_machine_always_api/">4.3 Designing State Machines</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/sequence_detector/">4.3.1 Sequence Detector</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/double_dabble/">4.3.2 Double Dabble</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/instantiation/">4.4 Instantiation</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/structural/">4.5 Working with Structural</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/conversion-to-rtl/">4.6 How Hardcaml Converts Signals</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/hardcaml_interfaces/">5.1 Hardcaml Interfaces</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/interfaces_with_ppx_hardcaml/">5.2 Interfaces with ppx_hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/module_interfaces/">5.3 Module Interfaces</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/simulating_with_interfaces/">5.4 Simulating with Interfaces</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/enums_in_hardcaml/">5.5 Enums in Hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/typed_alu/">5.5.1 Typed ALU</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/scopes/">5.6 Scopes</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/module_hierarchies/">5.7 Module Hierarchies</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/naming_with_ppx_hardcaml/">5.8 Naming with ppx_hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/examples/counter/">6.1 Counter</a>
</article>

<article>
<a href="/hardcaml-docs/examples/serial_multiplier/">6.2 Serial Multipler</a>
</article>

<article>
<a href="/hardcaml-docs/examples/fibonacci_numbers/">6.3 Fibonacci Numbers</a>
</article>

<article>
<a href="/hardcaml-docs/examples/fft/">6.4 FFT</a>
</article>

<article>
<a href="/hardcaml-docs/examples/binary_search/">6.5 Binary Search</a>
</article>

<article>
<a href="/hardcaml-docs/examples/quicksort/">6.6 Quicksort</a>
</article>

<article>
<a href="/hardcaml-docs/libraries/high_performance_simulation_backends/">7.1 High Performance Simulation Backends</a>
</article>
</section>
</div>
<script type="text/javascript" src="/hardcaml-docs/footer.js"></script>
<script type="text/javascript" src="/hardcaml-docs/toc.js"></script>
<script type="text/javascript" src="/hardcaml-docs/assets.js"></script>
<script type="module" src="/hardcaml-docs/static/main.js"></script>
<script type="module" src="/hardcaml-docs/search-index.js"></script>
<script type="module">
document.getElementById('znai').innerHTML = '';
/*<!--*/
window.ReactDOM.render(React.createElement(Documentation, {
  "docMeta" : {
    "viewOn" : {
      "link" : "https://github.com/janestreet/hardcaml",
      "title" : "View Source"
    },
    "id" : "hardcaml-docs",
    "title" : "Hardcaml",
    "type" : "",
    "previewEnabled" : false
  },
  "page" : {
    "type" : "Page",
    "content" : [ {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "An",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "url" : "https://ocaml.org/p/hardcaml/latest/doc/Hardcaml/Instantiation/index.html",
        "isFile" : false,
        "type" : "Link",
        "content" : [ {
          "text" : "instantiation",
          "type" : "SimpleText"
        } ]
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "creates a placeholder for a named sub-circuit with specified input and output ports.",
        "type" : "SimpleText"
      } ]
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "This placeholder can be later filled in with an implementation -- it could be a Verilog",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "design, a vendor macro or even another Hardcaml circuit.",
        "type" : "SimpleText"
      } ]
    }, {
      "lang" : "ocaml",
      "snippet" : "# Instantiation.create;;\n- : ?lib:string ->\n    ?arch:string ->\n    ?instance:string ->\n    ?parameters:Parameter.t list ->\n    ?attributes:Hardcaml.Rtl_attribute.t list ->\n    unit ->\n    name:string ->\n    inputs:(string * Signal.t) list ->\n    outputs:(string * int) list -> Instantiation.t\n= <fun>",
      "lineNumber" : "",
      "type" : "Snippet"
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "Three arguments must be supplied",
        "type" : "SimpleText"
      } ]
    }, {
      "bulletMarker" : "-",
      "tight" : true,
      "type" : "BulletList",
      "content" : [ {
        "type" : "ListItem",
        "content" : [ {
          "type" : "Paragraph",
          "content" : [ {
            "code" : "name",
            "type" : "InlinedCode"
          }, {
            "text" : " of the sub-circuit.",
            "type" : "SimpleText"
          } ]
        } ]
      }, {
        "type" : "ListItem",
        "content" : [ {
          "type" : "Paragraph",
          "content" : [ {
            "code" : "inputs",
            "type" : "InlinedCode"
          }, {
            "text" : " a list of port names and the signal they should attach to.",
            "type" : "SimpleText"
          } ]
        } ]
      }, {
        "type" : "ListItem",
        "content" : [ {
          "type" : "Paragraph",
          "content" : [ {
            "code" : "outputs",
            "type" : "InlinedCode"
          }, {
            "text" : " a list of port names and the width of the port.",
            "type" : "SimpleText"
          } ]
        } ]
      } ]
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "The returned type can be queried using ",
        "type" : "SimpleText"
      }, {
        "code" : "Instantiation.output",
        "type" : "InlinedCode"
      }, {
        "text" : " to retrieve a signal for an",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "output port.",
        "type" : "SimpleText"
      } ]
    }, {
      "lang" : "ocaml",
      "snippet" : "# let the_instantiation =\n    let a = Signal.input \"a_in\" 2 in\n    let b = Signal.input \"b_in\" 4 in\n    Instantiation.create\n      ~name:\"my_sub_circuit_name\"\n      ~inputs:[ (\"a\", a) ; (\"b\", b) ]\n      ~outputs:[ (\"x\", 5); (\"y\", 10) ]\n      ()\nval the_instantiation : Instantiation.t = <abstr>\n# Instantiation.output the_instantiation \"x\"\n- : Signal.t = (select (width 5) (range (4 0)) (data_in instantiation))\n# Instantiation.output the_instantiation \"y\"\n- : Signal.t = (select (width 10) (range (14 5)) (data_in instantiation))",
      "lineNumber" : "",
      "type" : "Snippet"
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "code" : "Instantiation.outputs",
        "type" : "InlinedCode"
      }, {
        "text" : " returns a map of output name to signal.",
        "type" : "SimpleText"
      } ]
    }, {
      "lang" : "ocaml",
      "snippet" : "# Instantiation.outputs the_instantiation\n- : Signal.t Base.Map.M(Base.String).t = <abstr>",
      "lineNumber" : "",
      "type" : "Snippet"
    }, {
      "id" : "parameters",
      "additionalIds" : [ ],
      "level" : 2,
      "title" : "Parameters",
      "type" : "SubHeading"
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "External hardware designs are often configured using parameters (in Verilog) or generics",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "(in VHDL).",
        "type" : "SimpleText"
      } ]
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "The optional ",
        "type" : "SimpleText"
      }, {
        "code" : "parameters",
        "type" : "InlinedCode"
      }, {
        "text" : " argument allows them to be specified. It takes a list of",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "code" : "Parameter.t",
        "type" : "InlinedCode"
      }, {
        "text" : "s.",
        "type" : "SimpleText"
      } ]
    }, {
      "lang" : "ocaml",
      "snippet" : "# let parameter = Parameter.create ~name:\"bus_width\" ~value:(Int 3)\nval parameter : Parameter.t =\n  {Hardcaml.Parameter.name = <abstr>; value = Hardcaml.Parameter.Value.Int 3}",
      "lineNumber" : "",
      "type" : "Snippet"
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "Each parameter is specified using a ",
        "type" : "SimpleText"
      }, {
        "code" : "name",
        "type" : "InlinedCode"
      }, {
        "text" : " and a ",
        "type" : "SimpleText"
      }, {
        "code" : "type",
        "type" : "InlinedCode"
      }, {
        "text" : " with a value. Various",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "url" : "https://ocaml.org/p/hardcaml/latest/doc/Hardcaml/Parameter/Value/index.html",
        "isFile" : false,
        "type" : "Link",
        "content" : [ {
          "text" : "types",
          "type" : "SimpleText"
        } ]
      }, {
        "text" : " are",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "supported including ",
        "type" : "SimpleText"
      }, {
        "code" : "Int",
        "type" : "InlinedCode"
      }, {
        "text" : ", ",
        "type" : "SimpleText"
      }, {
        "code" : "String",
        "type" : "InlinedCode"
      }, {
        "text" : ", ",
        "type" : "SimpleText"
      }, {
        "code" : "Bool",
        "type" : "InlinedCode"
      }, {
        "text" : ", ",
        "type" : "SimpleText"
      }, {
        "code" : "Real",
        "type" : "InlinedCode"
      }, {
        "text" : " and various bit and vector types",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "associated with Verilog and VHDL - ",
        "type" : "SimpleText"
      }, {
        "code" : "Bit",
        "type" : "InlinedCode"
      }, {
        "text" : ", ",
        "type" : "SimpleText"
      }, {
        "code" : "Std_logic_vector",
        "type" : "InlinedCode"
      }, {
        "text" : " etc.",
        "type" : "SimpleText"
      } ]
    }, {
      "id" : "instantiation-control",
      "additionalIds" : [ ],
      "level" : 2,
      "title" : "Instantiation control",
      "type" : "SubHeading"
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "The optional ",
        "type" : "SimpleText"
      }, {
        "code" : "instance",
        "type" : "InlinedCode"
      }, {
        "text" : " parameter can provide a label for the specific instantiation of a",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "sub-circuit. Note that a sub-circuit can be instantiated multiple times and each one must",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "have a different label. Hardcaml will appropriately mangle labels so they are unique, but",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "a human can usually come up with better names.",
        "type" : "SimpleText"
      } ]
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "code" : "lib",
        "type" : "InlinedCode"
      }, {
        "text" : " and ",
        "type" : "SimpleText"
      }, {
        "code" : "arch",
        "type" : "InlinedCode"
      }, {
        "text" : " are concepts related to library management in VHDL. Hardcaml instantiates",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "in VHDL using the syntax",
        "type" : "SimpleText"
      } ]
    }, {
      "lang" : "",
      "snippet" : "entity <lib>.module_name(<arch>)`",
      "lineNumber" : "",
      "type" : "Snippet"
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "to avoid writing out component declarations. By default ",
        "type" : "SimpleText"
      }, {
        "code" : "work",
        "type" : "InlinedCode"
      }, {
        "text" : " and ",
        "type" : "SimpleText"
      }, {
        "code" : "rtl",
        "type" : "InlinedCode"
      }, {
        "text" : " are used.",
        "type" : "SimpleText"
      } ]
    }, {
      "id" : "external-ip",
      "additionalIds" : [ ],
      "level" : 2,
      "title" : "External IP",
      "type" : "SubHeading"
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "Instantiations can reference hardware designs written in another hardware description",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "language (HDL) such as Verilog or VHDL and connect them to a Hardcaml design.",
        "type" : "SimpleText"
      } ]
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "Such designs contain a hole from Hardcaml's point of view. As such it will no longer be",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "possible to simulate them with ",
        "type" : "SimpleText"
      }, {
        "code" : "Cyclesim",
        "type" : "InlinedCode"
      }, {
        "text" : ".",
        "type" : "SimpleText"
      } ]
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "They can be ",
        "type" : "SimpleText"
      }, {
        "type" : "Emphasis",
        "content" : [ {
          "text" : "linked",
          "type" : "SimpleText"
        } ]
      }, {
        "text" : " with the external design by an HDL simulator or the Vendor",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "implementation tools.",
        "type" : "SimpleText"
      } ]
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "In some cases, you may be able to leverage",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "url" : "http://github.com/janestreet/hardcaml_of_verilog",
        "isFile" : false,
        "type" : "Link",
        "content" : [ {
          "code" : "hardcaml_of_verilog",
          "type" : "InlinedCode"
        } ]
      }, {
        "text" : " to convert a",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "Verilog design to a Hardcaml circuit which can be simulated.",
        "type" : "SimpleText"
      } ]
    }, {
      "id" : "hardcaml-sub-circuits",
      "additionalIds" : [ ],
      "level" : 2,
      "title" : "Hardcaml sub-circuits",
      "type" : "SubHeading"
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "We can also instantiate sub-circuits that we actually do have a Hardcaml implementation",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "of. This approach is used to describe ",
        "type" : "SimpleText"
      }, {
        "url" : "/hardcaml-docs/using-interfaces/module_hierarchies",
        "isFile" : false,
        "type" : "Link",
        "content" : [ {
          "text" : "module hierarchies",
          "type" : "SimpleText"
        } ]
      }, {
        "text" : " in",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "Hardcaml.",
        "type" : "SimpleText"
      } ]
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "Hardcaml can link such designs together allowing them to be simulated.",
        "type" : "SimpleText"
      } ]
    } ],
    "lastModifiedTime" : 1750709444365,
    "tocItem" : {
      "chapterTitle" : "More On Circuit Design",
      "pageTitle" : "4.4 Instantiation",
      "pageMeta" : {
        "parent" : [ "more_design.mdx" ],
        "title" : [ "4.4 Instantiation" ],
        "uuid" : [ "f4593ef9-be16-306e-b76f-720dc5c061bf" ]
      },
      "dirName" : "more-on-circuit-design",
      "fileName" : "instantiation",
      "fileExtension" : "md",
      "viewOnRelativePath" : null,
      "pageSectionIdTitles" : [ ]
    }
  }
}), document.getElementById("znai"));
/*-->*/

</script>

</body>
</html>
