
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000089                       # Number of seconds simulated
sim_ticks                                    89336000                       # Number of ticks simulated
final_tick                                   89336000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134099                       # Simulator instruction rate (inst/s)
host_op_rate                                   136939                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                8092720                       # Simulator tick rate (ticks/s)
host_mem_usage                                 723280                       # Number of bytes of host memory used
host_seconds                                    11.04                       # Real time elapsed on the host
sim_insts                                     1480319                       # Number of instructions simulated
sim_ops                                       1511670                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         39040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         63232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             172544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        39040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         6528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            6528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data            988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           102                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                102                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        437001881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        707799767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         36536223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         13611534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst         36536223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         13611534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst         36536223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         14327931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst         36536223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         13611534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst         36536223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         14327931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst         37969016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         15760724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst         37252619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         17909913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst         37969016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         17909913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst         37252619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         16477120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst         38685412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         15044327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst         39401809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         16477120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst         37969016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         15760724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst         37252619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         15760724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst         35103430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         13611534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst         35819826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         15044327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1931405033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    437001881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     36536223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst     36536223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst     36536223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst     36536223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst     36536223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst     37969016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst     37252619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst     37969016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst     37252619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst     38685412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst     39401809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst     37969016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst     37252619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst     35103430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst     35819826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        994358377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        73072446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             73072446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        73072446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       437001881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       707799767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        36536223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        13611534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst        36536223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        13611534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst        36536223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        14327931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst        36536223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        13611534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst        36536223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        14327931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst        37969016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        15760724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst        37252619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        17909913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst        37969016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        17909913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst        37252619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        16477120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst        38685412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        15044327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst        39401809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        16477120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst        37969016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        15760724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst        37252619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        15760724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst        35103430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        13611534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst        35819826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        15044327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2004477478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2697                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        102                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2697                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      102                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 168448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  172608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6528                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     65                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           16                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               27                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        25                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      89327500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2697                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  102                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     41                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    367.412527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   199.266069                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   383.293994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          187     40.39%     40.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           83     17.93%     58.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           36      7.78%     66.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      4.32%     70.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      2.81%     73.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      2.59%     75.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      2.16%     77.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.51%     79.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           95     20.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          463                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     410.750000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    175.206321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    557.389376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.917940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev             2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     91486000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               140836000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   13160000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34759.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53509.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1885.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        48.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1932.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     73.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2168                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      58                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      31914.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3046680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1662375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                17877600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 265680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              5594160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             57083220                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1472250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               87001965                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1012.725304                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      1876250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      81186250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   332640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   181500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1770600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 174960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              5594160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             41452110                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             15183750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               64689720                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            753.005020                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     25542500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2860000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      58063500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                 21793                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           19153                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            1154                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              18425                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 14842                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           80.553596                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                  1025                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                549                       # Number of system calls
system.cpu00.numCycles                         178673                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            34804                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                       188715                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                     21793                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            15867                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      106593                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2465                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                   21294                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 640                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           142633                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.452160                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.742363                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 105439     73.92%     73.92% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   2954      2.07%     75.99% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   3476      2.44%     78.43% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                   2277      1.60%     80.03% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                   4742      3.32%     83.35% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                   1506      1.06%     84.41% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                   4799      3.36%     87.77% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                   4423      3.10%     90.87% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  13017      9.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             142633                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.121971                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.056203                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  22563                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles               92304                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   11528                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               15313                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  925                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1133                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 317                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts               190773                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1190                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  925                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  28088                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  7718                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        14590                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                   21109                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles               70203                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts               187909                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                  32                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                32100                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                  250                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents                35987                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            224073                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups              926402                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups         289907                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              187592                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  36481                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              176                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          175                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                   75467                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads              29480                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             23724                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             701                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            456                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   184359                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               328                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  161508                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            2425                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         28565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       114606                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           98                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       142633                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.132333                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.972623                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             59276     41.56%     41.56% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1              5206      3.65%     45.21% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             78151     54.79%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        142633                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu               96593     59.81%     59.81% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              17727     10.98%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.78% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead              25871     16.02%     86.80% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             21314     13.20%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               161508                       # Type of FU issued
system.cpu00.iq.rate                         0.903931                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           468018                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          213253                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       160105                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                56                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               161480                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    28                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads             76                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         5291                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         2803                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads           41                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  925                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  3930                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                1671                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts            184695                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts              88                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts               29480                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts              23724                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              163                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                1636                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           29                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          344                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          541                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                885                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              160905                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts               25560                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             603                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           8                       # number of nop insts executed
system.cpu00.iew.exec_refs                      46730                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                  15349                       # Number of branches executed
system.cpu00.iew.exec_stores                    21170                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.900556                       # Inst execution rate
system.cpu00.iew.wb_sent                       160367                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      160133                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  118059                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  250872                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.896235                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.470595                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         28576                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           230                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             847                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       138457                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.127585                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.857491                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        76854     55.51%     55.51% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        19981     14.43%     69.94% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        27459     19.83%     89.77% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         3882      2.80%     92.57% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4          694      0.50%     93.08% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         1005      0.73%     93.80% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6         3360      2.43%     96.23% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          160      0.12%     96.34% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8         5062      3.66%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       138457                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             141907                       # Number of instructions committed
system.cpu00.commit.committedOps               156122                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                        45110                       # Number of memory references committed
system.cpu00.commit.loads                       24189                       # Number of loads committed
system.cpu00.commit.membars                       122                       # Number of memory barriers committed
system.cpu00.commit.branches                    14619                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  142145                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                364                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu          93368     59.80%     59.80% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         17641     11.30%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     71.10% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     71.11% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     71.11% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.11% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.11% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead         24189     15.49%     86.60% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        20921     13.40%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          156122                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                5062                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                     317416                       # The number of ROB reads
system.cpu00.rob.rob_writes                    373584                       # The number of ROB writes
system.cpu00.timesIdled                           404                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         36040                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                    141907                       # Number of Instructions Simulated
system.cpu00.committedOps                      156122                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.259085                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.259085                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.794227                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.794227                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                 243128                       # number of integer regfile reads
system.cpu00.int_regfile_writes                115701                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                  557797                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                  76554                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 48322                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements             157                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         520.922569                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             34266                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             806                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           42.513648                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   520.922569                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.508713                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.508713                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          649                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          619                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.633789                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           93232                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          93232                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data        24915                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         24915                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         9245                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         9245                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            3                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           50                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           51                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data        34160                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          34160                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data        34163                       # number of overall hits
system.cpu00.dcache.overall_hits::total         34163                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          324                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          324                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        11524                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        11524                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        11848                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        11848                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        11848                       # number of overall misses
system.cpu00.dcache.overall_misses::total        11848                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     18763499                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     18763499                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    605178967                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    605178967                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       139750                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       139750                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        37499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    623942466                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    623942466                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    623942466                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    623942466                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data        25239                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        25239                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        20769                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        20769                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data        46008                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        46008                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data        46011                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        46011                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.012837                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.012837                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.554865                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.554865                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.257520                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.257520                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.257504                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.257504                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 57912.033951                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 57912.033951                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 52514.662183                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 52514.662183                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 34937.500000                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 34937.500000                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 12499.666667                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 12499.666667                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 52662.260804                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 52662.260804                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 52662.260804                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 52662.260804                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          464                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              15                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    30.933333                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks          102                       # number of writebacks
system.cpu00.dcache.writebacks::total             102                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data          138                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        10710                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        10710                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        10848                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        10848                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        10848                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        10848                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          186                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          186                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          814                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          814                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data         1000                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total         1000                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data         1000                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total         1000                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     11328500                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     11328500                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     44845505                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     44845505                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       126750                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       126750                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     56174005                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     56174005                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     56174005                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     56174005                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.007370                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.007370                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.039193                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.039193                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.021735                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.021735                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.021734                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.021734                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 60905.913978                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 60905.913978                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 55092.757985                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 55092.757985                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 31687.500000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31687.500000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 56174.005000                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 56174.005000                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 56174.005000                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 56174.005000                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             235                       # number of replacements
system.cpu00.icache.tags.tagsinuse         293.599292                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             20511                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             610                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           33.624590                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   293.599292                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.573436                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.573436                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           43198                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          43198                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst        20511                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         20511                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst        20511                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          20511                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst        20511                       # number of overall hits
system.cpu00.icache.overall_hits::total         20511                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          783                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          783                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          783                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          783                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          783                       # number of overall misses
system.cpu00.icache.overall_misses::total          783                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     44937250                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     44937250                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     44937250                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     44937250                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     44937250                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     44937250                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst        21294                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        21294                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst        21294                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        21294                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst        21294                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        21294                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.036771                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.036771                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.036771                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.036771                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.036771                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.036771                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 57391.123883                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 57391.123883                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 57391.123883                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 57391.123883                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 57391.123883                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 57391.123883                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          172                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          172                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          172                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          172                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          172                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          172                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          611                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          611                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          611                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          611                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          611                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          611                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     35324750                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     35324750                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     35324750                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     35324750                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     35324750                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     35324750                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.028694                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.028694                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.028694                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.028694                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.028694                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.028694                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 57814.648118                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 57814.648118                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 57814.648118                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 57814.648118                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 57814.648118                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 57814.648118                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 13230                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           12717                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             252                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              11462                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                  9433                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           82.298028                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   209                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          64170                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            13862                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       117070                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     13230                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches             9642                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       44292                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   575                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   12356                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            58481                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.037841                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.119215                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  37930     64.86%     64.86% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   1893      3.24%     68.10% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   1108      1.89%     69.99% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   1796      3.07%     73.06% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   1282      2.19%     75.25% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   1398      2.39%     77.64% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   1317      2.25%     79.90% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   4398      7.52%     87.42% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   7359     12.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              58481                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.206171                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.824373                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   6444                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               37357                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                    2731                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles               11689                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  260                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                238                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               111818                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 102                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  260                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  10066                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  5635                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         1932                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   10704                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles               29884                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               110801                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                28576                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                  276                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands            158552                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              544016                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         174379                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps              142895                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  15655                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               56                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           55                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                   56183                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              25761                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              1342                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             560                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            160                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   109708                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded                89                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  102924                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             887                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         10608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        47189                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        58481                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.759956                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.632243                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              6354     10.87%     10.87% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              1330      2.27%     13.14% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             50797     86.86%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         58481                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               61415     59.67%     59.67% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult              14404     13.99%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.67% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              26089     25.35%     99.01% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              1016      0.99%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               102924                       # Type of FU issued
system.cpu01.iq.rate                         1.603927                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           265214                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          120412                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       100137                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               102924                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         2523                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          392                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         2334                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  260                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  1993                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                 595                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            109800                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              12                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               25761                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               1342                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               41                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   30                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 530                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          159                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                236                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              102717                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               25920                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             205                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                      26925                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  11110                       # Number of branches executed
system.cpu01.iew.exec_stores                     1005                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.600701                       # Inst execution rate
system.cpu01.iew.wb_sent                       100184                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      100137                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   86639                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  149906                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     1.560496                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.577956                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts         10534                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls            70                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             225                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        57004                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.740036                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.263661                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        18855     33.08%     33.08% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        18005     31.59%     64.66% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         8690     15.24%     79.91% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         4021      7.05%     86.96% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4          231      0.41%     87.37% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         2159      3.79%     91.15% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6           69      0.12%     91.27% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          184      0.32%     91.60% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         4790      8.40%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        57004                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              98169                       # Number of instructions committed
system.cpu01.commit.committedOps                99189                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        24188                       # Number of memory references committed
system.cpu01.commit.loads                       23238                       # Number of loads committed
system.cpu01.commit.membars                        38                       # Number of memory barriers committed
system.cpu01.commit.branches                    10993                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   88353                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                 97                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          60598     61.09%     61.09% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult         14403     14.52%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.61% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         23238     23.43%     99.04% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite          950      0.96%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           99189                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                4790                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     161573                       # The number of ROB reads
system.cpu01.rob.rob_writes                    221002                       # The number of ROB writes
system.cpu01.timesIdled                            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          5689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     114502                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     98169                       # Number of Instructions Simulated
system.cpu01.committedOps                       99189                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.653669                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.653669                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.529827                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.529827                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 160800                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 79552                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                  378303                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                  64645                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                 25929                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements               0                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          63.058797                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             23880                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             257                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           92.918288                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    63.058797                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.061581                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.061581                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          257                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.250977                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           49303                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          49303                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        22989                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         22989                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          892                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          892                       # number of WriteReq hits
system.cpu01.dcache.demand_hits::cpu01.data        23881                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          23881                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        23881                       # number of overall hits
system.cpu01.dcache.overall_hits::total         23881                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data          572                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          572                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data           51                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            3                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            5                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            3                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data          623                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          623                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data          626                       # number of overall misses
system.cpu01.dcache.overall_misses::total          626                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data     21735542                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total     21735542                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      4220246                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      4220246                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        98501                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        98501                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        37500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data     25955788                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total     25955788                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data     25955788                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total     25955788                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        23561                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        23561                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data          943                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          943                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        24504                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        24504                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        24507                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        24507                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.024277                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.024277                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.054083                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.054083                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data            1                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.025424                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.025424                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.025544                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.025544                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 37999.199301                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 37999.199301                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 82749.921569                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 82749.921569                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 19700.200000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 19700.200000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data        12500                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 41662.581059                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 41662.581059                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 41462.920128                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 41462.920128                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         3181                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          157                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             193                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    16.481865                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          157                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data          327                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total          327                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data           28                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data          355                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total          355                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data          355                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total          355                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          245                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          245                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data           23                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            5                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data          268                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total          268                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data          269                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total          269                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data      9322719                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total      9322719                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data      1329502                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total      1329502                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        74250                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        74250                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        82999                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        82999                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     10652221                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     10652221                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     10726471                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     10726471                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.010399                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.010399                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.024390                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.024390                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.010937                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.010937                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.010976                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.010976                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 38051.914286                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 38051.914286                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 57804.434783                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 57804.434783                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data        74250                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total        74250                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 16599.800000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16599.800000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         9500                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 39747.093284                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 39747.093284                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 39875.356877                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 39875.356877                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          15.837009                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             12285                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          240.882353                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    15.837009                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.030932                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.030932                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           24763                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          24763                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        12285                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         12285                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        12285                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          12285                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        12285                       # number of overall hits
system.cpu01.icache.overall_hits::total         12285                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           71                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           71                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           71                       # number of overall misses
system.cpu01.icache.overall_misses::total           71                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      7055250                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      7055250                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      7055250                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      7055250                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      7055250                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      7055250                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        12356                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        12356                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        12356                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        12356                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        12356                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        12356                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.005746                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.005746                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.005746                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.005746                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.005746                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.005746                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 99369.718310                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 99369.718310                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 99369.718310                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 99369.718310                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 99369.718310                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 99369.718310                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs          197                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs    98.500000                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           20                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           20                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           20                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           51                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           51                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           51                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      5607500                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      5607500                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      5607500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      5607500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      5607500                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      5607500                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.004128                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.004128                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.004128                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.004128                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.004128                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.004128                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 109950.980392                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 109950.980392                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 109950.980392                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 109950.980392                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 109950.980392                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 109950.980392                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 13383                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           12852                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             255                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              11422                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  9517                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           83.321660                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   219                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          63668                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            13949                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       117768                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     13383                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             9736                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       44236                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   581                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   12390                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            58497                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.050242                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.129421                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  37894     64.78%     64.78% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   1870      3.20%     67.98% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   1096      1.87%     69.85% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   1785      3.05%     72.90% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   1296      2.22%     75.12% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   1366      2.34%     77.45% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   1332      2.28%     79.73% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   4354      7.44%     87.17% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   7504     12.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              58497                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.210200                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.849720                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   6477                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               37229                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    2768                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles               11760                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  263                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                246                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               112574                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  263                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  10146                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  4565                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         2770                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   10767                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles               29986                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               111528                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                28556                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  392                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands            159698                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              547489                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         175328                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps              143954                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  15743                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               70                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           70                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   56453                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              25874                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              1385                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             548                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            160                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   110428                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               102                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  102953                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             921                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         10740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        47847                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        58497                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.759971                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.634296                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              6432     11.00%     11.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              1177      2.01%     13.01% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2             50888     86.99%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         58497                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               61905     60.13%     60.13% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult              14404     13.99%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.12% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              25612     24.88%     99.00% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              1032      1.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               102953                       # Type of FU issued
system.cpu02.iq.rate                         1.617029                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           265322                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          121277                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       100726                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               102953                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         2553                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          418                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked         1766                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  263                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  1527                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                 254                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            110533                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              10                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               25874                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               1385                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               54                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                 220                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          161                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                238                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              102738                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               25441                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             213                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                      26460                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  11251                       # Number of branches executed
system.cpu02.iew.exec_stores                     1019                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.613652                       # Inst execution rate
system.cpu02.iew.wb_sent                       100772                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      100726                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   87263                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  151321                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     1.582051                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.576675                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts         10679                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            82                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             228                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        56996                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.750825                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.262939                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        18537     32.52%     32.52% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        18206     31.94%     64.47% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         8688     15.24%     79.71% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         4100      7.19%     86.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          255      0.45%     87.35% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         2156      3.78%     91.13% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6           73      0.13%     91.26% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          178      0.31%     91.57% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         4803      8.43%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        56996                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              98765                       # Number of instructions committed
system.cpu02.commit.committedOps                99790                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        24288                       # Number of memory references committed
system.cpu02.commit.loads                       23321                       # Number of loads committed
system.cpu02.commit.membars                        38                       # Number of memory barriers committed
system.cpu02.commit.branches                    11137                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   88811                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                 98                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          61099     61.23%     61.23% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult         14403     14.43%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.66% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         23321     23.37%     99.03% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite          967      0.97%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           99790                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                4803                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     162298                       # The number of ROB reads
system.cpu02.rob.rob_writes                    222504                       # The number of ROB writes
system.cpu02.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          5171                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     115004                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     98765                       # Number of Instructions Simulated
system.cpu02.committedOps                       99790                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.644641                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.644641                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.551250                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.551250                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 160844                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 79796                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                  378666                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                  65422                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                 26059                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   68                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements               0                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          64.194242                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             23976                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             257                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           93.291829                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    64.194242                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.062690                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.062690                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          257                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          250                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.250977                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           49508                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          49508                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        23080                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         23080                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          897                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          897                       # number of WriteReq hits
system.cpu02.dcache.demand_hits::cpu02.data        23977                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          23977                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        23977                       # number of overall hits
system.cpu02.dcache.overall_hits::total         23977                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data          557                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          557                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data           51                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            3                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           17                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            5                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data          608                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          608                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data          611                       # number of overall misses
system.cpu02.dcache.overall_misses::total          611                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     17601299                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     17601299                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      4079976                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      4079976                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       322492                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       322492                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        37500                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        48500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        48500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data     21681275                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total     21681275                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data     21681275                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total     21681275                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        23637                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        23637                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data          948                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          948                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        24585                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        24585                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        24588                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        24588                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.023565                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.023565                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.053797                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.053797                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data            1                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.024731                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.024731                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.024850                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.024850                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 31600.177738                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 31600.177738                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 79999.529412                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 79999.529412                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 18970.117647                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 18970.117647                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         7500                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 35659.991776                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 35659.991776                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 35484.901800                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 35484.901800                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2194                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          208                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             190                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    11.547368                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          208                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data          311                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total          311                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data           28                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data          339                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total          339                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data          339                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total          339                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          246                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          246                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data           23                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           17                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            5                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          269                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          269                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          270                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          270                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data      7241835                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total      7241835                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      1288012                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      1288012                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data       118500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total       118500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       264508                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       264508                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        42500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        42500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data      8529847                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total      8529847                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data      8648347                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total      8648347                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.010407                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.010407                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.024262                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.024262                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.010942                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.010942                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.010981                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.010981                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 29438.353659                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 29438.353659                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 56000.521739                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 56000.521739                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data       118500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total       118500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 15559.294118                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15559.294118                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         5700                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         5700                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 31709.468401                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 31709.468401                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 32030.914815                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 32030.914815                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          15.758908                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             12317                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          241.509804                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    15.758908                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.030779                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.030779                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           24831                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          24831                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        12317                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         12317                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        12317                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          12317                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        12317                       # number of overall hits
system.cpu02.icache.overall_hits::total         12317                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           73                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           73                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           73                       # number of overall misses
system.cpu02.icache.overall_misses::total           73                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      7016000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      7016000                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      7016000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      7016000                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      7016000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      7016000                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        12390                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        12390                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        12390                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        12390                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        12390                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        12390                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.005892                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.005892                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.005892                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.005892                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.005892                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.005892                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 96109.589041                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 96109.589041                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 96109.589041                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 96109.589041                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 96109.589041                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 96109.589041                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs          149                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    74.500000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           22                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           22                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           22                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           51                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           51                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           51                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      5235750                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      5235750                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      5235750                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      5235750                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      5235750                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      5235750                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.004116                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.004116                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.004116                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.004116                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 102661.764706                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 102661.764706                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 102661.764706                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 102661.764706                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 102661.764706                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 102661.764706                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 13338                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           12827                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             249                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              11849                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  9497                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           80.150224                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   209                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          63345                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            14002                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       117496                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     13338                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             9706                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       43944                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   573                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   12340                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            58254                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.052666                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.133441                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  37767     64.83%     64.83% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   1849      3.17%     68.01% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   1068      1.83%     69.84% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   1750      3.00%     72.84% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   1301      2.23%     75.08% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   1338      2.30%     77.37% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   1349      2.32%     79.69% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   4303      7.39%     87.08% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   7529     12.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              58254                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.210561                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.854858                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   6441                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               37049                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    2725                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles               11780                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  259                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                235                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               112387                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  259                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  10127                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  4509                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         2796                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   10734                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles               29829                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               111380                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   1                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                28522                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  267                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands            159602                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              546777                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         175204                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps              143907                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  15684                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               66                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           66                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                   56590                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              25842                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              1350                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             499                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            140                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   110307                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                93                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  102810                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             906                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         10608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        47692                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        58254                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.764857                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.629215                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              6293     10.80%     10.80% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              1112      1.91%     12.71% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2             50849     87.29%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         58254                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               61842     60.15%     60.15% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult              14404     14.01%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              25530     24.83%     98.99% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              1034      1.01%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               102810                       # Type of FU issued
system.cpu03.iq.rate                         1.623017                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           264778                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          121016                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       100649                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               102810                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         2518                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          371                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked         1724                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  259                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  1740                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                  42                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            110403                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               25842                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               1350                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               52                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                   9                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          159                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                230                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              102599                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               25354                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             209                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                      26379                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  11231                       # Number of branches executed
system.cpu03.iew.exec_stores                     1025                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.619686                       # Inst execution rate
system.cpu03.iew.wb_sent                       100688                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      100649                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   87241                       # num instructions producing a value
system.cpu03.iew.wb_consumers                  151326                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     1.588902                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.576510                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts         10546                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            82                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             222                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        56776                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.757644                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.264699                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        18288     32.21%     32.21% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        18247     32.14%     64.35% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         8691     15.31%     79.66% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         4092      7.21%     86.86% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          274      0.48%     87.35% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         2110      3.72%     91.06% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6           73      0.13%     91.19% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          205      0.36%     91.55% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         4796      8.45%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        56776                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              98747                       # Number of instructions committed
system.cpu03.commit.committedOps                99792                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        24303                       # Number of memory references committed
system.cpu03.commit.loads                       23324                       # Number of loads committed
system.cpu03.commit.membars                        38                       # Number of memory barriers committed
system.cpu03.commit.branches                    11130                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   88824                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                100                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          61086     61.21%     61.21% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult         14403     14.43%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         23324     23.37%     99.02% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite          979      0.98%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           99792                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                4796                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     161941                       # The number of ROB reads
system.cpu03.rob.rob_writes                    222219                       # The number of ROB writes
system.cpu03.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          5091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     115327                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     98747                       # Number of Instructions Simulated
system.cpu03.committedOps                       99792                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.641488                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.641488                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.558876                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.558876                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 160669                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 79736                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                  378156                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                  65351                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                 26050                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   66                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements               0                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          64.494908                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             23946                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             256                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           93.539062                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    64.494908                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.062983                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.062983                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           49444                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          49444                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        23040                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         23040                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          907                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          907                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            1                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu03.dcache.demand_hits::cpu03.data        23947                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          23947                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        23947                       # number of overall hits
system.cpu03.dcache.overall_hits::total         23947                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data          557                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          557                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data           54                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            3                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           15                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            4                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data          611                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          611                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data          614                       # number of overall misses
system.cpu03.dcache.overall_misses::total          614                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     18324265                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     18324265                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      4250230                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      4250230                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       303997                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       303997                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        37500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        36000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        36000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data     22574495                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total     22574495                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data     22574495                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total     22574495                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        23597                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        23597                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data          961                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          961                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        24558                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        24558                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        24561                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        24561                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.023605                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.023605                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.056191                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.056191                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data            1                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.024880                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.024880                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.024999                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.024999                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 32898.141831                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 32898.141831                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 78707.962963                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 78707.962963                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 20266.466667                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 20266.466667                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         9375                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 36946.800327                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 36946.800327                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 36766.278502                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 36766.278502                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2158                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          254                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             191                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    11.298429                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          254                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data          314                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total          314                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data           31                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data          345                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total          345                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data          345                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total          345                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          243                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data           23                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           15                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          266                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          266                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          267                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          267                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data      6978109                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total      6978109                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data      1329510                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total      1329510                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data       108500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total       108500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       254003                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       254003                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data      8307619                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total      8307619                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data      8416119                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total      8416119                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.010298                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.010298                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.023933                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.023933                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.010832                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.010832                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.010871                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.010871                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 28716.497942                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 28716.497942                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 57804.782609                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 57804.782609                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data       108500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total       108500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 16933.533333                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16933.533333                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         7125                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 31231.650376                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 31231.650376                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 31521.044944                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 31521.044944                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          15.464945                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             12268                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          240.549020                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    15.464945                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.030205                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.030205                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           24731                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          24731                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        12268                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         12268                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        12268                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          12268                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        12268                       # number of overall hits
system.cpu03.icache.overall_hits::total         12268                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           72                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           72                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           72                       # number of overall misses
system.cpu03.icache.overall_misses::total           72                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      6602500                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      6602500                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      6602500                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      6602500                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      6602500                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      6602500                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        12340                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        12340                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        12340                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        12340                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        12340                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        12340                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.005835                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.005835                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.005835                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.005835                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.005835                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.005835                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 91701.388889                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 91701.388889                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 91701.388889                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 91701.388889                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 91701.388889                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 91701.388889                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          130                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           21                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           21                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           21                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           51                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           51                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           51                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      5280750                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      5280750                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      5280750                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      5280750                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      5280750                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      5280750                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.004133                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.004133                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.004133                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.004133                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.004133                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.004133                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 103544.117647                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 103544.117647                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 103544.117647                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 103544.117647                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 103544.117647                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 103544.117647                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 12529                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           12040                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             248                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              10687                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  9071                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           84.878825                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   196                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          62840                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            13903                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       114228                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     12529                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             9267                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       42828                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   563                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   12310                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  61                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            57034                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.037714                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.111722                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  36889     64.68%     64.68% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   1883      3.30%     67.98% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   1099      1.93%     69.91% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   1783      3.13%     73.03% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   1271      2.23%     75.26% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   1390      2.44%     77.70% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   1294      2.27%     79.97% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   4409      7.73%     87.70% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   7016     12.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              57034                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.199379                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.817759                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   6333                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               36399                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    2664                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles               11384                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  254                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                227                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               108996                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  254                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   9847                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  5361                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         2057                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   10442                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles               29073                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               107981                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                27714                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  303                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands            153490                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              530312                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         170571                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps              138285                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  15202                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               59                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           59                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                   54702                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              25377                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              1297                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             504                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            139                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   106932                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                87                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  100286                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             860                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         10361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        46285                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        57034                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.758355                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.632905                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              6197     10.87%     10.87% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              1388      2.43%     13.30% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2             49449     86.70%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         57034                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               59201     59.03%     59.03% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult              14404     14.36%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.40% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              25697     25.62%     99.02% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite               984      0.98%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               100286                       # Type of FU issued
system.cpu04.iq.rate                         1.595894                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           258464                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          117387                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        97545                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               100286                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         2479                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          378                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked         2300                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  254                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  1744                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                 450                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            107022                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts               3                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               25377                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               1297                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               44                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   35                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                 380                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          156                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                230                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              100079                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               25526                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             205                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                      26500                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  10476                       # Number of branches executed
system.cpu04.iew.exec_stores                      974                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.592600                       # Inst execution rate
system.cpu04.iew.wb_sent                        97584                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       97545                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   84738                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  146121                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     1.552276                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.579917                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts         10298                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            70                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             221                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        55589                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.738797                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.273769                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        18527     33.33%     33.33% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1        17434     31.36%     64.69% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         8575     15.43%     80.12% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         3830      6.89%     87.01% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          265      0.48%     87.48% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         1947      3.50%     90.99% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6           61      0.11%     91.10% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          177      0.32%     91.41% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         4773      8.59%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        55589                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              95700                       # Number of instructions committed
system.cpu04.commit.committedOps                96658                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        23817                       # Number of memory references committed
system.cpu04.commit.loads                       22898                       # Number of loads committed
system.cpu04.commit.membars                        35                       # Number of memory barriers committed
system.cpu04.commit.branches                    10379                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   86426                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                 91                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          58438     60.46%     60.46% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult         14403     14.90%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.36% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         22898     23.69%     99.05% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite          919      0.95%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           96658                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                4773                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     157434                       # The number of ROB reads
system.cpu04.rob.rob_writes                    215426                       # The number of ROB writes
system.cpu04.timesIdled                            47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          5806                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     115832                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     95700                       # Number of Instructions Simulated
system.cpu04.committedOps                       96658                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.656635                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.656635                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.522915                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.522915                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 157251                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 78499                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                  369336                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                  60980                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                 25548                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   39                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements               0                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          63.330710                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             23486                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             257                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           91.385214                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    63.330710                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.061846                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.061846                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          257                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.250977                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           48521                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          48521                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        22632                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         22632                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          853                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          853                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data            1                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu04.dcache.demand_hits::cpu04.data        23485                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          23485                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        23487                       # number of overall hits
system.cpu04.dcache.overall_hits::total         23487                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data          566                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          566                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data           54                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            1                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            9                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            4                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data          620                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          620                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data          621                       # number of overall misses
system.cpu04.dcache.overall_misses::total          621                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data     21166121                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total     21166121                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      4398490                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      4398490                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       162992                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       162992                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        37500                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data        28000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total        28000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data     25564611                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total     25564611                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data     25564611                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total     25564611                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        23198                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        23198                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data          907                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          907                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        24105                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        24105                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        24108                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        24108                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.024399                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.024399                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.059537                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.059537                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.025721                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.025721                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.025759                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.025759                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 37395.973498                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 37395.973498                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 81453.518519                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 81453.518519                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 18110.222222                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 18110.222222                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         9375                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 41233.243548                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 41233.243548                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 41166.845411                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 41166.845411                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         3013                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          191                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             194                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    15.530928                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          191                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          322                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          322                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data           31                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data          353                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total          353                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data          353                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total          353                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          244                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          244                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data           23                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            9                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            4                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          267                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          267                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          268                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          268                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data      8759415                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total      8759415                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data      1393755                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total      1393755                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data        79250                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total        79250                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       132508                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       132508                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     10153170                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     10153170                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     10232420                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     10232420                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.010518                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.010518                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.025358                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.025358                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.011077                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.011077                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.011117                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.011117                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 35899.241803                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 35899.241803                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 60598.043478                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 60598.043478                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data        79250                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total        79250                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 14723.111111                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14723.111111                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         7125                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 38026.853933                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 38026.853933                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 38180.671642                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 38180.671642                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          15.479516                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             12238                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          239.960784                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    15.479516                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.030233                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.030233                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           24671                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          24671                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        12238                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         12238                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        12238                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          12238                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        12238                       # number of overall hits
system.cpu04.icache.overall_hits::total         12238                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           72                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           72                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           72                       # number of overall misses
system.cpu04.icache.overall_misses::total           72                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      7235000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      7235000                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      7235000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      7235000                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      7235000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      7235000                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        12310                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        12310                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        12310                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        12310                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        12310                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        12310                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.005849                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.005849                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.005849                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.005849                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.005849                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.005849                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 100486.111111                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 100486.111111                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 100486.111111                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 100486.111111                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 100486.111111                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 100486.111111                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs          152                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          152                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           21                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           21                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           21                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           51                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           51                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           51                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      5577500                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      5577500                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      5577500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      5577500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      5577500                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      5577500                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.004143                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.004143                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.004143                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.004143                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.004143                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.004143                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 109362.745098                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 109362.745098                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 109362.745098                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 109362.745098                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 109362.745098                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 109362.745098                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 11951                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           11499                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             242                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              10338                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  8758                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           84.716580                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   176                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          62183                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            13782                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       111807                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     11951                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             8934                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       41969                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   547                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                   12174                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            56046                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            2.027638                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.118975                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  36581     65.27%     65.27% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   1722      3.07%     68.34% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    962      1.72%     70.06% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   1695      3.02%     73.08% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   1334      2.38%     75.46% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                   1182      2.11%     77.57% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   1435      2.56%     80.13% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   4026      7.18%     87.32% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   7109     12.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              56046                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.192191                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.798032                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   6194                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               35804                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    2550                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles               11252                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  246                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                210                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               106909                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 110                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  246                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   9711                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  5327                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         1940                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   10160                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles               28662                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               105926                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                27295                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  391                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands            149959                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              520334                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         167837                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps              135226                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  14722                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               52                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           52                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                   54549                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              25090                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              1226                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             462                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            115                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   104959                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                77                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   98430                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             857                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         10132                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        45563                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        56046                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.756236                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.637173                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              6211     11.08%     11.08% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              1240      2.21%     13.29% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2             48595     86.71%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         56046                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               57690     58.61%     58.61% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult              14404     14.63%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.24% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              25415     25.82%     99.06% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite               921      0.94%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                98430                       # Type of FU issued
system.cpu05.iq.rate                         1.582909                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           253761                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          115177                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        95720                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                98430                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         2447                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          365                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked         2279                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  246                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  2022                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                 571                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            105039                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               25090                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               1226                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               38                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   45                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                 492                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          151                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                223                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               98228                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               25245                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             200                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                      26158                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  10069                       # Number of branches executed
system.cpu05.iew.exec_stores                      913                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.579660                       # Inst execution rate
system.cpu05.iew.wb_sent                        95757                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       95720                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   83540                       # num instructions producing a value
system.cpu05.iew.wb_consumers                  143685                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     1.539327                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.581411                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts         10073                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             215                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        54633                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.737119                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.285315                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        18443     33.76%     33.76% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1        16923     30.98%     64.73% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         8440     15.45%     80.18% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         3785      6.93%     87.11% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          219      0.40%     87.51% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         1809      3.31%     90.82% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6           58      0.11%     90.93% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          171      0.31%     91.24% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         4785      8.76%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        54633                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              94033                       # Number of instructions committed
system.cpu05.commit.committedOps                94904                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        23504                       # Number of memory references committed
system.cpu05.commit.loads                       22643                       # Number of loads committed
system.cpu05.commit.membars                        32                       # Number of memory barriers committed
system.cpu05.commit.branches                     9972                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   85064                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                 82                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          56997     60.06%     60.06% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult         14403     15.18%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.23% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         22643     23.86%     99.09% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite          861      0.91%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           94904                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                4785                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     154526                       # The number of ROB reads
system.cpu05.rob.rob_writes                    211432                       # The number of ROB writes
system.cpu05.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          6137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     116489                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     94033                       # Number of Instructions Simulated
system.cpu05.committedOps                       94904                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.661289                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.661289                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.512198                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.512198                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 154770                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 77683                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                  363000                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                  58657                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                 25205                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements               0                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          62.783878                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             23170                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             257                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           90.155642                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    62.783878                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.061312                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.061312                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          257                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.250977                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           47884                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          47884                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        22372                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         22372                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          799                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          799                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data            2                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu05.dcache.demand_hits::cpu05.data        23171                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          23171                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        23171                       # number of overall hits
system.cpu05.dcache.overall_hits::total         23171                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data          568                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          568                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data           54                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            3                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            4                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            4                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data          622                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          622                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data          625                       # number of overall misses
system.cpu05.dcache.overall_misses::total          625                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     21569793                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     21569793                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      4801484                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      4801484                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        59997                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        59997                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        37499                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        44000                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        44000                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data     26371277                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total     26371277                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data     26371277                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total     26371277                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        22940                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        22940                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data          853                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          853                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        23793                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        23793                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        23796                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        23796                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.024760                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.024760                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.063306                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.063306                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data            1                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.026142                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.026142                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.026265                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.026265                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 37974.987676                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 37974.987676                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 88916.370370                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 88916.370370                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 14999.250000                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 14999.250000                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  9374.750000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  9374.750000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 42397.551447                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 42397.551447                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 42194.043200                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 42194.043200                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         3143                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          133                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             193                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    16.284974                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          133                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          324                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          324                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data           31                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data          355                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total          355                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data          355                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total          355                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          244                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          244                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data           23                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            4                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          267                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          267                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          268                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          268                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data      9409949                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total      9409949                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data      1546008                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total      1546008                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data       124250                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total       124250                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        47003                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        47003                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data        41000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total        41000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     10955957                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     10955957                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     11080207                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     11080207                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.010636                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.010636                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.026964                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.026964                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.011222                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.011222                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.011262                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.011262                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 38565.364754                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 38565.364754                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 67217.739130                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 67217.739130                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data       124250                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total       124250                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 11750.750000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11750.750000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  6750.250000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  6750.250000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 41033.546816                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 41033.546816                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 41344.055970                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 41344.055970                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse          15.333449                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             12102                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          237.294118                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    15.333449                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.029948                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.029948                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           24399                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          24399                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        12102                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         12102                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        12102                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          12102                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        12102                       # number of overall hits
system.cpu05.icache.overall_hits::total         12102                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           72                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           72                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           72                       # number of overall misses
system.cpu05.icache.overall_misses::total           72                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      7289500                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      7289500                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      7289500                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      7289500                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      7289500                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      7289500                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        12174                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        12174                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        12174                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        12174                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        12174                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        12174                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.005914                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.005914                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.005914                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.005914                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.005914                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.005914                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 101243.055556                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 101243.055556                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 101243.055556                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 101243.055556                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 101243.055556                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 101243.055556                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs          167                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          167                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           21                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           21                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           21                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           51                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           51                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           51                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      5770500                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      5770500                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      5770500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      5770500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      5770500                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      5770500                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.004189                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.004189                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.004189                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.004189                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.004189                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.004189                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 113147.058824                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 113147.058824                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 113147.058824                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 113147.058824                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 113147.058824                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 113147.058824                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 11047                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           10604                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             240                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               9621                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  8284                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           86.103316                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   158                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          61613                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            13855                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       108068                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     11047                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             8442                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       41358                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   537                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   12121                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            55510                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.978544                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.092296                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  36691     66.10%     66.10% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   1606      2.89%     68.99% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    926      1.67%     70.66% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   1678      3.02%     73.68% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   1336      2.41%     76.09% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   1128      2.03%     78.12% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   1466      2.64%     80.76% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   3875      6.98%     87.74% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   6804     12.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              55510                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.179297                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.753980                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   6173                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               35739                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    2471                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles               10886                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  241                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                201                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               103455                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  241                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   9587                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  5787                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         2363                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                    9829                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles               27703                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               102472                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                26326                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                  473                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands            143613                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              503521                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         163127                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps              129433                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  14176                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               52                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           52                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                   52882                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              24641                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              1168                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             466                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            120                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   101464                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                80                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   95170                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             828                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          9813                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        44336                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        55510                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.714466                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.682630                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              7271     13.10%     13.10% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              1308      2.36%     15.45% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2             46931     84.55%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         55510                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               54916     57.70%     57.70% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult              14404     15.14%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.84% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              24972     26.24%     99.08% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite               878      0.92%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                95170                       # Type of FU issued
system.cpu06.iq.rate                         1.544642                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           246676                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          111364                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        92479                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                95170                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         2417                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          342                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked         2269                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  241                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  2165                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 658                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            101547                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              13                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               24641                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               1168                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               42                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   41                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 576                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          148                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                220                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               94976                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               24812                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             192                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                      25682                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   9286                       # Number of branches executed
system.cpu06.iew.exec_stores                      870                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.541493                       # Inst execution rate
system.cpu06.iew.wb_sent                        92519                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       92479                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   81160                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  138848                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     1.500966                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.584524                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          9754                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            65                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             213                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        54134                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.694517                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.290639                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        19361     35.76%     35.76% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1        16174     29.88%     65.64% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         8281     15.30%     80.94% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         3549      6.56%     87.50% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          214      0.40%     87.89% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         1570      2.90%     90.79% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6           47      0.09%     90.88% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          144      0.27%     91.14% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         4794      8.86%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        54134                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              90934                       # Number of instructions committed
system.cpu06.commit.committedOps                91731                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        23050                       # Number of memory references committed
system.cpu06.commit.loads                       22224                       # Number of loads committed
system.cpu06.commit.membars                        30                       # Number of memory barriers committed
system.cpu06.commit.branches                     9200                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   82649                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                 74                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          54278     59.17%     59.17% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult         14403     15.70%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.87% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         22224     24.23%     99.10% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite          826      0.90%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           91731                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                4794                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     150552                       # The number of ROB reads
system.cpu06.rob.rob_writes                    204415                       # The number of ROB writes
system.cpu06.timesIdled                            47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          6103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     117059                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     90934                       # Number of Instructions Simulated
system.cpu06.committedOps                       91731                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.677557                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.677557                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.475890                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.475890                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 150355                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 76395                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                  352002                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                  54027                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                 24750                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   56                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements               0                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          62.519451                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             22693                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             262                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           86.614504                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    62.519451                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.061054                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.061054                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          262                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.255859                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           46958                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          46958                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        21930                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         21930                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          757                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          757                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data            1                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu06.dcache.demand_hits::cpu06.data        22687                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          22687                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        22687                       # number of overall hits
system.cpu06.dcache.overall_hits::total         22687                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data          576                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          576                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data           52                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           52                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            3                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           13                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            5                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data          628                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          628                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data          631                       # number of overall misses
system.cpu06.dcache.overall_misses::total          631                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data     24827273                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total     24827273                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      4534986                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      4534986                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       225990                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       225990                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        37499                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        48000                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        48000                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data     29362259                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total     29362259                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data     29362259                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total     29362259                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        22506                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        22506                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data          809                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          809                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        23315                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        23315                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        23318                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        23318                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.025593                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.025593                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.064277                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.064277                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data            1                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.026935                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.026935                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.027061                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.027061                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 43102.904514                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 43102.904514                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 87211.269231                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 87211.269231                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 17383.846154                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 17383.846154                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data  7499.800000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total  7499.800000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 46755.189490                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 46755.189490                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 46532.898574                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 46532.898574                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         3295                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          170                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             190                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    17.342105                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          170                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data          330                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total          330                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data           28                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data          358                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total          358                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data          358                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total          358                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          246                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          246                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data           24                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           13                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            5                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          270                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          270                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          271                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          271                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data      9591214                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total      9591214                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data      1426507                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total      1426507                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data       114250                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total       114250                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       182510                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       182510                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        42000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        42000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     11017721                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     11017721                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     11131971                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     11131971                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.010930                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.010930                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.029666                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.029666                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.011581                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.011581                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.011622                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.011622                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 38988.674797                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 38988.674797                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 59437.791667                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 59437.791667                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data       114250                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total       114250                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 14039.230769                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14039.230769                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  5400.200000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  5400.200000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 40806.374074                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 40806.374074                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 41077.383764                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 41077.383764                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse          15.220530                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             12046                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          227.283019                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    15.220530                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.029728                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.029728                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           24295                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          24295                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        12046                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         12046                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        12046                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          12046                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        12046                       # number of overall hits
system.cpu06.icache.overall_hits::total         12046                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           75                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           75                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           75                       # number of overall misses
system.cpu06.icache.overall_misses::total           75                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      7822500                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      7822500                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      7822500                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      7822500                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      7822500                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      7822500                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        12121                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        12121                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        12121                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        12121                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        12121                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        12121                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.006188                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.006188                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.006188                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.006188                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.006188                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.006188                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst       104300                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total       104300                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst       104300                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total       104300                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst       104300                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total       104300                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs          234                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          117                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           22                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           22                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           22                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           53                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           53                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           53                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      6226750                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      6226750                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      6226750                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      6226750                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      6226750                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      6226750                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.004373                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.004373                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.004373                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.004373                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.004373                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.004373                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 117485.849057                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 117485.849057                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 117485.849057                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 117485.849057                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 117485.849057                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 117485.849057                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 11603                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           11129                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             248                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               9770                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  8569                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           87.707267                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   175                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          60843                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            13764                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       110339                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     11603                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             8744                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       41252                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   553                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   12174                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  71                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            55332                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.027778                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.116691                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  36097     65.24%     65.24% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   1683      3.04%     68.28% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    964      1.74%     70.02% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   1684      3.04%     73.06% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   1331      2.41%     75.47% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   1157      2.09%     77.56% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   1468      2.65%     80.21% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   3963      7.16%     87.38% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   6985     12.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              55332                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.190704                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.813504                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   6153                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               35283                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    2555                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles               11092                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  249                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                216                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               105582                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  249                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   9631                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  4777                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         2446                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   10045                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles               28184                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               104593                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   1                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                26815                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  332                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands            147392                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              513797                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         165944                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps              132685                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  14703                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               54                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           54                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                   53809                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              24938                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              1215                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             472                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            112                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   103568                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                83                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   96860                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             892                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         10149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        45403                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        55332                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.750524                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.643445                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              6274     11.34%     11.34% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              1256      2.27%     13.61% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             47802     86.39%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         55332                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               56531     58.36%     58.36% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult              14404     14.87%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.23% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              25022     25.83%     99.07% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite               903      0.93%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                96860                       # Type of FU issued
system.cpu07.iq.rate                         1.591966                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           249942                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          113807                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        94356                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                96860                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         2482                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          376                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked         2066                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  249                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  1610                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                 364                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            103654                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts               9                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               24938                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               1215                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               43                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                 316                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          154                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                230                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               96656                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               24860                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             202                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                      25751                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   9743                       # Number of branches executed
system.cpu07.iew.exec_stores                      891                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.588613                       # Inst execution rate
system.cpu07.iew.wb_sent                        94393                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       94356                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   82586                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  141814                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     1.550811                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.582354                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts         10087                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             221                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        53914                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.734281                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.287683                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        18264     33.88%     33.88% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        16656     30.89%     64.77% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         8381     15.55%     80.31% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         3702      6.87%     87.18% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          246      0.46%     87.64% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         1684      3.12%     90.76% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6           52      0.10%     90.86% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          170      0.32%     91.17% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         4759      8.83%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        53914                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              92680                       # Number of instructions committed
system.cpu07.commit.committedOps                93502                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        23295                       # Number of memory references committed
system.cpu07.commit.loads                       22456                       # Number of loads committed
system.cpu07.commit.membars                        31                       # Number of memory barriers committed
system.cpu07.commit.branches                     9637                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   83988                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                 77                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          55804     59.68%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult         14403     15.40%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.09% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         22456     24.02%     99.10% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          839      0.90%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           93502                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                4759                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     152471                       # The number of ROB reads
system.cpu07.rob.rob_writes                    208665                       # The number of ROB writes
system.cpu07.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          5511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     117829                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     92680                       # Number of Instructions Simulated
system.cpu07.committedOps                       93502                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.656485                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.656485                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.523265                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.523265                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 152665                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 77140                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                  357780                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                  56718                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                 25014                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   61                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          63.594056                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             22955                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             258                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           88.972868                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    63.594056                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.062104                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.062104                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          258                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          251                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.251953                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           47487                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          47487                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        22186                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         22186                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          768                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          768                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data            2                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu07.dcache.demand_hits::cpu07.data        22954                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          22954                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        22956                       # number of overall hits
system.cpu07.dcache.overall_hits::total         22956                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data          571                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          571                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data           54                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            1                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           13                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            5                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data          625                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          625                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data          626                       # number of overall misses
system.cpu07.dcache.overall_misses::total          626                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data     20131901                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total     20131901                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      4616976                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      4616976                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       266492                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       266492                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        39499                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        39499                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        56500                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        56500                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data     24748877                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total     24748877                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data     24748877                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total     24748877                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        22757                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        22757                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          822                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          822                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        23579                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        23579                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        23582                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        23582                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.025091                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.025091                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.065693                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.065693                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.866667                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.866667                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.026507                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.026507                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.026546                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.026546                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 35257.269702                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 35257.269702                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 85499.555556                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 85499.555556                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 20499.384615                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 20499.384615                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  7899.800000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  7899.800000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 39598.203200                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 39598.203200                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 39534.947284                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 39534.947284                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2640                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             192                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    13.750000                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data          326                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total          326                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data           31                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data          357                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total          357                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data          357                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total          357                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          245                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          245                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data           23                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           13                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data          268                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total          268                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data          269                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total          269                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data      8182377                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total      8182377                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data      1483262                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total      1483262                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data       109500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total       109500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       222508                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       222508                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        29001                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        29001                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        50500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        50500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data      9665639                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total      9665639                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data      9775139                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total      9775139                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.010766                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.010766                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.027981                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.027981                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.866667                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.011366                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.011366                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.011407                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.011407                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 33397.457143                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 33397.457143                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 64489.652174                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 64489.652174                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data       109500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total       109500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data        17116                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total        17116                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  5800.200000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  5800.200000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 36065.817164                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 36065.817164                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 36338.806691                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 36338.806691                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse          15.108708                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             12103                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          232.750000                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    15.108708                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.029509                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.029509                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           24400                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          24400                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        12103                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         12103                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        12103                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          12103                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        12103                       # number of overall hits
system.cpu07.icache.overall_hits::total         12103                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           71                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           71                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           71                       # number of overall misses
system.cpu07.icache.overall_misses::total           71                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      7260500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      7260500                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      7260500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      7260500                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      7260500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      7260500                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        12174                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        12174                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        12174                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        12174                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        12174                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        12174                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.005832                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.005832                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.005832                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.005832                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.005832                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.005832                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 102260.563380                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 102260.563380                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 102260.563380                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 102260.563380                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 102260.563380                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 102260.563380                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs          197                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs    98.500000                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           19                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           19                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           19                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           52                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           52                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           52                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      5785000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      5785000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      5785000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      5785000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      5785000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      5785000                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.004271                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.004271                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.004271                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.004271                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.004271                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.004271                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst       111250                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total       111250                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst       111250                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total       111250                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst       111250                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total       111250                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 16135                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           15439                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             233                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              10953                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  9968                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           91.007030                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   301                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          60262                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            10394                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       107800                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     16135                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            10269                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       43727                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   577                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                    8810                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  71                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            54431                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.032831                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.216981                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  36753     67.52%     67.52% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   1233      2.27%     69.79% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    725      1.33%     71.12% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   1242      2.28%     73.40% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   1057      1.94%     75.34% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    850      1.56%     76.90% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   1149      2.11%     79.02% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   2508      4.61%     83.62% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   8914     16.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              54431                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.267748                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.788855                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   6094                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               34480                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    2693                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles               10904                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  260                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                322                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               103943                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  260                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   9694                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  3379                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         3095                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                    9868                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles               28135                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               102678                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                27091                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  263                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands            156812                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              502271                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         154910                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps              142408                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  14400                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               85                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                   52147                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              21146                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              1564                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             612                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            239                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   101822                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               139                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   95487                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             942                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          9449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        41804                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        54431                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.754276                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.641862                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              6168     11.33%     11.33% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              1039      1.91%     13.24% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2             47224     86.76%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         54431                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               63354     66.35%     66.35% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult               9604     10.06%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.41% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              21294     22.30%     98.71% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              1235      1.29%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                95487                       # Type of FU issued
system.cpu08.iq.rate                         1.584531                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           246345                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          111418                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        93352                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                95487                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         2030                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          382                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         1725                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  260                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  1576                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                  43                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            101964                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              16                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               21146                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               1564                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               71                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                  13                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                215                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               95300                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               21148                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             185                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                      22371                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  13740                       # Number of branches executed
system.cpu08.iew.exec_stores                     1223                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.581428                       # Inst execution rate
system.cpu08.iew.wb_sent                        93419                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       93352                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   77001                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  138986                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     1.549102                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.554020                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          9386                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             205                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        53105                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.742058                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.085748                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        15003     28.25%     28.25% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1        19084     35.94%     64.19% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         7138     13.44%     77.63% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         4706      8.86%     86.49% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         1103      2.08%     88.57% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         2495      4.70%     93.27% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          110      0.21%     93.47% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          241      0.45%     93.93% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         3225      6.07%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        53105                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              90976                       # Number of instructions committed
system.cpu08.commit.committedOps                92512                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        20298                       # Number of memory references committed
system.cpu08.commit.loads                       19116                       # Number of loads committed
system.cpu08.commit.membars                        57                       # Number of memory barriers committed
system.cpu08.commit.branches                    13616                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   79149                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                155                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          62611     67.68%     67.68% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult          9603     10.38%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.06% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         19116     20.66%     98.72% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         1182      1.28%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           92512                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                3225                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     151167                       # The number of ROB reads
system.cpu08.rob.rob_writes                    205191                       # The number of ROB writes
system.cpu08.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          5831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     118410                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     90976                       # Number of Instructions Simulated
system.cpu08.committedOps                       92512                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.662394                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.662394                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.509674                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.509674                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 142971                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 64012                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                  343713                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                  79615                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                 22202                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   58                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements               0                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          63.160401                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             19983                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             245                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           81.563265                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    63.160401                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.061680                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.061680                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.239258                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           41421                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          41421                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        18856                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         18856                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         1125                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         1125                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.demand_hits::cpu08.data        19981                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          19981                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        19983                       # number of overall hits
system.cpu08.dcache.overall_hits::total         19983                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data          533                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          533                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data           41                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            1                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           14                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            3                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data          574                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          574                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data          575                       # number of overall misses
system.cpu08.dcache.overall_misses::total          575                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     16086786                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     16086786                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      3587250                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      3587250                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       308489                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       308489                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        37500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data     19674036                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total     19674036                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data     19674036                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total     19674036                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        19389                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        19389                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         1166                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         1166                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        20555                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        20555                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        20558                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        20558                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.027490                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.027490                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.035163                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.035163                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.027925                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.027925                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.027970                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.027970                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 30181.587242                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 30181.587242                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 87493.902439                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 87493.902439                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 22034.928571                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 22034.928571                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data        12500                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 34275.324042                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 34275.324042                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 34215.714783                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 34215.714783                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2237                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          113                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             187                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    11.962567                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          113                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data          294                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total          294                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data           23                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data          317                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total          317                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data          317                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total          317                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          239                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          239                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data           18                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           14                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          257                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          257                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          258                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          258                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data      6767607                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total      6767607                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data      1176000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total      1176000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data       108500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total       108500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       261511                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       261511                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data      7943607                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total      7943607                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data      8052107                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total      8052107                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.012327                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.012327                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.015437                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.015437                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.012503                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.012503                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.012550                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.012550                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 28316.347280                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 28316.347280                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 65333.333333                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 65333.333333                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data       108500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total       108500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 18679.357143                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18679.357143                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         9500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 30908.976654                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 30908.976654                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 31209.717054                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 31209.717054                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse          14.619857                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs              8733                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          164.773585                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    14.619857                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.028554                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.028554                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           17673                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          17673                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst         8733                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          8733                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst         8733                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           8733                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst         8733                       # number of overall hits
system.cpu08.icache.overall_hits::total          8733                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           77                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           77                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           77                       # number of overall misses
system.cpu08.icache.overall_misses::total           77                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      7832250                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      7832250                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      7832250                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      7832250                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      7832250                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      7832250                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst         8810                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         8810                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst         8810                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         8810                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst         8810                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         8810                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.008740                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.008740                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.008740                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.008740                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.008740                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.008740                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 101717.532468                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 101717.532468                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 101717.532468                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 101717.532468                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 101717.532468                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 101717.532468                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs          166                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           83                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           24                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           24                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           24                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           53                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           53                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      5849000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      5849000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      5849000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      5849000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      5849000                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      5849000                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.006016                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.006016                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.006016                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.006016                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.006016                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.006016                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 110358.490566                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 110358.490566                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 110358.490566                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 110358.490566                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 110358.490566                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 110358.490566                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 14961                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           14317                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             223                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              10195                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  9393                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           92.133399                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   278                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          59427                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            10497                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       103174                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     14961                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             9671                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       42851                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   549                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    8797                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            53644                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.972709                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.162142                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  36352     67.77%     67.77% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   1316      2.45%     70.22% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    833      1.55%     71.77% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   1299      2.42%     74.19% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                    979      1.82%     76.02% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                   1027      1.91%     77.93% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    992      1.85%     79.78% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   2826      5.27%     85.05% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   8020     14.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              53644                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.251754                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.736147                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   5843                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               34643                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    2586                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles               10325                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  247                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                300                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                99076                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  247                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   9190                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  4840                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         2949                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    9460                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles               26958                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                97883                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                25877                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  379                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands            148194                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              479034                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         148454                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps              134353                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  13838                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               78                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           78                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                   49059                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              20472                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              1488                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             577                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            222                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    97038                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               124                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   91648                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             843                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          9091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        39964                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        53644                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.708448                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.688657                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              7180     13.38%     13.38% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              1280      2.39%     15.77% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2             45184     84.23%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         53644                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               59587     65.02%     65.02% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult               9604     10.48%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.50% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              21284     23.22%     98.72% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              1173      1.28%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                91648                       # Type of FU issued
system.cpu09.iq.rate                         1.542195                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           237781                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          106260                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        88935                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                91648                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         1953                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          368                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked         2314                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  247                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  1830                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                 676                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             97165                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              14                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               20472                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               1488                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               63                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   27                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                 618                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          133                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                204                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               91461                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               21136                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             185                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                      22300                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  12649                       # Number of branches executed
system.cpu09.iew.exec_stores                     1164                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.539048                       # Inst execution rate
system.cpu09.iew.wb_sent                        88998                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       88935                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   73511                       # num instructions producing a value
system.cpu09.iew.wb_consumers                  131760                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     1.496542                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.557916                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          9030                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           107                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             196                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        52371                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.681675                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.091200                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        16291     31.11%     31.11% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1        17992     34.35%     65.46% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         6953     13.28%     78.74% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         4286      8.18%     86.92% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         1056      2.02%     88.94% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         2283      4.36%     93.30% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6           99      0.19%     93.49% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          206      0.39%     93.88% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         3205      6.12%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        52371                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              86631                       # Number of instructions committed
system.cpu09.commit.committedOps                88071                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        19639                       # Number of memory references committed
system.cpu09.commit.loads                       18519                       # Number of loads committed
system.cpu09.commit.membars                        53                       # Number of memory barriers committed
system.cpu09.commit.branches                    12540                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   75768                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                145                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          58829     66.80%     66.80% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult          9603     10.90%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.70% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         18519     21.03%     98.73% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         1120      1.27%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           88071                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                3205                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     145695                       # The number of ROB reads
system.cpu09.rob.rob_writes                    195540                       # The number of ROB writes
system.cpu09.timesIdled                            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          5783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     119245                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     86631                       # Number of Instructions Simulated
system.cpu09.committedOps                       88071                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.685978                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.685978                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.457772                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.457772                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 137760                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 62279                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                  330399                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                  73293                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                 21496                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   43                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements               0                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          61.342703                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             19325                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             246                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           78.556911                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    61.342703                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.059905                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.059905                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.240234                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           40098                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          40098                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        18261                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         18261                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         1063                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         1063                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.demand_hits::cpu09.data        19324                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          19324                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        19326                       # number of overall hits
system.cpu09.dcache.overall_hits::total         19326                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data          526                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          526                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data           44                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           44                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            1                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           11                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            6                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data          570                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          570                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data          571                       # number of overall misses
system.cpu09.dcache.overall_misses::total          571                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     21571004                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     21571004                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      5544742                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      5544742                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       198493                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       198493                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        37500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        62994                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        62994                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data     27115746                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total     27115746                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data     27115746                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total     27115746                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        18787                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        18787                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         1107                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         1107                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        19894                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        19894                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        19897                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        19897                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.027998                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.027998                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.039747                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.039747                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.028652                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.028652                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.028698                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.028698                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 41009.513308                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 41009.513308                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 126016.863636                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 126016.863636                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 18044.818182                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 18044.818182                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         6250                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         6250                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 47571.484211                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 47571.484211                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 47488.171629                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 47488.171629                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         3141                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          237                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             193                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    16.274611                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          237                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          288                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          288                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data           26                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data          314                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total          314                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data          314                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total          314                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          238                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          238                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data           18                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           11                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          256                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          256                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          257                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          257                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data      8876223                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total      8876223                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data      1718254                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total      1718254                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data       104000                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total       104000                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       164007                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       164007                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        52506                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        52506                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     10594477                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     10594477                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     10698477                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     10698477                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.012668                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.012668                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.016260                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.016260                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.012868                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.012868                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.012917                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.012917                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 37295.054622                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 37295.054622                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 95458.555556                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 95458.555556                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data       104000                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total       104000                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 14909.727273                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14909.727273                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         4750                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         4750                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 41384.675781                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 41384.675781                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 41628.315175                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 41628.315175                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse          14.971090                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              8721                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          167.711538                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    14.971090                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.029240                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.029240                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           17646                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          17646                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         8721                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          8721                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         8721                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           8721                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         8721                       # number of overall hits
system.cpu09.icache.overall_hits::total          8721                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           76                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           76                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           76                       # number of overall misses
system.cpu09.icache.overall_misses::total           76                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      8142500                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      8142500                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      8142500                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      8142500                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      8142500                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      8142500                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         8797                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         8797                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         8797                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         8797                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         8797                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         8797                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.008639                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.008639                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.008639                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.008639                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.008639                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.008639                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 107138.157895                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 107138.157895                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 107138.157895                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 107138.157895                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 107138.157895                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 107138.157895                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs          149                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          149                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           24                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           24                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           24                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           52                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           52                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           52                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      5739250                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      5739250                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      5739250                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      5739250                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      5739250                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      5739250                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.005911                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.005911                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.005911                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.005911                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.005911                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.005911                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 110370.192308                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 110370.192308                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 110370.192308                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 110370.192308                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 110370.192308                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 110370.192308                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 14127                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           13497                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             223                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               9482                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  8949                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           94.378823                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   284                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          58736                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            10479                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        99740                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     14127                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             9233                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       41656                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   543                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                    8755                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  65                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            52446                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.951093                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.141812                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  35547     67.78%     67.78% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   1418      2.70%     70.48% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    810      1.54%     72.03% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   1265      2.41%     74.44% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                    977      1.86%     76.30% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    976      1.86%     78.16% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   1018      1.94%     80.10% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   2882      5.50%     85.60% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   7553     14.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              52446                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.240517                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.698107                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   5741                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               33951                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    2539                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                9972                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  243                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                291                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                95889                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  243                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   8957                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  4723                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         3456                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    9188                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles               25879                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                94826                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                24798                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  342                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands            142578                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              464147                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         144256                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps              128912                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  13666                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               71                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           72                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                   47319                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              20106                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              1421                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             555                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            190                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    93926                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               117                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   88453                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             862                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          9028                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        39471                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        52446                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.686554                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.710171                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              7582     14.46%     14.46% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              1275      2.43%     16.89% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2             43589     83.11%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         52446                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               57037     64.48%     64.48% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult               9604     10.86%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.34% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              20715     23.42%     98.76% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              1097      1.24%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                88453                       # Type of FU issued
system.cpu10.iq.rate                         1.505942                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           230214                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          103084                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        85915                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                88453                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         2016                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          372                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked         2154                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  243                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  1841                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 710                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             94046                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              12                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               20106                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               1421                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               59                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   25                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 651                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          131                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                205                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               88279                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               20571                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             174                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                      21660                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  11939                       # Number of branches executed
system.cpu10.iew.exec_stores                     1089                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.502979                       # Inst execution rate
system.cpu10.iew.wb_sent                        85979                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       85915                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   71395                       # num instructions producing a value
system.cpu10.iew.wb_consumers                  127421                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     1.462732                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.560308                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          9030                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           100                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             195                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        51176                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.661228                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.097123                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        16463     32.17%     32.17% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1        17246     33.70%     65.87% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         6786     13.26%     79.13% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         4111      8.03%     87.16% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         1012      1.98%     89.14% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         2090      4.08%     93.22% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6           90      0.18%     93.40% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          198      0.39%     93.79% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         3180      6.21%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        51176                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              83694                       # Number of instructions committed
system.cpu10.commit.committedOps                85015                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        19139                       # Number of memory references committed
system.cpu10.commit.loads                       18090                       # Number of loads committed
system.cpu10.commit.membars                        49                       # Number of memory barriers committed
system.cpu10.commit.branches                    11818                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   73413                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                133                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          56273     66.19%     66.19% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult          9603     11.30%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.49% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         18090     21.28%     98.77% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         1049      1.23%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           85015                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                3180                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     141532                       # The number of ROB reads
system.cpu10.rob.rob_writes                    189362                       # The number of ROB writes
system.cpu10.timesIdled                            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          6290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     119936                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     83694                       # Number of Instructions Simulated
system.cpu10.committedOps                       85015                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.701795                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.701795                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.424918                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.424918                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 133505                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 61035                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                  319647                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                  69165                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                 21017                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   46                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements               0                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          61.332250                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             18829                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             248                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           75.923387                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    61.332250                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.059895                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.059895                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.242188                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           39142                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          39142                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        17838                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         17838                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          991                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          991                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            1                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data            2                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu10.dcache.demand_hits::cpu10.data        18829                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          18829                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        18830                       # number of overall hits
system.cpu10.dcache.overall_hits::total         18830                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data          543                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          543                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data           44                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           44                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            2                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           10                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            5                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data          587                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          587                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data          589                       # number of overall misses
system.cpu10.dcache.overall_misses::total          589                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data     20989121                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total     20989121                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      5292980                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      5292980                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       182491                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       182491                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        38499                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        38499                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        72000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        72000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data     26282101                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total     26282101                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data     26282101                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total     26282101                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        18381                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        18381                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         1035                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         1035                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        19416                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        19416                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        19419                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        19419                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.029541                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.029541                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.042512                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.042512                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.030233                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.030233                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.030331                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.030331                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 38653.998158                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 38653.998158                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data       120295                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total       120295                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 18249.100000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 18249.100000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  7699.800000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  7699.800000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 44773.596252                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 44773.596252                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 44621.563667                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 44621.563667                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         3073                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets           86                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             190                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    16.173684                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets           86                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data          303                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data           26                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data          329                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total          329                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data          329                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total          329                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          240                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          240                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data           18                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           10                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            5                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          258                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          258                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          259                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          259                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data      9307262                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total      9307262                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      1692010                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      1692010                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data        66000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total        66000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       148009                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       148009                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        66000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        66000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     10999272                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     10999272                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     11065272                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     11065272                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.013057                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.013057                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.017391                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.017391                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.013288                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.013288                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.013337                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.013337                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 38780.258333                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 38780.258333                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 94000.555556                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 94000.555556                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data        66000                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total        66000                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 14800.900000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14800.900000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  5600.200000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  5600.200000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 42632.837209                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 42632.837209                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 42723.057915                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 42723.057915                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse          14.665751                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              8680                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          160.740741                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    14.665751                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.028644                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.028644                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           17564                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          17564                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         8680                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          8680                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         8680                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           8680                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         8680                       # number of overall hits
system.cpu10.icache.overall_hits::total          8680                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           75                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           75                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           75                       # number of overall misses
system.cpu10.icache.overall_misses::total           75                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      7365250                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      7365250                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      7365250                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      7365250                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      7365250                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      7365250                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         8755                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         8755                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         8755                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         8755                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         8755                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         8755                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.008567                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.008567                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.008567                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.008567                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.008567                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.008567                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 98203.333333                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 98203.333333                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 98203.333333                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 98203.333333                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 98203.333333                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 98203.333333                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs    90.500000                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           21                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           21                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           21                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           54                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           54                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           54                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      5812500                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      5812500                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      5812500                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      5812500                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      5812500                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      5812500                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.006168                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.006168                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.006168                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.006168                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.006168                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.006168                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 107638.888889                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 107638.888889                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 107638.888889                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 107638.888889                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 107638.888889                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 107638.888889                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 13727                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           13129                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             239                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              12088                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  8738                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           72.286565                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   253                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          58015                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            10675                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        98943                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     13727                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             8991                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       40464                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   571                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                    8778                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            51446                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.971932                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.156240                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  34816     67.67%     67.67% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   1271      2.47%     70.15% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    799      1.55%     71.70% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   1247      2.42%     74.12% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                    998      1.94%     76.06% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    976      1.90%     77.96% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    986      1.92%     79.88% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   2774      5.39%     85.27% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   7579     14.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              51446                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.236611                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.705473                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   5689                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               33147                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    2573                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                9780                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  257                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                281                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                94743                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 104                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  257                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   8863                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  4698                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         3166                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    9077                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles               25385                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                93582                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                  26                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                24347                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  281                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands            139884                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              458221                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         142765                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps              126132                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  13750                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               74                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           75                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                   46618                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              19971                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              1480                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             524                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            192                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    92604                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               110                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   86917                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             873                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          9238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        40813                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        51446                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.689480                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.706749                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              7341     14.27%     14.27% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              1293      2.51%     16.78% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2             42812     83.22%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         51446                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               55690     64.07%     64.07% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult               9604     11.05%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.12% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              20529     23.62%     98.74% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              1094      1.26%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                86917                       # Type of FU issued
system.cpu11.iq.rate                         1.498182                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           226151                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          101961                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        84338                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                86917                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         2093                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          453                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked         2170                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  257                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  1825                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 662                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             92717                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts              13                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               19971                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               1480                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               59                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   25                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 592                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          128                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           91                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                219                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               86732                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               20382                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             183                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                      21464                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  11548                       # Number of branches executed
system.cpu11.iew.exec_stores                     1082                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.494993                       # Inst execution rate
system.cpu11.iew.wb_sent                        84399                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       84338                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   70223                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  124991                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     1.453727                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.561824                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          9234                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            97                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             211                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        50136                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.664991                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.110034                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        16228     32.37%     32.37% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1        16778     33.46%     65.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         6702     13.37%     79.20% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         3973      7.92%     87.13% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4          939      1.87%     89.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         2042      4.07%     93.07% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6           96      0.19%     93.26% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          191      0.38%     93.64% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         3187      6.36%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        50136                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              82194                       # Number of instructions committed
system.cpu11.commit.committedOps                83476                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        18905                       # Number of memory references committed
system.cpu11.commit.loads                       17878                       # Number of loads committed
system.cpu11.commit.membars                        47                       # Number of memory barriers committed
system.cpu11.commit.branches                    11448                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   72238                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                129                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          54968     65.85%     65.85% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult          9603     11.50%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         17878     21.42%     98.77% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         1027      1.23%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           83476                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                3187                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     139165                       # The number of ROB reads
system.cpu11.rob.rob_writes                    186738                       # The number of ROB writes
system.cpu11.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          6569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     120657                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     82194                       # Number of Instructions Simulated
system.cpu11.committedOps                       83476                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.705830                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.705830                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.416772                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.416772                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 131429                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 60371                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                  314346                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                  66917                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                 20771                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   51                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements               0                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          61.619795                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             18594                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             251                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           74.079681                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    61.619795                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.060176                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.060176                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.245117                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           38662                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          38662                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        17627                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         17627                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          968                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          968                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data            1                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu11.dcache.demand_hits::cpu11.data        18595                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          18595                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        18595                       # number of overall hits
system.cpu11.dcache.overall_hits::total         18595                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data          539                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          539                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data           41                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            3                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           12                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            4                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data          580                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          580                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data          583                       # number of overall misses
system.cpu11.dcache.overall_misses::total          583                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data     22026548                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total     22026548                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      4784486                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      4784486                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       238994                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       238994                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        37500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        36000                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        36000                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data     26811034                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total     26811034                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data     26811034                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total     26811034                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        18166                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        18166                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         1009                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         1009                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        19175                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        19175                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        19178                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        19178                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.029671                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.029671                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.040634                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.040634                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data            1                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.030248                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.030248                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.030399                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.030399                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 40865.580705                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 40865.580705                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 116694.780488                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 116694.780488                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 19916.166667                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 19916.166667                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         9375                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 46225.920690                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 46225.920690                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 45988.051458                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 45988.051458                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         3059                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          147                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             188                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    16.271277                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          147                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data          298                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total          298                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data           23                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data          321                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total          321                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data          321                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total          321                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          241                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          241                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data           18                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           12                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data          259                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total          259                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data          260                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total          260                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data      9308196                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total      9308196                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      1537507                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      1537507                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data       238500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total       238500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       200006                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       200006                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     10845703                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     10845703                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     11084203                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     11084203                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.013267                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.013267                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.017839                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.017839                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.013507                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.013507                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.013557                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.013557                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 38623.219917                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 38623.219917                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 85417.055556                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 85417.055556                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data       238500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total       238500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 16667.166667                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16667.166667                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         7125                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 41875.301158                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 41875.301158                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 42631.550000                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 42631.550000                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse          14.562165                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              8702                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          158.218182                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    14.562165                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.028442                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.028442                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           17611                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          17611                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         8702                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          8702                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         8702                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           8702                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         8702                       # number of overall hits
system.cpu11.icache.overall_hits::total          8702                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           76                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           76                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           76                       # number of overall misses
system.cpu11.icache.overall_misses::total           76                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      7268000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      7268000                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      7268000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      7268000                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      7268000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      7268000                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         8778                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         8778                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         8778                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         8778                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         8778                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         8778                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.008658                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.008658                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.008658                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.008658                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.008658                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.008658                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 95631.578947                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 95631.578947                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 95631.578947                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 95631.578947                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 95631.578947                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 95631.578947                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           21                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           21                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           21                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           55                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           55                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           55                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      5738500                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      5738500                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      5738500                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      5738500                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      5738500                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      5738500                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.006266                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.006266                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.006266                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.006266                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.006266                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.006266                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 104336.363636                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 104336.363636                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 104336.363636                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 104336.363636                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 104336.363636                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 104336.363636                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 13780                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           13192                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             244                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               9068                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  8765                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           96.658580                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   279                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          57358                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            10545                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        99354                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     13780                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             9044                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       40087                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   579                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                    8835                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            50943                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.999019                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.162327                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  34085     66.91%     66.91% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   1432      2.81%     69.72% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    808      1.59%     71.31% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   1262      2.48%     73.78% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                    999      1.96%     75.74% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    991      1.95%     77.69% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    979      1.92%     79.61% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   2919      5.73%     85.34% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   7468     14.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              50943                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.240245                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.732173                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   5729                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               32542                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    2648                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                9763                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  261                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                272                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                95153                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 104                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  261                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   8881                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  4717                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         2638                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    9142                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles               25304                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                93990                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                  27                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                24237                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                  286                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands            140469                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              460223                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         143337                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps              126136                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  14325                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               64                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           64                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                   46296                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              20086                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              1468                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             575                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            197                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    92933                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               105                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   86948                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             927                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          9574                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        42244                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        50943                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.706770                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.688950                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              6811     13.37%     13.37% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              1316      2.58%     15.95% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2             42816     84.05%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         50943                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               55729     64.09%     64.09% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult               9604     11.05%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.14% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              20555     23.64%     98.78% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              1060      1.22%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                86948                       # Type of FU issued
system.cpu12.iq.rate                         1.515883                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           225764                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          102621                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        84366                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                86948                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         2204                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          455                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked         2182                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  261                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  1789                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                 546                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             93041                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts              13                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               20086                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               1468                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               50                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 496                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          131                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           94                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                225                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               86770                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               20415                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             176                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                      21466                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  11556                       # Number of branches executed
system.cpu12.iew.exec_stores                     1051                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.512779                       # Inst execution rate
system.cpu12.iew.wb_sent                        84437                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       84366                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   70206                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  124999                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     1.470867                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.561652                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          9513                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            92                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             216                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        49589                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.683115                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.111317                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        15637     31.53%     31.53% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1        16818     33.91%     65.45% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         6700     13.51%     78.96% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         3973      8.01%     86.97% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          977      1.97%     88.94% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         2024      4.08%     93.02% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6           97      0.20%     93.22% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          187      0.38%     93.60% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         3176      6.40%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        49589                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              82189                       # Number of instructions committed
system.cpu12.commit.committedOps                83464                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        18895                       # Number of memory references committed
system.cpu12.commit.loads                       17882                       # Number of loads committed
system.cpu12.commit.membars                        48                       # Number of memory barriers committed
system.cpu12.commit.branches                    11448                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   72224                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                128                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          54966     65.86%     65.86% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult          9603     11.51%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.36% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         17882     21.42%     98.79% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         1013      1.21%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           83464                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                3176                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     138896                       # The number of ROB reads
system.cpu12.rob.rob_writes                    187375                       # The number of ROB writes
system.cpu12.timesIdled                            44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          6415                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     121314                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     82189                       # Number of Instructions Simulated
system.cpu12.committedOps                       83464                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.697879                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.697879                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.432913                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.432913                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 131481                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 60437                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                  314541                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                  66983                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                 20765                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   27                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements               0                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          60.957407                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             18624                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             248                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           75.096774                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    60.957407                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.059529                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.059529                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.242188                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           38698                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          38698                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        17665                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         17665                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          960                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          960                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data            1                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu12.dcache.demand_hits::cpu12.data        18625                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          18625                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        18625                       # number of overall hits
system.cpu12.dcache.overall_hits::total         18625                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data          535                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          535                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data           44                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           44                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            3                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            6                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            3                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data          579                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          579                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data          582                       # number of overall misses
system.cpu12.dcache.overall_misses::total          582                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data     21191915                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total     21191915                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      5189480                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      5189480                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       121499                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       121499                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        37500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data     26381395                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total     26381395                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data     26381395                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total     26381395                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        18200                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        18200                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         1004                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         1004                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        19204                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        19204                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        19207                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        19207                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.029396                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.029396                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.043825                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.043825                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data            1                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.030150                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.030150                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.030301                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.030301                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 39611.056075                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 39611.056075                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 117942.727273                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 117942.727273                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 20249.833333                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 20249.833333                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data        12500                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 45563.721934                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 45563.721934                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 45328.857388                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 45328.857388                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         3048                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          179                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             182                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    16.747253                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          179                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data          295                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total          295                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data           26                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data          321                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total          321                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data          321                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total          321                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          240                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          240                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data           18                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            6                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          258                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          258                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          259                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          259                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data      8806529                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total      8806529                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      1693510                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      1693510                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data       224250                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total       224250                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       102001                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       102001                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     10500039                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     10500039                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     10724289                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     10724289                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.013187                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.013187                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.017928                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.017928                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.013435                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.013435                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.013485                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.013485                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 36693.870833                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 36693.870833                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 94083.888889                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 94083.888889                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data       224250                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total       224250                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 17000.166667                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17000.166667                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         9500                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 40697.825581                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 40697.825581                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 41406.521236                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 41406.521236                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse          13.975349                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              8761                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          165.301887                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    13.975349                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.027296                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.027296                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           17723                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          17723                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         8761                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          8761                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         8761                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           8761                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         8761                       # number of overall hits
system.cpu12.icache.overall_hits::total          8761                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           74                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           74                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           74                       # number of overall misses
system.cpu12.icache.overall_misses::total           74                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      7088000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      7088000                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      7088000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      7088000                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      7088000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      7088000                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         8835                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         8835                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         8835                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         8835                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         8835                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         8835                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.008376                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.008376                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.008376                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.008376                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.008376                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.008376                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 95783.783784                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 95783.783784                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 95783.783784                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 95783.783784                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 95783.783784                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 95783.783784                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs          123                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          123                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           21                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           21                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           21                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           53                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           53                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           53                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      5553250                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      5553250                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      5553250                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      5553250                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      5553250                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      5553250                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.005999                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.005999                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.005999                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.005999                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.005999                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.005999                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 104778.301887                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 104778.301887                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 104778.301887                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 104778.301887                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 104778.301887                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 104778.301887                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 13685                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           13170                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             237                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               8997                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  8719                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           96.910081                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   243                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          56427                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            10398                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        99411                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     13685                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             8962                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       39744                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   565                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                    8743                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            50432                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.015427                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.174963                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  33674     66.77%     66.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   1403      2.78%     69.55% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    799      1.58%     71.14% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   1214      2.41%     73.54% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   1024      2.03%     75.58% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    938      1.86%     77.43% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    971      1.93%     79.36% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   2885      5.72%     85.08% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   7524     14.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              50432                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.242526                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.761763                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   5613                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               32189                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    2604                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                9771                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  255                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                237                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                95059                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  255                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   8757                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  4715                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         2340                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    9117                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles               25248                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                93979                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                  29                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                24240                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                  231                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands            140474                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              460407                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         143605                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps              126037                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  14426                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               46                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                   46374                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              20103                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              1439                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             604                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            211                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    92881                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                95                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   86689                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             885                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          9586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        42954                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        50432                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.718928                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.677246                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              6470     12.83%     12.83% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              1235      2.45%     15.28% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2             42727     84.72%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         50432                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               55604     64.14%     64.14% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult               9604     11.08%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.22% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              20436     23.57%     98.79% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              1045      1.21%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                86689                       # Type of FU issued
system.cpu13.iq.rate                         1.536304                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           224693                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          102571                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        84206                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                86689                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads             18                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         2239                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          434                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked         2093                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  255                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  1829                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 714                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             92979                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts               1                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               20103                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               1439                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               44                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 670                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          128                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           88                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                216                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               86515                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               20290                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             172                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                      21326                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  11517                       # Number of branches executed
system.cpu13.iew.exec_stores                     1036                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.533220                       # Inst execution rate
system.cpu13.iew.wb_sent                        84275                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       84206                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   70142                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  124981                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     1.492300                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.561221                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          9524                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            88                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             210                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        49085                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.698890                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.113245                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        15140     30.84%     30.84% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1        16824     34.28%     65.12% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         6686     13.62%     78.74% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         3994      8.14%     86.88% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4          951      1.94%     88.82% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         2041      4.16%     92.97% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          107      0.22%     93.19% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          175      0.36%     93.55% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         3167      6.45%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        49085                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              82124                       # Number of instructions committed
system.cpu13.commit.committedOps                83390                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        18869                       # Number of memory references committed
system.cpu13.commit.loads                       17864                       # Number of loads committed
system.cpu13.commit.membars                        47                       # Number of memory barriers committed
system.cpu13.commit.branches                    11433                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   72164                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                127                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          54918     65.86%     65.86% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult          9603     11.52%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.37% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         17864     21.42%     98.79% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         1005      1.21%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           83390                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                3167                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     138338                       # The number of ROB reads
system.cpu13.rob.rob_writes                    187241                       # The number of ROB writes
system.cpu13.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          5995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     122245                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     82124                       # Number of Instructions Simulated
system.cpu13.committedOps                       83390                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.687095                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.687095                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.455403                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.455403                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 131203                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 60317                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                  313671                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                  66886                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                 20686                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements               0                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          60.360174                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             18605                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             248                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           75.020161                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    60.360174                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.058945                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.058945                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.242188                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           38603                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          38603                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        17648                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         17648                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          958                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          958                       # number of WriteReq hits
system.cpu13.dcache.demand_hits::cpu13.data        18606                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          18606                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        18606                       # number of overall hits
system.cpu13.dcache.overall_hits::total         18606                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data          515                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          515                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data           41                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            3                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            3                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data          556                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          556                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data          559                       # number of overall misses
system.cpu13.dcache.overall_misses::total          559                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data     18915075                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total     18915075                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      4078730                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      4078730                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        43500                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        43500                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        39500                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        39500                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data     22993805                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total     22993805                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data     22993805                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total     22993805                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        18163                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        18163                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          999                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          999                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        19162                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        19162                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        19165                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        19165                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.028354                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.028354                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.041041                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.041041                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data            1                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.029016                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.029016                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.029168                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.029168                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 36728.300971                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 36728.300971                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 99481.219512                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 99481.219512                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data        14500                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total        14500                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 13166.666667                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 13166.666667                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 41355.764388                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 41355.764388                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 41133.819320                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 41133.819320                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2929                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             182                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    16.093407                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data          275                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total          275                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data           23                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data          298                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total          298                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data          298                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total          298                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          240                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          240                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data           18                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            3                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data          258                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total          258                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data          259                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total          259                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data      8569956                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total      8569956                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      1368260                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      1368260                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data       106500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total       106500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        34000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        34000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        30500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        30500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data      9938216                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total      9938216                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     10044716                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     10044716                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.013214                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.013214                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.018018                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.018018                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.013464                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.013464                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.013514                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.013514                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 35708.150000                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 35708.150000                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 76014.444444                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 76014.444444                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data       106500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total       106500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 11333.333333                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11333.333333                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data 10166.666667                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 10166.666667                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 38520.217054                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 38520.217054                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 38782.687259                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 38782.687259                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse          13.459530                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              8669                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          166.711538                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    13.459530                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.026288                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.026288                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           17538                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          17538                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst         8669                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          8669                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst         8669                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           8669                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst         8669                       # number of overall hits
system.cpu13.icache.overall_hits::total          8669                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           74                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           74                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           74                       # number of overall misses
system.cpu13.icache.overall_misses::total           74                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      6853500                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      6853500                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      6853500                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      6853500                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      6853500                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      6853500                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst         8743                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         8743                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst         8743                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         8743                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst         8743                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         8743                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.008464                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.008464                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.008464                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.008464                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.008464                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.008464                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 92614.864865                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 92614.864865                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 92614.864865                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 92614.864865                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 92614.864865                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 92614.864865                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           22                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           22                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           22                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           52                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           52                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           52                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      5243500                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      5243500                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      5243500                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      5243500                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      5243500                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      5243500                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.005948                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.005948                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.005948                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.005948                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.005948                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.005948                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 100836.538462                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 100836.538462                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 100836.538462                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 100836.538462                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 100836.538462                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 100836.538462                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 13374                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           12856                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             236                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               8760                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  8564                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           97.762557                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   255                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          55687                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            10317                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        98293                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     13374                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             8819                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       39303                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   563                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                    8762                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  74                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            49909                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.014486                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.176043                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  33392     66.91%     66.91% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   1315      2.63%     69.54% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    778      1.56%     71.10% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   1216      2.44%     73.54% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   1032      2.07%     75.60% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    924      1.85%     77.45% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    996      2.00%     79.45% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                   2750      5.51%     84.96% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   7506     15.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              49909                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.240164                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.765098                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   5516                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               31907                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    2623                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                9608                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  255                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                231                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                93837                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                  93                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  255                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   8628                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  4490                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         2737                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    9012                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles               24787                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                92666                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                  27                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                23849                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  212                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands            137989                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              453999                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         141800                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps              123428                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  14558                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               53                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           55                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                   45643                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              19970                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              1444                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             589                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            199                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    91596                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               102                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   85257                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             945                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          9733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        43551                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        49909                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.708249                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.689210                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              6697     13.42%     13.42% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1167      2.34%     15.76% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2             42045     84.24%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         49909                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               54395     63.80%     63.80% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult               9604     11.26%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.07% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              20232     23.73%     98.80% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              1026      1.20%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                85257                       # Type of FU issued
system.cpu14.iq.rate                         1.531004                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           221366                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          101439                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        82799                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                85257                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         2293                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          452                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         2078                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  255                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  1917                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 560                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             91701                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               19970                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               1444                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               50                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 516                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          128                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           90                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                218                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               85093                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               20094                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             162                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                      21112                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  11179                       # Number of branches executed
system.cpu14.iew.exec_stores                     1018                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.528059                       # Inst execution rate
system.cpu14.iew.wb_sent                        82864                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       82799                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   69148                       # num instructions producing a value
system.cpu14.iew.wb_consumers                  122958                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     1.486864                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.562371                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          9669                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            91                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             210                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        48547                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.688364                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.115239                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        15218     31.35%     31.35% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1        16491     33.97%     65.32% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         6618     13.63%     78.95% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         3911      8.06%     87.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          951      1.96%     88.96% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         1925      3.97%     92.93% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6           99      0.20%     93.13% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          190      0.39%     93.52% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         3144      6.48%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        48547                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              80728                       # Number of instructions committed
system.cpu14.commit.committedOps                81965                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        18669                       # Number of memory references committed
system.cpu14.commit.loads                       17677                       # Number of loads committed
system.cpu14.commit.membars                        46                       # Number of memory barriers committed
system.cpu14.commit.branches                    11086                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   71081                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                124                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          53693     65.51%     65.51% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult          9603     11.72%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.22% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         17677     21.57%     98.79% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          992      1.21%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           81965                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                3144                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     136556                       # The number of ROB reads
system.cpu14.rob.rob_writes                    184700                       # The number of ROB writes
system.cpu14.timesIdled                            39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          5778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     122985                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     80728                       # Number of Instructions Simulated
system.cpu14.committedOps                       81965                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.689810                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.689810                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.449674                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.449674                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 129273                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 59757                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                  308865                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                  64888                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                 20507                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   35                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements               0                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          60.225240                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             18398                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             249                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           73.887550                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    60.225240                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.058814                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.058814                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.243164                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           38220                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          38220                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        17462                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         17462                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          937                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          937                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data            2                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu14.dcache.demand_hits::cpu14.data        18399                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          18399                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        18399                       # number of overall hits
system.cpu14.dcache.overall_hits::total         18399                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data          516                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          516                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data           44                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           44                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            3                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            7                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            5                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data          560                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          560                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data          563                       # number of overall misses
system.cpu14.dcache.overall_misses::total          563                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data     18761401                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total     18761401                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      4040482                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      4040482                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       123992                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       123992                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        37499                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data        64500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total        64500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data     22801883                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total     22801883                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data     22801883                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total     22801883                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        17978                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        17978                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          981                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          981                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        18959                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        18959                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        18962                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        18962                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.028702                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.028702                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.044852                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.044852                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data            1                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.029537                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.029537                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.029691                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.029691                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 36359.304264                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 36359.304264                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 91829.136364                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 91829.136364                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 17713.142857                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 17713.142857                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  7499.800000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  7499.800000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 40717.648214                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 40717.648214                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 40500.680284                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 40500.680284                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         2921                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             187                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    15.620321                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data          275                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total          275                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data           26                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data          301                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total          301                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data          301                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total          301                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          241                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          241                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data           18                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            7                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          259                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          259                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          260                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          260                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data      8879409                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total      8879409                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data      1298759                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total      1298759                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data        86000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total        86000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       101008                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       101008                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     10178168                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     10178168                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     10264168                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     10264168                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.013405                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.013405                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.018349                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.018349                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.013661                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.013661                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.013712                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.013712                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 36844.020747                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 36844.020747                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 72153.277778                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 72153.277778                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data        86000                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total        86000                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 14429.714286                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14429.714286                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  5400.200000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  5400.200000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 39297.945946                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 39297.945946                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 39477.569231                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 39477.569231                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse          13.008701                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              8696                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              49                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          177.469388                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    13.008701                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.025408                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.025408                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           17573                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          17573                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         8696                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          8696                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         8696                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           8696                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         8696                       # number of overall hits
system.cpu14.icache.overall_hits::total          8696                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           66                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           66                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           66                       # number of overall misses
system.cpu14.icache.overall_misses::total           66                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      6273250                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      6273250                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      6273250                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      6273250                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      6273250                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      6273250                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         8762                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         8762                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         8762                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         8762                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         8762                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         8762                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.007533                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.007533                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.007533                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.007533                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.007533                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.007533                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 95049.242424                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 95049.242424                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 95049.242424                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 95049.242424                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 95049.242424                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 95049.242424                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           17                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           17                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           17                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           49                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           49                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           49                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      5125750                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      5125750                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      5125750                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      5125750                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      5125750                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      5125750                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.005592                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.005592                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.005592                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.005592                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.005592                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.005592                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 104607.142857                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 104607.142857                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 104607.142857                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 104607.142857                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 104607.142857                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 104607.142857                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 13216                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           12677                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             213                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              12856                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  8462                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           65.821406                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   258                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          55233                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            10088                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        96303                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     13216                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             8720                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       39507                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   517                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                    8593                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  56                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            49861                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.975211                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.168263                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  33856     67.90%     67.90% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   1200      2.41%     70.31% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    727      1.46%     71.77% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   1128      2.26%     74.03% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   1024      2.05%     76.08% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    784      1.57%     77.65% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   1124      2.25%     79.91% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   2456      4.93%     84.83% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   7562     15.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              49861                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.239277                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.743577                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   5577                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               31991                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    2388                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                9677                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  228                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                241                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                92309                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  228                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   8751                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  3912                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         3243                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    8757                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles               24970                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                91296                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                23950                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  290                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands            136625                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              447246                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         139757                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps              123655                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  12966                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               51                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           54                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                   46394                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              19727                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              1227                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             513                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            186                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    90500                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                99                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   85113                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             818                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          8510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        38307                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        49861                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.707005                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.691427                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              6754     13.55%     13.55% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              1101      2.21%     15.75% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2             42006     84.25%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         49861                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               54364     63.87%     63.87% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult               9604     11.28%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.16% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              20124     23.64%     98.80% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              1021      1.20%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                85113                       # Type of FU issued
system.cpu15.iq.rate                         1.540981                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           220903                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           99120                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        82753                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                85113                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         2038                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          231                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked         2025                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  228                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  1736                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                 296                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             90602                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               19727                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               1227                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               47                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                 254                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          122                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           65                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                187                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               84958                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               19997                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             153                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                      21010                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  11181                       # Number of branches executed
system.cpu15.iew.exec_stores                     1013                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.538175                       # Inst execution rate
system.cpu15.iew.wb_sent                        82819                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       82753                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   69179                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  123031                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     1.498253                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.562289                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          8447                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            91                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             183                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        48673                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.686541                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.116057                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        15326     31.49%     31.49% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        16462     33.82%     65.31% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         6623     13.61%     78.92% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         3974      8.16%     87.08% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4          943      1.94%     89.02% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         1897      3.90%     92.92% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          105      0.22%     93.13% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          172      0.35%     93.49% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         3171      6.51%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        48673                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              80848                       # Number of instructions committed
system.cpu15.commit.committedOps                82089                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        18685                       # Number of memory references committed
system.cpu15.commit.loads                       17689                       # Number of loads committed
system.cpu15.commit.membars                        46                       # Number of memory barriers committed
system.cpu15.commit.branches                    11113                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   71178                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                124                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          53801     65.54%     65.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult          9603     11.70%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         17689     21.55%     98.79% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          996      1.21%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           82089                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                3171                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     135544                       # The number of ROB reads
system.cpu15.rob.rob_writes                    182329                       # The number of ROB writes
system.cpu15.timesIdled                            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          5372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     123439                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     80848                       # Number of Instructions Simulated
system.cpu15.committedOps                       82089                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.683171                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.683171                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.463763                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.463763                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 129154                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 59699                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                  308433                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                  64933                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                 20642                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   29                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements               0                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          60.266992                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             18383                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             248                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           74.125000                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    60.266992                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.058854                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.058854                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.242188                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           38139                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          38139                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        17437                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         17437                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          945                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          945                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            2                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data        18382                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          18382                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        18384                       # number of overall hits
system.cpu15.dcache.overall_hits::total         18384                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data          500                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          500                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data           41                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            1                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            6                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data          541                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          541                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data          542                       # number of overall misses
system.cpu15.dcache.overall_misses::total          542                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     17588181                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     17588181                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      4124972                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      4124972                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       130492                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       130492                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        37500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        39500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        39500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data     21713153                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total     21713153                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data     21713153                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total     21713153                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        17937                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        17937                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          986                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          986                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        18923                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        18923                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        18926                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        18926                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.027875                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.027875                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.041582                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.041582                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.028590                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.028590                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.028638                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.028638                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 35176.362000                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 35176.362000                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 100609.073171                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 100609.073171                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 21748.666667                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 21748.666667                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         9375                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 40135.218115                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 40135.218115                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 40061.167897                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 40061.167897                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2838                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             182                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    15.593407                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data          262                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total          262                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data           22                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data          284                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total          284                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data          284                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total          284                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          238                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          238                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data           19                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            6                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            4                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          257                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          257                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          258                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          258                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data      8301910                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total      8301910                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data      1349014                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total      1349014                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data        80750                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total        80750                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       110508                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       110508                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        36000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        36000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data      9650924                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total      9650924                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data      9731674                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total      9731674                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.013269                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.013269                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.019270                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.019270                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.013581                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.013581                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.013632                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.013632                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 34881.974790                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 34881.974790                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 71000.736842                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 71000.736842                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data        80750                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total        80750                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data        18418                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total        18418                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         7125                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 37552.233463                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 37552.233463                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 37719.666667                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 37719.666667                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse          13.013077                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              8531                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              50                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          170.620000                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    13.013077                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.025416                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.025416                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           17236                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          17236                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         8531                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          8531                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         8531                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           8531                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         8531                       # number of overall hits
system.cpu15.icache.overall_hits::total          8531                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           62                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           62                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           62                       # number of overall misses
system.cpu15.icache.overall_misses::total           62                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      6005750                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      6005750                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      6005750                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      6005750                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      6005750                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      6005750                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         8593                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         8593                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         8593                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         8593                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         8593                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         8593                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.007215                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.007215                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.007215                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.007215                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.007215                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.007215                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 96866.935484                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 96866.935484                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 96866.935484                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 96866.935484                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 96866.935484                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 96866.935484                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs          167                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          167                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           12                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           12                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           12                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           50                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           50                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           50                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      4522250                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      4522250                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      4522250                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      4522250                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      4522250                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      4522250                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.005819                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.005819                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.005819                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.005819                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.005819                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.005819                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst        90445                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total        90445                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst        90445                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total        90445                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst        90445                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total        90445                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                5369                       # Transaction distribution
system.membus.trans_dist::ReadResp               5362                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate            6                       # Transaction distribution
system.membus.trans_dist::Writeback               102                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               27                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             48                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              75                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           18                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           18                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1094                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1094                       # Transaction distribution
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port         1221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port         2108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port          296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port          311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port          306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port          300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port          297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port          312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port          313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port          300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port          297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port          296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port          299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port          290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port          287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port          292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port          289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port        39040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port        69760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  179072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3843                       # Total snoops (count)
system.membus.snoop_fanout::samples              6683                       # Request fanout histogram
system.membus.snoop_fanout::mean                   31                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                   6683    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              31                       # Request fanout histogram
system.membus.snoop_fanout::max_value              31                       # Request fanout histogram
system.membus.snoop_fanout::total                6683                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8301241                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3243750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5280489                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.9                       # Layer utilization (%)
system.membus.respLayer5.occupancy             272000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer6.occupancy            1481530                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.7                       # Layer utilization (%)
system.membus.respLayer9.occupancy             272750                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer10.occupancy           1503145                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             1.7                       # Layer utilization (%)
system.membus.respLayer13.occupancy            275250                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer14.occupancy           1489878                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             1.7                       # Layer utilization (%)
system.membus.respLayer17.occupancy            272000                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer18.occupancy           1493072                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             1.7                       # Layer utilization (%)
system.membus.respLayer21.occupancy            271000                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer22.occupancy           1469289                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             1.6                       # Layer utilization (%)
system.membus.respLayer25.occupancy            283250                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer26.occupancy           1542518                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             1.7                       # Layer utilization (%)
system.membus.respLayer29.occupancy            274500                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer30.occupancy           1499352                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             1.7                       # Layer utilization (%)
system.membus.respLayer33.occupancy            283500                       # Layer occupancy (ticks)
system.membus.respLayer33.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer34.occupancy           1426882                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             1.6                       # Layer utilization (%)
system.membus.respLayer37.occupancy            276250                       # Layer occupancy (ticks)
system.membus.respLayer37.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer38.occupancy           1466010                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             1.6                       # Layer utilization (%)
system.membus.respLayer41.occupancy            287500                       # Layer occupancy (ticks)
system.membus.respLayer41.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer42.occupancy           1472718                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             1.6                       # Layer utilization (%)
system.membus.respLayer45.occupancy            290500                       # Layer occupancy (ticks)
system.membus.respLayer45.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer46.occupancy           1472791                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             1.6                       # Layer utilization (%)
system.membus.respLayer49.occupancy            283750                       # Layer occupancy (ticks)
system.membus.respLayer49.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer50.occupancy           1472210                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             1.6                       # Layer utilization (%)
system.membus.respLayer53.occupancy            281500                       # Layer occupancy (ticks)
system.membus.respLayer53.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer54.occupancy           1421284                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             1.6                       # Layer utilization (%)
system.membus.respLayer57.occupancy            259250                       # Layer occupancy (ticks)
system.membus.respLayer57.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer58.occupancy           1436323                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             1.6                       # Layer utilization (%)
system.membus.respLayer61.occupancy            264250                       # Layer occupancy (ticks)
system.membus.respLayer61.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer62.occupancy           1420318                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
