 
****************************************
Report : timing
        -path full
        -delay min
        -nets
        -max_paths 50
        -capacitance
Design : core
Version: T-2022.03-SP3
Date   : Thu Jun  8 15:48:00 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: fast   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U156/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N70 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[31]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[31]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U155/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N69 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[30]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[30]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[29]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U154/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N68 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[29]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[29]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[28]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U153/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N67 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[28]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[28]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U152/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N66 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[27]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[27]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U151/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N65 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[26]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[26]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U150/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N64 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[25]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[25]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U149/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N63 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[24]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[24]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[23]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U148/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N62 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[23]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[23]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[22]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U147/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N61 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[22]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[22]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[21]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U146/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N60 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[21]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[21]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[20]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U145/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N59 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[20]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[20]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[19]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U144/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N58 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[19]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[19]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U143/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N57 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[18]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[18]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[17]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U142/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N56 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[17]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[17]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U141/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N55 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[16]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[16]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U140/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N54 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[15]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[15]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U139/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N53 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[14]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[14]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U138/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N52 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[13]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[13]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U137/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N51 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[12]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[12]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U136/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N50 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[11]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[11]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U135/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N49 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[10]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[10]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U134/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N48 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[9]/D (DFF_X1)                     0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[9]/CK (DFF_X1)                    0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U133/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N47 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[8]/D (DFF_X1)                     0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[8]/CK (DFF_X1)                    0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U132/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N46 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[7]/D (DFF_X1)                     0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[7]/CK (DFF_X1)                    0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U131/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N45 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[6]/D (DFF_X1)                     0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[6]/CK (DFF_X1)                    0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U130/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N44 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[5]/D (DFF_X1)                     0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[5]/CK (DFF_X1)                    0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U129/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N43 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[4]/D (DFF_X1)                     0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[4]/CK (DFF_X1)                    0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U128/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N42 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[3]/D (DFF_X1)                     0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[3]/CK (DFF_X1)                    0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U127/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N41 (net)                1         1.34      0.00       0.11 f
  fetch/pc_reg_reg[2]/D (DFF_X1)                     0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_reg_reg[2]/CK (DFF_X1)                    0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/tail_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                          0.00       0.10 r
  reorder_buf/reset_i (net)                0.00      0.00       0.10 r
  reorder_buf/U10593/ZN (NOR2_X1)                    0.01       0.11 f
  reorder_buf/n1071 (net)        1         1.34      0.00       0.11 f
  reorder_buf/tail_reg[2]/D (DFF_X1)                 0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  reorder_buf/tail_reg[2]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/commitment_valid_o_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               266         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/U9597/ZN (NOR2_X1)                                    0.01       0.11 f
  reorder_buf/N242 (net)                        1         1.34      0.00       0.11 f
  reorder_buf/commitment_valid_o_reg/D (DFF_X1)                     0.01       0.11 f
  data arrival time                                                            0.11

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/commitment_valid_o_reg/CK (DFF_X1)                    0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_pc/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               266         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_1)     0.00      0.10 r
  reorder_buf/cbuf_pc/reset_i (net)                       0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/U1871/ZN (AOI211_X1)                          0.01       0.11 f
  reorder_buf/cbuf_pc/n2089 (net)               1         1.34      0.00       0.11 f
  reorder_buf/cbuf_pc/rd_ptr_reg[3]/D (DFF_X1)                      0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_pc/rd_ptr_reg[3]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_pc/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               266         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_1)     0.00      0.10 r
  reorder_buf/cbuf_pc/reset_i (net)                       0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/U1868/ZN (AOI211_X1)                          0.01       0.11 f
  reorder_buf/cbuf_pc/n2088 (net)               1         1.34      0.00       0.11 f
  reorder_buf/cbuf_pc/rd_ptr_reg[2]/D (DFF_X1)                      0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_pc/rd_ptr_reg[2]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_pc/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               266         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_1)     0.00      0.10 r
  reorder_buf/cbuf_pc/reset_i (net)                       0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/U1866/ZN (AOI211_X1)                          0.01       0.11 f
  reorder_buf/cbuf_pc/n2086 (net)               1         1.34      0.00       0.11 f
  reorder_buf/cbuf_pc/rd_ptr_reg[0]/D (DFF_X1)                      0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_pc/rd_ptr_reg[0]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_pc/wr_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               266         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_1)     0.00      0.10 r
  reorder_buf/cbuf_pc/reset_i (net)                       0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/U1864/ZN (AOI211_X1)                          0.01       0.11 f
  reorder_buf/cbuf_pc/n2083 (net)               1         1.34      0.00       0.11 f
  reorder_buf/cbuf_pc/wr_ptr_reg[2]/D (DFF_X1)                      0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_pc/wr_ptr_reg[2]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_inst/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               266         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_0)     0.00     0.10 r
  reorder_buf/cbuf_inst/reset_i (net)                     0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/U1994/ZN (AOI211_X1)                        0.01       0.11 f
  reorder_buf/cbuf_inst/n3018 (net)             1         1.34      0.00       0.11 f
  reorder_buf/cbuf_inst/rd_ptr_reg[3]/D (DFF_X1)                    0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_inst/rd_ptr_reg[3]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_inst/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               266         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_0)     0.00     0.10 r
  reorder_buf/cbuf_inst/reset_i (net)                     0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/U1991/ZN (AOI211_X1)                        0.01       0.11 f
  reorder_buf/cbuf_inst/n3019 (net)             1         1.34      0.00       0.11 f
  reorder_buf/cbuf_inst/rd_ptr_reg[2]/D (DFF_X1)                    0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_inst/rd_ptr_reg[2]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_inst/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               266         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_0)     0.00     0.10 r
  reorder_buf/cbuf_inst/reset_i (net)                     0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/U1989/ZN (AOI211_X1)                        0.01       0.11 f
  reorder_buf/cbuf_inst/n3021 (net)             1         1.34      0.00       0.11 f
  reorder_buf/cbuf_inst/rd_ptr_reg[0]/D (DFF_X1)                    0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_inst/rd_ptr_reg[0]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_inst/wr_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               266         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_0)     0.00     0.10 r
  reorder_buf/cbuf_inst/reset_i (net)                     0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/U1987/ZN (AOI211_X1)                        0.01       0.11 f
  reorder_buf/cbuf_inst/n3024 (net)             1         1.34      0.00       0.11 f
  reorder_buf/cbuf_inst/wr_ptr_reg[2]/D (DFF_X1)                    0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_inst/wr_ptr_reg[2]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/tail_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                          0.00       0.10 r
  reorder_buf/reset_i (net)                0.00      0.00       0.10 r
  reorder_buf/U10595/ZN (AOI211_X1)                  0.01       0.11 f
  reorder_buf/n1072 (net)        1         1.34      0.00       0.11 f
  reorder_buf/tail_reg[3]/D (DFF_X1)                 0.01       0.12 f
  data arrival time                                             0.12

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  reorder_buf/tail_reg[3]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.12
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/tail_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                          0.00       0.10 r
  reorder_buf/reset_i (net)                0.00      0.00       0.10 r
  reorder_buf/U10590/ZN (AOI211_X1)                  0.01       0.11 f
  reorder_buf/n1070 (net)        1         1.34      0.00       0.11 f
  reorder_buf/tail_reg[1]/D (DFF_X1)                 0.01       0.12 f
  data arrival time                                             0.12

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  reorder_buf/tail_reg[1]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.12
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/head_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                          0.00       0.10 r
  reorder_buf/reset_i (net)                0.00      0.00       0.10 r
  reorder_buf/U10405/ZN (AOI211_X1)                  0.01       0.11 f
  reorder_buf/n1030 (net)        1         1.34      0.00       0.11 f
  reorder_buf/head_reg[3]/D (DFF_X1)                 0.01       0.12 f
  data arrival time                                             0.12

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  reorder_buf/head_reg[3]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.12
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: rename0/freelist0/head_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               266         0.00      0.00       0.10 r
  rename0/reset_i (rename)                                          0.00       0.10 r
  rename0/reset_i (net)                                   0.00      0.00       0.10 r
  rename0/freelist0/reset_i (freelist)                              0.00       0.10 r
  rename0/freelist0/reset_i (net)                         0.00      0.00       0.10 r
  rename0/freelist0/U434/ZN (AOI221_X1)                             0.01       0.11 f
  rename0/freelist0/n358 (net)                  1         1.34      0.00       0.11 f
  rename0/freelist0/head_reg[1]/D (DFF_X1)                          0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  rename0/freelist0/head_reg[1]/CK (DFF_X1)                         0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: rename0/freelist0/head_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               266         0.00      0.00       0.10 r
  rename0/reset_i (rename)                                          0.00       0.10 r
  rename0/reset_i (net)                                   0.00      0.00       0.10 r
  rename0/freelist0/reset_i (freelist)                              0.00       0.10 r
  rename0/freelist0/reset_i (net)                         0.00      0.00       0.10 r
  rename0/freelist0/U431/ZN (AOI221_X1)                             0.01       0.11 f
  rename0/freelist0/n357 (net)                  1         1.34      0.00       0.11 f
  rename0/freelist0/head_reg[0]/D (DFF_X1)                          0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  rename0/freelist0/head_reg[0]/CK (DFF_X1)                         0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_prd/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               266         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)      0.00       0.10 r
  reorder_buf/cbuf_prd/reset_i (net)                      0.00      0.00       0.10 r
  reorder_buf/cbuf_prd/U418/ZN (AOI221_X1)                          0.01       0.11 f
  reorder_buf/cbuf_prd/n359 (net)               1         1.34      0.00       0.11 f
  reorder_buf/cbuf_prd/rd_ptr_reg[1]/D (DFF_X1)                     0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_prd/rd_ptr_reg[1]/CK (DFF_X1)                    0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_prd/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               266         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)      0.00       0.10 r
  reorder_buf/cbuf_prd/reset_i (net)                      0.00      0.00       0.10 r
  reorder_buf/cbuf_prd/U415/ZN (AOI221_X1)                          0.01       0.11 f
  reorder_buf/cbuf_prd/n358 (net)               1         1.34      0.00       0.11 f
  reorder_buf/cbuf_prd/rd_ptr_reg[0]/D (DFF_X1)                     0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_prd/rd_ptr_reg[0]/CK (DFF_X1)                    0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/tail_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                          0.00       0.10 r
  reorder_buf/reset_i (net)                0.00      0.00       0.10 r
  reorder_buf/U10587/ZN (AOI221_X1)                  0.01       0.11 f
  reorder_buf/n1069 (net)        1         1.34      0.00       0.11 f
  reorder_buf/tail_reg[0]/D (DFF_X1)                 0.01       0.12 f
  data arrival time                                             0.12

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  reorder_buf/tail_reg[0]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.12
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/head_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                266         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                          0.00       0.10 r
  reorder_buf/reset_i (net)                0.00      0.00       0.10 r
  reorder_buf/U10407/ZN (AOI221_X1)                  0.01       0.11 f
  reorder_buf/n1031 (net)        1         1.34      0.00       0.11 f
  reorder_buf/head_reg[4]/D (DFF_X1)                 0.01       0.12 f
  data arrival time                                             0.12

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  reorder_buf/head_reg[4]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.12
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/fifo_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               266         0.00      0.00       0.10 r
  lsu0/reset_i (lsu)                                                0.00       0.10 r
  lsu0/reset_i (net)                                      0.00      0.00       0.10 r
  lsu0/lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       0.10 r
  lsu0/lsu_fifo/reset_i (net)                             0.00      0.00       0.10 r
  lsu0/lsu_fifo/C211/Z (GTECH_AND2)                                 0.00       0.10 r
  lsu0/lsu_fifo/N22 (net)                       3         1.15      0.00       0.10 r
  lsu0/lsu_fifo/C183/Z_0 (*SELECT_OP_3.2_3.1_2)                     0.00       0.10 r
  lsu0/lsu_fifo/N20 (net)                       1         0.31      0.00       0.10 r
  lsu0/lsu_fifo/fifo_cnt_reg[0]/next_state (**SEQGEN**)             0.00       0.10 r
  data arrival time                                                            0.10

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/fifo_cnt_reg[0]/clocked_on (**SEQGEN**)             0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.10
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: fetch/pc_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[7]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch/pc_reg[9]/CK (DFF_X1)                        0.00 #     0.00 r
  fetch/pc_reg[9]/Q (DFF_X1)                         0.27       0.27 f
  fetch/imem_addr_o[7] (net)     1        25.00      0.00       0.27 f
  fetch/imem_addr_o[7] (fetch)                       0.00       0.27 f
  imem_addr_o[7] (net)                    25.00      0.00       0.27 f
  imem_addr_o[7] (out)                               0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: fetch/pc_reg[7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[5]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch/pc_reg[7]/CK (DFF_X1)                        0.00 #     0.00 r
  fetch/pc_reg[7]/Q (DFF_X1)                         0.27       0.27 f
  fetch/imem_addr_o[5] (net)     1        25.00      0.00       0.27 f
  fetch/imem_addr_o[5] (fetch)                       0.00       0.27 f
  imem_addr_o[5] (net)                    25.00      0.00       0.27 f
  imem_addr_o[5] (out)                               0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: fetch/pc_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch/pc_reg[5]/CK (DFF_X1)                        0.00 #     0.00 r
  fetch/pc_reg[5]/Q (DFF_X1)                         0.27       0.27 f
  fetch/imem_addr_o[3] (net)     1        25.00      0.00       0.27 f
  fetch/imem_addr_o[3] (fetch)                       0.00       0.27 f
  imem_addr_o[3] (net)                    25.00      0.00       0.27 f
  imem_addr_o[3] (out)                               0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: fetch/pc_reg[8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[6]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch/pc_reg[8]/CK (DFF_X1)                        0.00 #     0.00 r
  fetch/pc_reg[8]/Q (DFF_X1)                         0.27       0.27 f
  fetch/imem_addr_o[6] (net)     2        26.85      0.00       0.27 f
  fetch/imem_addr_o[6] (fetch)                       0.00       0.27 f
  imem_addr_o[6] (net)                    26.85      0.00       0.27 f
  imem_addr_o[6] (out)                               0.14       0.41 f
  data arrival time                                             0.41

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.41
  ---------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: fetch/pc_reg[6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch/pc_reg[6]/CK (DFF_X1)                        0.00 #     0.00 r
  fetch/pc_reg[6]/Q (DFF_X1)                         0.27       0.27 f
  fetch/imem_addr_o[4] (net)     2        26.85      0.00       0.27 f
  fetch/imem_addr_o[4] (fetch)                       0.00       0.27 f
  imem_addr_o[4] (net)                    26.85      0.00       0.27 f
  imem_addr_o[4] (out)                               0.14       0.41 f
  data arrival time                                             0.41

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.41
  ---------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: fetch/pc_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch/pc_reg[3]/CK (DFF_X1)                        0.00 #     0.00 r
  fetch/pc_reg[3]/Q (DFF_X1)                         0.28       0.28 f
  fetch/imem_addr_o[1] (net)     3        28.78      0.00       0.28 f
  fetch/imem_addr_o[1] (fetch)                       0.00       0.28 f
  imem_addr_o[1] (net)                    28.78      0.00       0.28 f
  imem_addr_o[1] (out)                               0.15       0.43 f
  data arrival time                                             0.43

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.43
  ---------------------------------------------------------------------
  slack (MET)                                                   0.52


  Startpoint: fetch/pc_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch/pc_reg[4]/CK (DFF_X1)                        0.00 #     0.00 r
  fetch/pc_reg[4]/Q (DFF_X1)                         0.28       0.28 f
  fetch/imem_addr_o[2] (net)     3        29.02      0.00       0.28 f
  fetch/imem_addr_o[2] (fetch)                       0.00       0.28 f
  imem_addr_o[2] (net)                    29.02      0.00       0.28 f
  imem_addr_o[2] (out)                               0.15       0.43 f
  data arrival time                                             0.43

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.43
  ---------------------------------------------------------------------
  slack (MET)                                                   0.52


  Startpoint: fetch/pc_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch/pc_reg[2]/CK (DFF_X1)                        0.00 #     0.00 r
  fetch/pc_reg[2]/Q (DFF_X1)                         0.28       0.28 f
  fetch/imem_addr_o[0] (net)     5        32.58      0.00       0.28 f
  fetch/imem_addr_o[0] (fetch)                       0.00       0.28 f
  imem_addr_o[0] (net)                    32.58      0.00       0.28 f
  imem_addr_o[0] (out)                               0.17       0.45 f
  data arrival time                                             0.45

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.45
  ---------------------------------------------------------------------
  slack (MET)                                                   0.54


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_csb_write_o
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[5]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[5]/Q (DFF_X1)     0.27     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[5] (net)     2     3.95     0.00     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[5] (rs_entry_2)     0.00     0.27 r
  reservation_station/lsu_inst[1][5] (net)                3.95      0.00       0.27 r
  reservation_station/U628/ZN (AOI22_X1)                            0.05       0.32 f
  reservation_station/n490 (net)                1         1.76      0.00       0.32 f
  reservation_station/U630/ZN (NAND2_X1)                            0.06       0.38 r
  reservation_station/lsu_inst_o[5] (net)       2         3.96      0.00       0.38 r
  reservation_station/lsu_inst_o[5] (rs)                            0.00       0.38 r
  lsu_inst_issued[5] (net)                                3.96      0.00       0.38 r
  lsu0/inst_i[5] (lsu)                                              0.00       0.38 r
  lsu0/inst_i[5] (net)                                    3.96      0.00       0.38 r
  lsu0/U22/ZN (NAND2_X1)                                            0.17       0.55 f
  lsu0/dmem_csb_write_o (net)                   4        32.30      0.00       0.55 f
  lsu0/dmem_csb_write_o (lsu)                                       0.00       0.55 f
  dmem_csb_write_o (net)                                 32.30      0.00       0.55 f
  dmem_csb_write_o (out)                                            0.17       0.71 f
  data arrival time                                                            0.71

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.71
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.80


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[13]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_wmask_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[13]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[13]/Q (DFF_X1)     0.22     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[13] (net)     2     3.49     0.00     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[13] (rs_entry_2)     0.00     0.22 f
  reservation_station/lsu_inst[1][13] (net)               3.49      0.00       0.22 f
  reservation_station/U652/ZN (AOI22_X1)                            0.08       0.30 r
  reservation_station/n506 (net)                1         1.88      0.00       0.30 r
  reservation_station/U654/ZN (NAND2_X1)                            0.07       0.37 f
  reservation_station/lsu_inst_o[13] (net)      4         7.37      0.00       0.37 f
  reservation_station/lsu_inst_o[13] (rs)                           0.00       0.37 f
  lsu_inst_issued[13] (net)                               7.37      0.00       0.37 f
  lsu0/inst_i[13] (lsu)                                             0.00       0.37 f
  lsu0/inst_i[13] (net)                                   7.37      0.00       0.37 f
  lsu0/U35/ZN (INV_X1)                                              0.06       0.44 r
  lsu0/n29 (net)                                2         3.18      0.00       0.44 r
  lsu0/U37/ZN (AOI211_X4)                                           0.14       0.57 f
  lsu0/dmem_wmask_o[3] (net)                    2        26.05      0.00       0.57 f
  lsu0/dmem_wmask_o[3] (lsu)                                        0.00       0.57 f
  dmem_wmask_o[3] (net)                                  26.05      0.00       0.57 f
  dmem_wmask_o[3] (out)                                             0.14       0.72 f
  data arrival time                                                            0.72

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.72
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.81


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_csb_read_o
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[5]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[5]/Q (DFF_X1)     0.22     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[5] (net)     2     3.49     0.00     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[5] (rs_entry_2)     0.00     0.22 f
  reservation_station/lsu_inst[1][5] (net)                3.49      0.00       0.22 f
  reservation_station/U628/ZN (AOI22_X1)                            0.08       0.30 r
  reservation_station/n490 (net)                1         1.88      0.00       0.30 r
  reservation_station/U630/ZN (NAND2_X1)                            0.06       0.36 f
  reservation_station/lsu_inst_o[5] (net)       2         3.61      0.00       0.36 f
  reservation_station/lsu_inst_o[5] (rs)                            0.00       0.36 f
  lsu_inst_issued[5] (net)                                3.61      0.00       0.36 f
  lsu0/inst_i[5] (lsu)                                              0.00       0.36 f
  lsu0/inst_i[5] (net)                                    3.61      0.00       0.36 f
  lsu0/U25/ZN (INV_X1)                                              0.05       0.40 r
  lsu0/n6 (net)                                 1         1.92      0.00       0.40 r
  lsu0/U26/ZN (NAND2_X1)                                            0.15       0.55 f
  lsu0/dmem_csb_read_o (net)                    4        30.57      0.00       0.55 f
  lsu0/dmem_csb_read_o (lsu)                                        0.00       0.55 f
  dmem_csb_read_o (net)                                  30.57      0.00       0.55 f
  dmem_csb_read_o (out)                                             0.17       0.72 f
  data arrival time                                                            0.72

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.72
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.81


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_wmask_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[14]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[14]/Q (DFF_X1)     0.27     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[14] (net)     2     3.95     0.00     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[14] (rs_entry_2)     0.00     0.27 r
  reservation_station/lsu_inst[1][14] (net)               3.95      0.00       0.27 r
  reservation_station/U655/ZN (AOI22_X1)                            0.05       0.32 f
  reservation_station/n508 (net)                1         1.76      0.00       0.32 f
  reservation_station/U657/ZN (NAND2_X1)                            0.05       0.37 r
  reservation_station/lsu_inst_o[14] (net)      1         1.92      0.00       0.37 r
  reservation_station/lsu_inst_o[14] (rs)                           0.00       0.37 r
  lsu_inst_issued[14] (net)                               1.92      0.00       0.37 r
  lsu0/inst_i[14] (lsu)                                             0.00       0.37 r
  lsu0/inst_i[14] (net)                                   1.92      0.00       0.37 r
  lsu0/U15/ZN (AOI221_X1)                                           0.03       0.40 f
  lsu0/n12 (net)                                1         1.75      0.00       0.40 f
  lsu0/U33/ZN (OAI211_X1)                                           0.11       0.51 r
  lsu0/n28 (net)                                3         7.69      0.00       0.51 r
  lsu0/U34/ZN (NOR3_X2)                                             0.10       0.61 f
  lsu0/dmem_wmask_o[1] (net)                    2        26.05      0.00       0.61 f
  lsu0/dmem_wmask_o[1] (lsu)                                        0.00       0.61 f
  dmem_wmask_o[1] (net)                                  26.05      0.00       0.61 f
  dmem_wmask_o[1] (out)                                             0.14       0.75 f
  data arrival time                                                            0.75

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.75
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.84


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[25]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_waddr_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[25]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[25]/Q (DFF_X1)     0.22     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[25] (net)     2     3.49     0.00     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[25] (rs_entry_2)     0.00     0.22 f
  reservation_station/lsu_inst[1][25] (net)               3.49      0.00       0.22 f
  reservation_station/U688/ZN (AOI22_X1)                            0.08       0.30 r
  reservation_station/n534 (net)                1         1.88      0.00       0.30 r
  reservation_station/U690/ZN (NAND2_X1)                            0.07       0.37 f
  reservation_station/lsu_inst_o[25] (net)      4         6.77      0.00       0.37 f
  reservation_station/lsu_inst_o[25] (rs)                           0.00       0.37 f
  lsu_inst_issued[25] (net)                               6.77      0.00       0.37 f
  lsu0/inst_i[25] (lsu)                                             0.00       0.37 f
  lsu0/inst_i[25] (net)                                   6.77      0.00       0.37 f
  lsu0/U70/ZN (AOI22_X1)                                            0.11       0.48 r
  lsu0/n24 (net)                                2         4.46      0.00       0.48 r
  lsu0/U75/ZN (XNOR2_X1)                                            0.16       0.64 f
  lsu0/dmem_waddr_o[4] (net)                    1        25.00      0.00       0.64 f
  lsu0/dmem_waddr_o[4] (lsu)                                        0.00       0.64 f
  dmem_waddr_o[4] (net)                                  25.00      0.00       0.64 f
  dmem_waddr_o[4] (out)                                             0.12       0.76 f
  data arrival time                                                            0.76

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.76
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.85


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[25]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_raddr_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[25]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[25]/Q (DFF_X1)     0.22     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[25] (net)     2     3.49     0.00     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[25] (rs_entry_2)     0.00     0.22 f
  reservation_station/lsu_inst[1][25] (net)               3.49      0.00       0.22 f
  reservation_station/U688/ZN (AOI22_X1)                            0.08       0.30 r
  reservation_station/n534 (net)                1         1.88      0.00       0.30 r
  reservation_station/U690/ZN (NAND2_X1)                            0.07       0.37 f
  reservation_station/lsu_inst_o[25] (net)      4         6.77      0.00       0.37 f
  reservation_station/lsu_inst_o[25] (rs)                           0.00       0.37 f
  lsu_inst_issued[25] (net)                               6.77      0.00       0.37 f
  lsu0/inst_i[25] (lsu)                                             0.00       0.37 f
  lsu0/inst_i[25] (net)                                   6.77      0.00       0.37 f
  lsu0/U76/ZN (AOI22_X1)                                            0.11       0.48 r
  lsu0/n20 (net)                                2         4.46      0.00       0.48 r
  lsu0/U77/ZN (XNOR2_X1)                                            0.16       0.64 f
  lsu0/dmem_raddr_o[4] (net)                    2        25.39      0.00       0.64 f
  lsu0/dmem_raddr_o[4] (lsu)                                        0.00       0.64 f
  dmem_raddr_o[4] (net)                                  25.39      0.00       0.64 f
  dmem_raddr_o[4] (out)                                             0.14       0.78 f
  data arrival time                                                            0.78

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.78
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.87


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_waddr_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[11]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[11]/Q (DFF_X1)     0.27     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[11] (net)     2     3.95     0.00     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[11] (rs_entry_2)     0.00     0.27 r
  reservation_station/lsu_inst[1][11] (net)               3.95      0.00       0.27 r
  reservation_station/U646/ZN (AOI22_X1)                            0.05       0.32 f
  reservation_station/n502 (net)                1         1.76      0.00       0.32 f
  reservation_station/U648/ZN (NAND2_X1)                            0.06       0.38 r
  reservation_station/lsu_inst_o[11] (net)      1         4.01      0.00       0.38 r
  reservation_station/lsu_inst_o[11] (rs)                           0.00       0.38 r
  lsu_inst_issued[11] (net)                               4.01      0.00       0.38 r
  lsu0/inst_i[11] (lsu)                                             0.00       0.38 r
  lsu0/inst_i[11] (net)                                   4.01      0.00       0.38 r
  lsu0/intadd_36/U2/S (FA_X1)                                       0.28       0.66 r
  lsu0/dmem_waddr_o[2] (net)                    1        25.00      0.00       0.66 r
  lsu0/dmem_waddr_o[2] (lsu)                                        0.00       0.66 r
  dmem_waddr_o[2] (net)                                  25.00      0.00       0.66 r
  dmem_waddr_o[2] (out)                                             0.12       0.79 r
  data arrival time                                                            0.79

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.79
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.88


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_waddr_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[10]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[10]/Q (DFF_X1)     0.27     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[10] (net)     2     3.95     0.00     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[10] (rs_entry_2)     0.00     0.27 r
  reservation_station/lsu_inst[1][10] (net)               3.95      0.00       0.27 r
  reservation_station/U643/ZN (AOI22_X1)                            0.05       0.32 f
  reservation_station/n500 (net)                1         1.76      0.00       0.32 f
  reservation_station/U645/ZN (NAND2_X1)                            0.06       0.38 r
  reservation_station/lsu_inst_o[10] (net)      1         4.01      0.00       0.38 r
  reservation_station/lsu_inst_o[10] (rs)                           0.00       0.38 r
  lsu_inst_issued[10] (net)                               4.01      0.00       0.38 r
  lsu0/inst_i[10] (lsu)                                             0.00       0.38 r
  lsu0/inst_i[10] (net)                                   4.01      0.00       0.38 r
  lsu0/intadd_36/U3/S (FA_X1)                                       0.28       0.66 r
  lsu0/dmem_waddr_o[1] (net)                    1        25.00      0.00       0.66 r
  lsu0/dmem_waddr_o[1] (lsu)                                        0.00       0.66 r
  dmem_waddr_o[1] (net)                                  25.00      0.00       0.66 r
  dmem_waddr_o[1] (out)                                             0.12       0.79 r
  data arrival time                                                            0.79

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.79
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.88


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_waddr_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[9]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[9]/Q (DFF_X1)     0.27     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[9] (net)     2     3.95     0.00     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[9] (rs_entry_2)     0.00     0.27 r
  reservation_station/lsu_inst[1][9] (net)                3.95      0.00       0.27 r
  reservation_station/U640/ZN (AOI22_X1)                            0.05       0.32 f
  reservation_station/n498 (net)                1         1.76      0.00       0.32 f
  reservation_station/U642/ZN (NAND2_X1)                            0.06       0.38 r
  reservation_station/lsu_inst_o[9] (net)       1         4.01      0.00       0.38 r
  reservation_station/lsu_inst_o[9] (rs)                            0.00       0.38 r
  lsu_inst_issued[9] (net)                                4.01      0.00       0.38 r
  lsu0/inst_i[9] (lsu)                                              0.00       0.38 r
  lsu0/inst_i[9] (net)                                    4.01      0.00       0.38 r
  lsu0/intadd_36/U4/S (FA_X1)                                       0.28       0.66 r
  lsu0/dmem_waddr_o[0] (net)                    1        25.00      0.00       0.66 r
  lsu0/dmem_waddr_o[0] (lsu)                                        0.00       0.66 r
  dmem_waddr_o[0] (net)                                  25.00      0.00       0.66 r
  dmem_waddr_o[0] (out)                                             0.12       0.79 r
  data arrival time                                                            0.79

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.79
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.88


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_waddr_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[11]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[11]/Q (DFF_X1)     0.27     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[11] (net)     2     3.95     0.00     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[11] (rs_entry_2)     0.00     0.27 r
  reservation_station/lsu_inst[1][11] (net)               3.95      0.00       0.27 r
  reservation_station/U646/ZN (AOI22_X1)                            0.05       0.32 f
  reservation_station/n502 (net)                1         1.76      0.00       0.32 f
  reservation_station/U648/ZN (NAND2_X1)                            0.06       0.38 r
  reservation_station/lsu_inst_o[11] (net)      1         4.01      0.00       0.38 r
  reservation_station/lsu_inst_o[11] (rs)                           0.00       0.38 r
  lsu_inst_issued[11] (net)                               4.01      0.00       0.38 r
  lsu0/inst_i[11] (lsu)                                             0.00       0.38 r
  lsu0/inst_i[11] (net)                                   4.01      0.00       0.38 r
  lsu0/intadd_36/U2/CO (FA_X1)                                      0.14       0.53 r
  lsu0/intadd_36/n1 (net)                       2         4.47      0.00       0.53 r
  lsu0/U80/ZN (XNOR2_X1)                                            0.14       0.67 f
  lsu0/dmem_waddr_o[3] (net)                    1        25.00      0.00       0.67 f
  lsu0/dmem_waddr_o[3] (lsu)                                        0.00       0.67 f
  dmem_waddr_o[3] (net)                                  25.00      0.00       0.67 f
  dmem_waddr_o[3] (out)                                             0.12       0.80 f
  data arrival time                                                            0.80

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.80
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.89


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[24]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_raddr_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[24]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[24]/Q (DFF_X1)     0.27     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[24] (net)     2     3.95     0.00     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[24] (rs_entry_2)     0.00     0.27 r
  reservation_station/lsu_inst[1][24] (net)               3.95      0.00       0.27 r
  reservation_station/U685/ZN (AOI22_X1)                            0.05       0.32 f
  reservation_station/n532 (net)                1         1.76      0.00       0.32 f
  reservation_station/U687/ZN (NAND2_X1)                            0.06       0.38 r
  reservation_station/lsu_inst_o[24] (net)      1         4.01      0.00       0.38 r
  reservation_station/lsu_inst_o[24] (rs)                           0.00       0.38 r
  lsu_inst_issued[24] (net)                               4.01      0.00       0.38 r
  lsu0/inst_i[24] (lsu)                                             0.00       0.38 r
  lsu0/inst_i[24] (net)                                   4.01      0.00       0.38 r
  lsu0/intadd_37/U2/S (FA_X1)                                       0.28       0.67 r
  lsu0/dmem_raddr_o[2] (net)                    2        25.39      0.00       0.67 r
  lsu0/dmem_raddr_o[2] (lsu)                                        0.00       0.67 r
  dmem_raddr_o[2] (net)                                  25.39      0.00       0.67 r
  dmem_raddr_o[2] (out)                                             0.14       0.81 r
  data arrival time                                                            0.81

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.90


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[23]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_raddr_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[23]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[23]/Q (DFF_X1)     0.27     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[23] (net)     2     3.95     0.00     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[23] (rs_entry_2)     0.00     0.27 r
  reservation_station/lsu_inst[1][23] (net)               3.95      0.00       0.27 r
  reservation_station/U682/ZN (AOI22_X1)                            0.05       0.32 f
  reservation_station/n529 (net)                1         1.76      0.00       0.32 f
  reservation_station/U684/ZN (NAND2_X1)                            0.06       0.38 r
  reservation_station/lsu_inst_o[23] (net)      1         4.01      0.00       0.38 r
  reservation_station/lsu_inst_o[23] (rs)                           0.00       0.38 r
  lsu_inst_issued[23] (net)                               4.01      0.00       0.38 r
  lsu0/inst_i[23] (lsu)                                             0.00       0.38 r
  lsu0/inst_i[23] (net)                                   4.01      0.00       0.38 r
  lsu0/intadd_37/U3/S (FA_X1)                                       0.28       0.67 r
  lsu0/dmem_raddr_o[1] (net)                    2        25.39      0.00       0.67 r
  lsu0/dmem_raddr_o[1] (lsu)                                        0.00       0.67 r
  dmem_raddr_o[1] (net)                                  25.39      0.00       0.67 r
  dmem_raddr_o[1] (out)                                             0.14       0.81 r
  data arrival time                                                            0.81

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.90


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[22]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_raddr_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[22]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[22]/Q (DFF_X1)     0.27     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[22] (net)     2     3.95     0.00     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[22] (rs_entry_2)     0.00     0.27 r
  reservation_station/lsu_inst[1][22] (net)               3.95      0.00       0.27 r
  reservation_station/U679/ZN (AOI22_X1)                            0.05       0.32 f
  reservation_station/n527 (net)                1         1.76      0.00       0.32 f
  reservation_station/U681/ZN (NAND2_X1)                            0.06       0.38 r
  reservation_station/lsu_inst_o[22] (net)      1         4.01      0.00       0.38 r
  reservation_station/lsu_inst_o[22] (rs)                           0.00       0.38 r
  lsu_inst_issued[22] (net)                               4.01      0.00       0.38 r
  lsu0/inst_i[22] (lsu)                                             0.00       0.38 r
  lsu0/inst_i[22] (net)                                   4.01      0.00       0.38 r
  lsu0/intadd_37/U4/S (FA_X1)                                       0.28       0.67 r
  lsu0/dmem_raddr_o[0] (net)                    2        25.39      0.00       0.67 r
  lsu0/dmem_raddr_o[0] (lsu)                                        0.00       0.67 r
  dmem_raddr_o[0] (net)                                  25.39      0.00       0.67 r
  dmem_raddr_o[0] (out)                                             0.14       0.81 r
  data arrival time                                                            0.81

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.90


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[24]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_raddr_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[24]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[24]/Q (DFF_X1)     0.27     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[24] (net)     2     3.95     0.00     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[24] (rs_entry_2)     0.00     0.27 r
  reservation_station/lsu_inst[1][24] (net)               3.95      0.00       0.27 r
  reservation_station/U685/ZN (AOI22_X1)                            0.05       0.32 f
  reservation_station/n532 (net)                1         1.76      0.00       0.32 f
  reservation_station/U687/ZN (NAND2_X1)                            0.06       0.38 r
  reservation_station/lsu_inst_o[24] (net)      1         4.01      0.00       0.38 r
  reservation_station/lsu_inst_o[24] (rs)                           0.00       0.38 r
  lsu_inst_issued[24] (net)                               4.01      0.00       0.38 r
  lsu0/inst_i[24] (lsu)                                             0.00       0.38 r
  lsu0/inst_i[24] (net)                                   4.01      0.00       0.38 r
  lsu0/intadd_37/U2/CO (FA_X1)                                      0.14       0.53 r
  lsu0/intadd_37/n1 (net)                       2         4.47      0.00       0.53 r
  lsu0/U16/ZN (XNOR2_X1)                                            0.15       0.67 f
  lsu0/dmem_raddr_o[3] (net)                    2        25.39      0.00       0.67 f
  lsu0/dmem_raddr_o[3] (lsu)                                        0.00       0.67 f
  dmem_raddr_o[3] (net)                                  25.39      0.00       0.67 f
  dmem_raddr_o[3] (out)                                             0.14       0.81 f
  data arrival time                                                            0.81

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.90


  Startpoint: regfile0/register_reg[5][29]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[29]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][29]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[5][29]/Q (DFF_X1)                           0.30       0.30 r
  regfile0/register[5][29] (net)                4         7.92      0.00       0.30 r
  regfile0/U2364/ZN (AOI22_X1)                                      0.06       0.35 f
  regfile0/n1854 (net)                          1         1.76      0.00       0.35 f
  regfile0/U2368/ZN (NAND4_X1)                                      0.05       0.41 r
  regfile0/n1865 (net)                          1         1.21      0.00       0.41 r
  regfile0/U207/ZN (OR4_X1)                                         0.06       0.47 r
  regfile0/rb2_value_o[29] (net)                1         1.07      0.00       0.47 r
  regfile0/rb2_value_o[29] (regfile)                                0.00       0.47 r
  lsu_prs2_value[29] (net)                                1.07      0.00       0.47 r
  lsu0/rs2_value_i[29] (lsu)                                        0.00       0.47 r
  lsu0/rs2_value_i[29] (net)                              1.07      0.00       0.47 r
  lsu0/U42/Z (CLKBUF_X1)                                            0.23       0.70 r
  lsu0/dmem_din_o[29] (net)                     1        25.00      0.00       0.70 r
  lsu0/dmem_din_o[29] (lsu)                                         0.00       0.70 r
  dmem_din_o[29] (net)                                   25.00      0.00       0.70 r
  dmem_din_o[29] (out)                                              0.12       0.82 r
  data arrival time                                                            0.82

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.91


  Startpoint: regfile0/register_reg[5][31]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[31]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][31]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[5][31]/Q (DFF_X1)                           0.30       0.30 r
  regfile0/register[5][31] (net)                4         8.04      0.00       0.30 r
  regfile0/U2245/ZN (NAND2_X1)                                      0.05       0.35 f
  regfile0/n1732 (net)                          1         1.78      0.00       0.35 f
  regfile0/U2248/ZN (NAND4_X1)                                      0.06       0.41 r
  regfile0/n1744 (net)                          1         1.21      0.00       0.41 r
  regfile0/U209/ZN (OR4_X1)                                         0.06       0.48 r
  regfile0/rb2_value_o[31] (net)                1         1.07      0.00       0.48 r
  regfile0/rb2_value_o[31] (regfile)                                0.00       0.48 r
  lsu_prs2_value[31] (net)                                1.07      0.00       0.48 r
  lsu0/rs2_value_i[31] (lsu)                                        0.00       0.48 r
  lsu0/rs2_value_i[31] (net)                              1.07      0.00       0.48 r
  lsu0/U40/Z (CLKBUF_X1)                                            0.23       0.70 r
  lsu0/dmem_din_o[31] (net)                     1        25.00      0.00       0.70 r
  lsu0/dmem_din_o[31] (lsu)                                         0.00       0.70 r
  dmem_din_o[31] (net)                                   25.00      0.00       0.70 r
  dmem_din_o[31] (out)                                              0.12       0.83 r
  data arrival time                                                            0.83

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.83
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.92


  Startpoint: regfile0/register_reg[5][27]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[27]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][27]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[5][27]/Q (DFF_X1)                           0.30       0.30 r
  regfile0/register[5][27] (net)                4         8.12      0.00       0.30 r
  regfile0/U2570/ZN (AOI22_X1)                                      0.06       0.35 f
  regfile0/n2075 (net)                          1         1.78      0.00       0.35 f
  regfile0/U2573/ZN (NAND4_X1)                                      0.06       0.42 r
  regfile0/n2082 (net)                          1         1.20      0.00       0.42 r
  regfile0/U205/ZN (OR4_X1)                                         0.07       0.48 r
  regfile0/rb2_value_o[27] (net)                1         1.07      0.00       0.48 r
  regfile0/rb2_value_o[27] (regfile)                                0.00       0.48 r
  lsu_prs2_value[27] (net)                                1.07      0.00       0.48 r
  lsu0/rs2_value_i[27] (lsu)                                        0.00       0.48 r
  lsu0/rs2_value_i[27] (net)                              1.07      0.00       0.48 r
  lsu0/U44/Z (CLKBUF_X1)                                            0.23       0.71 r
  lsu0/dmem_din_o[27] (net)                     1        25.00      0.00       0.71 r
  lsu0/dmem_din_o[27] (lsu)                                         0.00       0.71 r
  dmem_din_o[27] (net)                                   25.00      0.00       0.71 r
  dmem_din_o[27] (out)                                              0.12       0.83 r
  data arrival time                                                            0.83

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.83
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.92


  Startpoint: regfile0/register_reg[5][26]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[26]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][26]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[5][26]/Q (DFF_X1)                           0.30       0.30 r
  regfile0/register[5][26] (net)                4         7.83      0.00       0.30 r
  regfile0/U2160/ZN (AOI22_X1)                                      0.06       0.36 f
  regfile0/n1648 (net)                          1         1.78      0.00       0.36 f
  regfile0/U2163/ZN (NAND4_X1)                                      0.06       0.42 r
  regfile0/n1665 (net)                          1         1.20      0.00       0.42 r
  regfile0/U204/ZN (OR4_X1)                                         0.06       0.48 r
  regfile0/rb2_value_o[26] (net)                1         1.07      0.00       0.48 r
  regfile0/rb2_value_o[26] (regfile)                                0.00       0.48 r
  lsu_prs2_value[26] (net)                                1.07      0.00       0.48 r
  lsu0/rs2_value_i[26] (lsu)                                        0.00       0.48 r
  lsu0/rs2_value_i[26] (net)                              1.07      0.00       0.48 r
  lsu0/U45/Z (CLKBUF_X1)                                            0.23       0.71 r
  lsu0/dmem_din_o[26] (net)                     1        25.00      0.00       0.71 r
  lsu0/dmem_din_o[26] (lsu)                                         0.00       0.71 r
  dmem_din_o[26] (net)                                   25.00      0.00       0.71 r
  dmem_din_o[26] (out)                                              0.12       0.83 r
  data arrival time                                                            0.83

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.83
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.92


  Startpoint: regfile0/register_reg[5][24]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[24]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][24]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[5][24]/Q (DFF_X1)                           0.30       0.30 r
  regfile0/register[5][24] (net)                4         8.02      0.00       0.30 r
  regfile0/U2096/ZN (AOI22_X1)                                      0.06       0.35 f
  regfile0/n1579 (net)                          1         1.78      0.00       0.35 f
  regfile0/U2098/ZN (NAND4_X1)                                      0.07       0.42 r
  regfile0/n1582 (net)                          1         1.19      0.00       0.42 r
  regfile0/U440/ZN (OR4_X1)                                         0.06       0.48 r
  regfile0/rb2_value_o[24] (net)                1         1.07      0.00       0.48 r
  regfile0/rb2_value_o[24] (regfile)                                0.00       0.48 r
  lsu_prs2_value[24] (net)                                1.07      0.00       0.48 r
  lsu0/rs2_value_i[24] (lsu)                                        0.00       0.48 r
  lsu0/rs2_value_i[24] (net)                              1.07      0.00       0.48 r
  lsu0/U47/Z (CLKBUF_X1)                                            0.23       0.71 r
  lsu0/dmem_din_o[24] (net)                     1        25.00      0.00       0.71 r
  lsu0/dmem_din_o[24] (lsu)                                         0.00       0.71 r
  dmem_din_o[24] (net)                                   25.00      0.00       0.71 r
  dmem_din_o[24] (out)                                              0.12       0.84 r
  data arrival time                                                            0.84

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.84
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.93


  Startpoint: regfile0/register_reg[5][28]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[28]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][28]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[5][28]/Q (DFF_X1)                           0.30       0.30 r
  regfile0/register[5][28] (net)                4         8.21      0.00       0.30 r
  regfile0/U2542/ZN (AOI22_X1)                                      0.06       0.36 f
  regfile0/n2034 (net)                          1         1.74      0.00       0.36 f
  regfile0/U2543/ZN (NAND4_X1)                                      0.07       0.43 r
  regfile0/n2058 (net)                          1         1.20      0.00       0.43 r
  regfile0/U206/ZN (OR4_X1)                                         0.06       0.49 r
  regfile0/rb2_value_o[28] (net)                1         1.07      0.00       0.49 r
  regfile0/rb2_value_o[28] (regfile)                                0.00       0.49 r
  lsu_prs2_value[28] (net)                                1.07      0.00       0.49 r
  lsu0/rs2_value_i[28] (lsu)                                        0.00       0.49 r
  lsu0/rs2_value_i[28] (net)                              1.07      0.00       0.49 r
  lsu0/U43/Z (CLKBUF_X1)                                            0.23       0.71 r
  lsu0/dmem_din_o[28] (net)                     1        25.00      0.00       0.71 r
  lsu0/dmem_din_o[28] (lsu)                                         0.00       0.71 r
  dmem_din_o[28] (net)                                   25.00      0.00       0.71 r
  dmem_din_o[28] (out)                                              0.12       0.84 r
  data arrival time                                                            0.84

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.84
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.93


  Startpoint: regfile0/register_reg[7][23]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[23]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[7][23]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[7][23]/Q (DFF_X1)                           0.31       0.31 r
  regfile0/register[7][23] (net)                5        10.05      0.00       0.31 r
  regfile0/U2514/ZN (NAND2_X1)                                      0.06       0.37 f
  regfile0/n2004 (net)                          1         1.76      0.00       0.37 f
  regfile0/U2518/ZN (NAND4_X1)                                      0.06       0.42 r
  regfile0/n2005 (net)                          1         1.19      0.00       0.42 r
  regfile0/U202/ZN (OR4_X1)                                         0.06       0.49 r
  regfile0/rb2_value_o[23] (net)                1         1.07      0.00       0.49 r
  regfile0/rb2_value_o[23] (regfile)                                0.00       0.49 r
  lsu_prs2_value[23] (net)                                1.07      0.00       0.49 r
  lsu0/rs2_value_i[23] (lsu)                                        0.00       0.49 r
  lsu0/rs2_value_i[23] (net)                              1.07      0.00       0.49 r
  lsu0/U48/Z (CLKBUF_X1)                                            0.23       0.71 r
  lsu0/dmem_din_o[23] (net)                     1        25.00      0.00       0.71 r
  lsu0/dmem_din_o[23] (lsu)                                         0.00       0.71 r
  dmem_din_o[23] (net)                                   25.00      0.00       0.71 r
  dmem_din_o[23] (out)                                              0.12       0.84 r
  data arrival time                                                            0.84

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.84
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.93


  Startpoint: regfile0/register_reg[5][30]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[30]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][30]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[5][30]/Q (DFF_X1)                           0.30       0.30 r
  regfile0/register[5][30] (net)                4         8.12      0.00       0.30 r
  regfile0/U2467/ZN (AOI22_X1)                                      0.06       0.35 f
  regfile0/n1951 (net)                          1         1.74      0.00       0.35 f
  regfile0/U2468/ZN (NAND4_X1)                                      0.07       0.42 r
  regfile0/n1965 (net)                          1         1.21      0.00       0.42 r
  regfile0/U208/ZN (OR4_X1)                                         0.06       0.49 r
  regfile0/rb2_value_o[30] (net)                1         1.07      0.00       0.49 r
  regfile0/rb2_value_o[30] (regfile)                                0.00       0.49 r
  lsu_prs2_value[30] (net)                                1.07      0.00       0.49 r
  lsu0/rs2_value_i[30] (lsu)                                        0.00       0.49 r
  lsu0/rs2_value_i[30] (net)                              1.07      0.00       0.49 r
  lsu0/U41/Z (CLKBUF_X1)                                            0.23       0.71 r
  lsu0/dmem_din_o[30] (net)                     1        25.00      0.00       0.71 r
  lsu0/dmem_din_o[30] (lsu)                                         0.00       0.71 r
  dmem_din_o[30] (net)                                   25.00      0.00       0.71 r
  dmem_din_o[30] (out)                                              0.12       0.84 r
  data arrival time                                                            0.84

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.84
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.93


  Startpoint: regfile0/register_reg[28][25]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[25]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[28][25]/CK (DFF_X1)                         0.00 #     0.00 r
  regfile0/register_reg[28][25]/Q (DFF_X1)                          0.31       0.31 r
  regfile0/register[28][25] (net)               5        10.21      0.00       0.31 r
  regfile0/U2419/ZN (AOI22_X1)                                      0.06       0.37 f
  regfile0/n1910 (net)                          1         1.76      0.00       0.37 f
  regfile0/U2423/ZN (NAND4_X1)                                      0.06       0.43 r
  regfile0/n1926 (net)                          1         1.20      0.00       0.43 r
  regfile0/U203/ZN (OR4_X1)                                         0.06       0.49 r
  regfile0/rb2_value_o[25] (net)                1         1.07      0.00       0.49 r
  regfile0/rb2_value_o[25] (regfile)                                0.00       0.49 r
  lsu_prs2_value[25] (net)                                1.07      0.00       0.49 r
  lsu0/rs2_value_i[25] (lsu)                                        0.00       0.49 r
  lsu0/rs2_value_i[25] (net)                              1.07      0.00       0.49 r
  lsu0/U46/Z (CLKBUF_X1)                                            0.23       0.72 r
  lsu0/dmem_din_o[25] (net)                     1        25.00      0.00       0.72 r
  lsu0/dmem_din_o[25] (lsu)                                         0.00       0.72 r
  dmem_din_o[25] (net)                                   25.00      0.00       0.72 r
  dmem_din_o[25] (out)                                              0.12       0.84 r
  data arrival time                                                            0.84

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.84
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.93


  Startpoint: regfile0/register_reg[5][19]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[19]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][19]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[5][19]/Q (DFF_X1)                           0.31       0.31 r
  regfile0/register[5][19] (net)                5        10.13      0.00       0.31 r
  regfile0/U2484/ZN (AOI22_X1)                                      0.06       0.37 f
  regfile0/n1974 (net)                          1         1.76      0.00       0.37 f
  regfile0/U2488/ZN (NAND4_X1)                                      0.06       0.43 r
  regfile0/n1986 (net)                          1         1.21      0.00       0.43 r
  regfile0/U198/ZN (OR4_X1)                                         0.06       0.49 r
  regfile0/rb2_value_o[19] (net)                1         1.07      0.00       0.49 r
  regfile0/rb2_value_o[19] (regfile)                                0.00       0.49 r
  lsu_prs2_value[19] (net)                                1.07      0.00       0.49 r
  lsu0/rs2_value_i[19] (lsu)                                        0.00       0.49 r
  lsu0/rs2_value_i[19] (net)                              1.07      0.00       0.49 r
  lsu0/U51/Z (CLKBUF_X1)                                            0.23       0.72 r
  lsu0/dmem_din_o[19] (net)                     1        25.00      0.00       0.72 r
  lsu0/dmem_din_o[19] (lsu)                                         0.00       0.72 r
  dmem_din_o[19] (net)                                   25.00      0.00       0.72 r
  dmem_din_o[19] (out)                                              0.12       0.84 r
  data arrival time                                                            0.84

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.84
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.93


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[27]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_waddr_o[5]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[27]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[27]/Q (DFF_X1)     0.27     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[27] (net)     2     3.95     0.00     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[27] (rs_entry_2)     0.00     0.27 r
  reservation_station/lsu_inst[1][27] (net)               3.95      0.00       0.27 r
  reservation_station/U694/ZN (AOI22_X1)                            0.05       0.32 f
  reservation_station/n538 (net)                1         1.76      0.00       0.32 f
  reservation_station/U696/ZN (NAND2_X1)                            0.05       0.37 r
  reservation_station/lsu_inst_o[27] (net)      1         2.53      0.00       0.37 r
  reservation_station/lsu_inst_o[27] (rs)                           0.00       0.37 r
  lsu_inst_issued[27] (net)                               2.53      0.00       0.37 r
  lsu0/inst_i[27] (lsu)                                             0.00       0.37 r
  lsu0/inst_i[27] (net)                                   2.53      0.00       0.37 r
  lsu0/U81/ZN (XNOR2_X1)                                            0.06       0.43 f
  lsu0/n27 (net)                                2         4.88      0.00       0.43 f
  lsu0/U86/ZN (XNOR2_X1)                                            0.11       0.54 f
  lsu0/dmem_waddr_o[5] (net)                    1         0.97      0.00       0.54 f
  lsu0/dmem_waddr_o[5] (lsu)                                        0.00       0.54 f
  n25 (net)                                               0.97      0.00       0.54 f
  U16/Z (CLKBUF_X1)                                                 0.18       0.72 f
  dmem_waddr_o[5] (net)                         1        25.00      0.00       0.72 f
  dmem_waddr_o[5] (out)                                             0.12       0.84 f
  data arrival time                                                            0.84

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.84
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.93


  Startpoint: regfile0/register_reg[5][12]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[12]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][12]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[5][12]/Q (DFF_X1)                           0.31       0.31 r
  regfile0/register[5][12] (net)                5        10.02      0.00       0.31 r
  regfile0/U2200/ZN (AOI22_X1)                                      0.06       0.37 f
  regfile0/n1688 (net)                          1         1.78      0.00       0.37 f
  regfile0/U2203/ZN (NAND4_X1)                                      0.06       0.43 r
  regfile0/n1705 (net)                          1         1.20      0.00       0.43 r
  regfile0/U191/ZN (OR4_X1)                                         0.06       0.49 r
  regfile0/rb2_value_o[12] (net)                1         1.07      0.00       0.49 r
  regfile0/rb2_value_o[12] (regfile)                                0.00       0.49 r
  lsu_prs2_value[12] (net)                                1.07      0.00       0.49 r
  lsu0/rs2_value_i[12] (lsu)                                        0.00       0.49 r
  lsu0/rs2_value_i[12] (net)                              1.07      0.00       0.49 r
  lsu0/U58/Z (CLKBUF_X1)                                            0.23       0.72 r
  lsu0/dmem_din_o[12] (net)                     1        25.00      0.00       0.72 r
  lsu0/dmem_din_o[12] (lsu)                                         0.00       0.72 r
  dmem_din_o[12] (net)                                   25.00      0.00       0.72 r
  dmem_din_o[12] (out)                                              0.12       0.85 r
  data arrival time                                                            0.85

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.85
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.94


  Startpoint: regfile0/register_reg[5][22]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[22]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][22]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[5][22]/Q (DFF_X1)                           0.30       0.30 r
  regfile0/register[5][22] (net)                4         7.92      0.00       0.30 r
  regfile0/U2047/ZN (AOI22_X1)                                      0.06       0.36 f
  regfile0/n1530 (net)                          1         1.74      0.00       0.36 f
  regfile0/U2048/ZN (NAND4_X1)                                      0.07       0.43 r
  regfile0/n1544 (net)                          1         1.21      0.00       0.43 r
  regfile0/U201/ZN (OR4_X1)                                         0.06       0.50 r
  regfile0/rb2_value_o[22] (net)                1         1.07      0.00       0.50 r
  regfile0/rb2_value_o[22] (regfile)                                0.00       0.50 r
  lsu_prs2_value[22] (net)                                1.07      0.00       0.50 r
  lsu0/rs2_value_i[22] (lsu)                                        0.00       0.50 r
  lsu0/rs2_value_i[22] (net)                              1.07      0.00       0.50 r
  lsu0/U18/Z (CLKBUF_X1)                                            0.23       0.72 r
  lsu0/dmem_din_o[22] (net)                     1        25.00      0.00       0.72 r
  lsu0/dmem_din_o[22] (lsu)                                         0.00       0.72 r
  dmem_din_o[22] (net)                                   25.00      0.00       0.72 r
  dmem_din_o[22] (out)                                              0.12       0.85 r
  data arrival time                                                            0.85

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.85
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.94


  Startpoint: regfile0/register_reg[5][13]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[13]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][13]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[5][13]/Q (DFF_X1)                           0.31       0.31 r
  regfile0/register[5][13] (net)                5        10.21      0.00       0.31 r
  regfile0/U2000/ZN (AOI22_X1)                                      0.06       0.37 f
  regfile0/n1488 (net)                          1         1.78      0.00       0.37 f
  regfile0/U2003/ZN (NAND4_X1)                                      0.06       0.43 r
  regfile0/n1505 (net)                          1         1.20      0.00       0.43 r
  regfile0/U192/ZN (OR4_X1)                                         0.06       0.50 r
  regfile0/rb2_value_o[13] (net)                1         1.07      0.00       0.50 r
  regfile0/rb2_value_o[13] (regfile)                                0.00       0.50 r
  lsu_prs2_value[13] (net)                                1.07      0.00       0.50 r
  lsu0/rs2_value_i[13] (lsu)                                        0.00       0.50 r
  lsu0/rs2_value_i[13] (net)                              1.07      0.00       0.50 r
  lsu0/U57/Z (CLKBUF_X1)                                            0.23       0.72 r
  lsu0/dmem_din_o[13] (net)                     1        25.00      0.00       0.72 r
  lsu0/dmem_din_o[13] (lsu)                                         0.00       0.72 r
  dmem_din_o[13] (net)                                   25.00      0.00       0.72 r
  dmem_din_o[13] (out)                                              0.12       0.85 r
  data arrival time                                                            0.85

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.85
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.94


  Startpoint: regfile0/register_reg[5][4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][4]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[5][4]/Q (DFF_X1)                            0.31       0.31 r
  regfile0/register[5][4] (net)                 5        10.23      0.00       0.31 r
  regfile0/U2600/ZN (AOI22_X1)                                      0.06       0.37 f
  regfile0/n2127 (net)                          1         1.78      0.00       0.37 f
  regfile0/U2603/ZN (NAND4_X1)                                      0.06       0.44 r
  regfile0/n2167 (net)                          1         1.20      0.00       0.44 r
  regfile0/U184/ZN (OR4_X1)                                         0.06       0.50 r
  regfile0/rb2_value_o[4] (net)                 1         1.07      0.00       0.50 r
  regfile0/rb2_value_o[4] (regfile)                                 0.00       0.50 r
  lsu_prs2_value[4] (net)                                 1.07      0.00       0.50 r
  lsu0/rs2_value_i[4] (lsu)                                         0.00       0.50 r
  lsu0/rs2_value_i[4] (net)                               1.07      0.00       0.50 r
  lsu0/U64/Z (CLKBUF_X1)                                            0.23       0.72 r
  lsu0/dmem_din_o[4] (net)                      1        25.00      0.00       0.72 r
  lsu0/dmem_din_o[4] (lsu)                                          0.00       0.72 r
  dmem_din_o[4] (net)                                    25.00      0.00       0.72 r
  dmem_din_o[4] (out)                                               0.12       0.85 r
  data arrival time                                                            0.85

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.85
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.94


  Startpoint: regfile0/register_reg[5][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][2]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[5][2]/Q (DFF_X1)                            0.31       0.31 r
  regfile0/register[5][2] (net)                 5        10.30      0.00       0.31 r
  regfile0/U2280/ZN (AOI22_X1)                                      0.06       0.37 f
  regfile0/n1768 (net)                          1         1.78      0.00       0.37 f
  regfile0/U2283/ZN (NAND4_X1)                                      0.06       0.44 r
  regfile0/n1785 (net)                          1         1.20      0.00       0.44 r
  regfile0/U182/ZN (OR4_X1)                                         0.06       0.50 r
  regfile0/rb2_value_o[2] (net)                 1         1.07      0.00       0.50 r
  regfile0/rb2_value_o[2] (regfile)                                 0.00       0.50 r
  lsu_prs2_value[2] (net)                                 1.07      0.00       0.50 r
  lsu0/rs2_value_i[2] (lsu)                                         0.00       0.50 r
  lsu0/rs2_value_i[2] (net)                               1.07      0.00       0.50 r
  lsu0/U62/Z (CLKBUF_X1)                                            0.23       0.72 r
  lsu0/dmem_din_o[2] (net)                      1        25.00      0.00       0.72 r
  lsu0/dmem_din_o[2] (lsu)                                          0.00       0.72 r
  dmem_din_o[2] (net)                                    25.00      0.00       0.72 r
  dmem_din_o[2] (out)                                               0.12       0.85 r
  data arrival time                                                            0.85

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.85
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.94


  Startpoint: regfile0/register_reg[5][16]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[16]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][16]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[5][16]/Q (DFF_X1)                           0.31       0.31 r
  regfile0/register[5][16] (net)                5         9.92      0.00       0.31 r
  regfile0/U2099/ZN (AOI22_X1)                                      0.07       0.38 f
  regfile0/n1589 (net)                          1         1.76      0.00       0.38 f
  regfile0/U2103/ZN (NAND4_X1)                                      0.06       0.44 r
  regfile0/n1605 (net)                          1         1.20      0.00       0.44 r
  regfile0/U195/ZN (OR4_X1)                                         0.06       0.50 r
  regfile0/rb2_value_o[16] (net)                1         1.07      0.00       0.50 r
  regfile0/rb2_value_o[16] (regfile)                                0.00       0.50 r
  lsu_prs2_value[16] (net)                                1.07      0.00       0.50 r
  lsu0/rs2_value_i[16] (lsu)                                        0.00       0.50 r
  lsu0/rs2_value_i[16] (net)                              1.07      0.00       0.50 r
  lsu0/U54/Z (CLKBUF_X1)                                            0.23       0.72 r
  lsu0/dmem_din_o[16] (net)                     1        25.00      0.00       0.72 r
  lsu0/dmem_din_o[16] (lsu)                                         0.00       0.72 r
  dmem_din_o[16] (net)                                   25.00      0.00       0.72 r
  dmem_din_o[16] (out)                                              0.12       0.85 r
  data arrival time                                                            0.85

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.85
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.94


  Startpoint: regfile0/register_reg[5][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][3]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[5][3]/Q (DFF_X1)                            0.31       0.31 r
  regfile0/register[5][3] (net)                 5        10.02      0.00       0.31 r
  regfile0/U2179/ZN (AOI22_X1)                                      0.07       0.38 f
  regfile0/n1669 (net)                          1         1.76      0.00       0.38 f
  regfile0/U2183/ZN (NAND4_X1)                                      0.06       0.44 r
  regfile0/n1685 (net)                          1         1.20      0.00       0.44 r
  regfile0/U183/ZN (OR4_X1)                                         0.06       0.50 r
  regfile0/rb2_value_o[3] (net)                 1         1.07      0.00       0.50 r
  regfile0/rb2_value_o[3] (regfile)                                 0.00       0.50 r
  lsu_prs2_value[3] (net)                                 1.07      0.00       0.50 r
  lsu0/rs2_value_i[3] (lsu)                                         0.00       0.50 r
  lsu0/rs2_value_i[3] (net)                               1.07      0.00       0.50 r
  lsu0/U63/Z (CLKBUF_X1)                                            0.23       0.72 r
  lsu0/dmem_din_o[3] (net)                      1        25.00      0.00       0.72 r
  lsu0/dmem_din_o[3] (lsu)                                          0.00       0.72 r
  dmem_din_o[3] (net)                                    25.00      0.00       0.72 r
  dmem_din_o[3] (out)                                               0.12       0.85 r
  data arrival time                                                            0.85

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.85
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.94


  Startpoint: regfile0/register_reg[5][21]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[21]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][21]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[5][21]/Q (DFF_X1)                           0.31       0.31 r
  regfile0/register[5][21] (net)                5        10.30      0.00       0.31 r
  regfile0/U2450/ZN (AOI22_X1)                                      0.06       0.37 f
  regfile0/n1937 (net)                          1         1.78      0.00       0.37 f
  regfile0/U2453/ZN (NAND4_X1)                                      0.06       0.44 r
  regfile0/n1944 (net)                          1         1.20      0.00       0.44 r
  regfile0/U200/ZN (OR4_X1)                                         0.07       0.50 r
  regfile0/rb2_value_o[21] (net)                1         1.07      0.00       0.50 r
  regfile0/rb2_value_o[21] (regfile)                                0.00       0.50 r
  lsu_prs2_value[21] (net)                                1.07      0.00       0.50 r
  lsu0/rs2_value_i[21] (lsu)                                        0.00       0.50 r
  lsu0/rs2_value_i[21] (net)                              1.07      0.00       0.50 r
  lsu0/U49/Z (CLKBUF_X1)                                            0.23       0.73 r
  lsu0/dmem_din_o[21] (net)                     1        25.00      0.00       0.73 r
  lsu0/dmem_din_o[21] (lsu)                                         0.00       0.73 r
  dmem_din_o[21] (net)                                   25.00      0.00       0.73 r
  dmem_din_o[21] (out)                                              0.12       0.85 r
  data arrival time                                                            0.85

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.85
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.94


  Startpoint: regfile0/register_reg[5][11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[11]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][11]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[5][11]/Q (DFF_X1)                           0.31       0.31 r
  regfile0/register[5][11] (net)                5        10.02      0.00       0.31 r
  regfile0/U2264/ZN (AOI22_X1)                                      0.07       0.38 f
  regfile0/n1753 (net)                          1         1.76      0.00       0.38 f
  regfile0/U2268/ZN (NAND4_X1)                                      0.06       0.44 r
  regfile0/n1764 (net)                          1         1.21      0.00       0.44 r
  regfile0/U190/ZN (OR4_X1)                                         0.06       0.50 r
  regfile0/rb2_value_o[11] (net)                1         1.07      0.00       0.50 r
  regfile0/rb2_value_o[11] (regfile)                                0.00       0.50 r
  lsu_prs2_value[11] (net)                                1.07      0.00       0.50 r
  lsu0/rs2_value_i[11] (lsu)                                        0.00       0.50 r
  lsu0/rs2_value_i[11] (net)                              1.07      0.00       0.50 r
  lsu0/U59/Z (CLKBUF_X1)                                            0.23       0.73 r
  lsu0/dmem_din_o[11] (net)                     1        25.00      0.00       0.73 r
  lsu0/dmem_din_o[11] (lsu)                                         0.00       0.73 r
  dmem_din_o[11] (net)                                   25.00      0.00       0.73 r
  dmem_din_o[11] (out)                                              0.12       0.85 r
  data arrival time                                                            0.85

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.85
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.94


  Startpoint: regfile0/register_reg[7][9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[9]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[7][9]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[7][9]/Q (DFF_X1)                            0.32       0.32 r
  regfile0/register[7][9] (net)                 6        11.47      0.00       0.32 r
  regfile0/U2399/ZN (AOI22_X1)                                      0.06       0.38 f
  regfile0/n1890 (net)                          1         1.76      0.00       0.38 f
  regfile0/U2403/ZN (NAND4_X1)                                      0.06       0.44 r
  regfile0/n1906 (net)                          1         1.20      0.00       0.44 r
  regfile0/U439/ZN (OR4_X1)                                         0.06       0.50 r
  regfile0/rb2_value_o[9] (net)                 1         1.07      0.00       0.50 r
  regfile0/rb2_value_o[9] (regfile)                                 0.00       0.50 r
  lsu_prs2_value[9] (net)                                 1.07      0.00       0.50 r
  lsu0/rs2_value_i[9] (lsu)                                         0.00       0.50 r
  lsu0/rs2_value_i[9] (net)                               1.07      0.00       0.50 r
  lsu0/U68/Z (CLKBUF_X1)                                            0.23       0.73 r
  lsu0/dmem_din_o[9] (net)                      1        25.00      0.00       0.73 r
  lsu0/dmem_din_o[9] (lsu)                                          0.00       0.73 r
  dmem_din_o[9] (net)                                    25.00      0.00       0.73 r
  dmem_din_o[9] (out)                                               0.12       0.85 r
  data arrival time                                                            0.85

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.85
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.94


  Startpoint: regfile0/register_reg[5][17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[17]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][17]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[5][17]/Q (DFF_X1)                           0.31       0.31 r
  regfile0/register[5][17] (net)                5        10.02      0.00       0.31 r
  regfile0/U1975/ZN (AOI22_X1)                                      0.07       0.38 f
  regfile0/n1468 (net)                          1         1.76      0.00       0.38 f
  regfile0/U1985/ZN (NAND4_X1)                                      0.06       0.44 r
  regfile0/n1483 (net)                          1         1.20      0.00       0.44 r
  regfile0/U196/ZN (OR4_X1)                                         0.07       0.50 r
  regfile0/rb2_value_o[17] (net)                1         1.07      0.00       0.50 r
  regfile0/rb2_value_o[17] (regfile)                                0.00       0.50 r
  lsu_prs2_value[17] (net)                                1.07      0.00       0.50 r
  lsu0/rs2_value_i[17] (lsu)                                        0.00       0.50 r
  lsu0/rs2_value_i[17] (net)                              1.07      0.00       0.50 r
  lsu0/U53/Z (CLKBUF_X1)                                            0.23       0.73 r
  lsu0/dmem_din_o[17] (net)                     1        25.00      0.00       0.73 r
  lsu0/dmem_din_o[17] (lsu)                                         0.00       0.73 r
  dmem_din_o[17] (net)                                   25.00      0.00       0.73 r
  dmem_din_o[17] (out)                                              0.12       0.85 r
  data arrival time                                                            0.85

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.85
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.94


  Startpoint: regfile0/register_reg[5][10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[10]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][10]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[5][10]/Q (DFF_X1)                           0.31       0.31 r
  regfile0/register[5][10] (net)                5        10.04      0.00       0.31 r
  regfile0/U2589/ZN (AOI22_X1)                                      0.07       0.38 f
  regfile0/n2107 (net)                          1         1.76      0.00       0.38 f
  regfile0/U2593/ZN (NAND4_X1)                                      0.06       0.44 r
  regfile0/n2114 (net)                          1         1.20      0.00       0.44 r
  regfile0/U189/ZN (OR4_X1)                                         0.07       0.50 r
  regfile0/rb2_value_o[10] (net)                1         1.07      0.00       0.50 r
  regfile0/rb2_value_o[10] (regfile)                                0.00       0.50 r
  lsu_prs2_value[10] (net)                                1.07      0.00       0.50 r
  lsu0/rs2_value_i[10] (lsu)                                        0.00       0.50 r
  lsu0/rs2_value_i[10] (net)                              1.07      0.00       0.50 r
  lsu0/U69/Z (CLKBUF_X1)                                            0.23       0.73 r
  lsu0/dmem_din_o[10] (net)                     1        25.00      0.00       0.73 r
  lsu0/dmem_din_o[10] (lsu)                                         0.00       0.73 r
  dmem_din_o[10] (net)                                   25.00      0.00       0.73 r
  dmem_din_o[10] (out)                                              0.12       0.85 r
  data arrival time                                                            0.85

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.85
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.94


  Startpoint: regfile0/register_reg[19][18]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[18]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[19][18]/CK (DFF_X1)                         0.00 #     0.00 r
  regfile0/register_reg[19][18]/Q (DFF_X1)                          0.32       0.32 r
  regfile0/register[19][18] (net)               6        12.07      0.00       0.32 r
  regfile0/U2319/ZN (NAND2_X1)                                      0.06       0.38 f
  regfile0/n1810 (net)                          1         1.76      0.00       0.38 f
  regfile0/U2323/ZN (NAND4_X1)                                      0.06       0.44 r
  regfile0/n1826 (net)                          1         1.20      0.00       0.44 r
  regfile0/U197/ZN (OR4_X1)                                         0.06       0.50 r
  regfile0/rb2_value_o[18] (net)                1         1.07      0.00       0.50 r
  regfile0/rb2_value_o[18] (regfile)                                0.00       0.50 r
  lsu_prs2_value[18] (net)                                1.07      0.00       0.50 r
  lsu0/rs2_value_i[18] (lsu)                                        0.00       0.50 r
  lsu0/rs2_value_i[18] (net)                              1.07      0.00       0.50 r
  lsu0/U52/Z (CLKBUF_X1)                                            0.23       0.73 r
  lsu0/dmem_din_o[18] (net)                     1        25.00      0.00       0.73 r
  lsu0/dmem_din_o[18] (lsu)                                         0.00       0.73 r
  dmem_din_o[18] (net)                                   25.00      0.00       0.73 r
  dmem_din_o[18] (out)                                              0.12       0.85 r
  data arrival time                                                            0.85

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.85
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.94


  Startpoint: regfile0/register_reg[29][7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[7]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[29][7]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[29][7]/Q (DFF_X1)                           0.32       0.32 r
  regfile0/register[29][7] (net)                6        11.61      0.00       0.32 r
  regfile0/U2379/ZN (AOI22_X1)                                      0.06       0.38 f
  regfile0/n1870 (net)                          1         1.76      0.00       0.38 f
  regfile0/U2383/ZN (NAND4_X1)                                      0.06       0.44 r
  regfile0/n1886 (net)                          1         1.20      0.00       0.44 r
  regfile0/U187/ZN (OR4_X1)                                         0.06       0.50 r
  regfile0/rb2_value_o[7] (net)                 1         1.07      0.00       0.50 r
  regfile0/rb2_value_o[7] (regfile)                                 0.00       0.50 r
  lsu_prs2_value[7] (net)                                 1.07      0.00       0.50 r
  lsu0/rs2_value_i[7] (lsu)                                         0.00       0.50 r
  lsu0/rs2_value_i[7] (net)                               1.07      0.00       0.50 r
  lsu0/U17/Z (CLKBUF_X1)                                            0.23       0.73 r
  lsu0/dmem_din_o[7] (net)                      1        25.00      0.00       0.73 r
  lsu0/dmem_din_o[7] (lsu)                                          0.00       0.73 r
  dmem_din_o[7] (net)                                    25.00      0.00       0.73 r
  dmem_din_o[7] (out)                                               0.12       0.85 r
  data arrival time                                                            0.85

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.85
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.94


  Startpoint: regfile0/register_reg[29][14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[14]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[29][14]/CK (DFF_X1)                         0.00 #     0.00 r
  regfile0/register_reg[29][14]/Q (DFF_X1)                          0.32       0.32 r
  regfile0/register[29][14] (net)               6        11.52      0.00       0.32 r
  regfile0/U2309/ZN (AOI22_X1)                                      0.06       0.38 f
  regfile0/n1798 (net)                          1         1.76      0.00       0.38 f
  regfile0/U2313/ZN (NAND4_X1)                                      0.06       0.44 r
  regfile0/n1804 (net)                          1         1.20      0.00       0.44 r
  regfile0/U193/ZN (OR4_X1)                                         0.07       0.51 r
  regfile0/rb2_value_o[14] (net)                1         1.07      0.00       0.51 r
  regfile0/rb2_value_o[14] (regfile)                                0.00       0.51 r
  lsu_prs2_value[14] (net)                                1.07      0.00       0.51 r
  lsu0/rs2_value_i[14] (lsu)                                        0.00       0.51 r
  lsu0/rs2_value_i[14] (net)                              1.07      0.00       0.51 r
  lsu0/U56/Z (CLKBUF_X1)                                            0.23       0.73 r
  lsu0/dmem_din_o[14] (net)                     1        25.00      0.00       0.73 r
  lsu0/dmem_din_o[14] (lsu)                                         0.00       0.73 r
  dmem_din_o[14] (net)                                   25.00      0.00       0.73 r
  dmem_din_o[14] (out)                                              0.12       0.86 r
  data arrival time                                                            0.86

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.86
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.95


  Startpoint: regfile0/register_reg[5][0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[5][0]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[5][0]/Q (DFF_X1)                            0.31       0.31 r
  regfile0/register[5][0] (net)                 5        10.30      0.00       0.31 r
  regfile0/U2156/ZN (AOI22_X1)                                      0.06       0.37 f
  regfile0/n1639 (net)                          1         1.78      0.00       0.37 f
  regfile0/U2158/ZN (NAND4_X1)                                      0.07       0.44 r
  regfile0/n1642 (net)                          1         1.19      0.00       0.44 r
  regfile0/U438/ZN (OR4_X1)                                         0.06       0.51 r
  regfile0/rb2_value_o[0] (net)                 1         1.07      0.00       0.51 r
  regfile0/rb2_value_o[0] (regfile)                                 0.00       0.51 r
  lsu_prs2_value[0] (net)                                 1.07      0.00       0.51 r
  lsu0/rs2_value_i[0] (lsu)                                         0.00       0.51 r
  lsu0/rs2_value_i[0] (net)                               1.07      0.00       0.51 r
  lsu0/U60/Z (CLKBUF_X1)                                            0.23       0.73 r
  lsu0/dmem_din_o[0] (net)                      1        25.00      0.00       0.73 r
  lsu0/dmem_din_o[0] (lsu)                                          0.00       0.73 r
  dmem_din_o[0] (net)                                    25.00      0.00       0.73 r
  dmem_din_o[0] (out)                                               0.12       0.86 r
  data arrival time                                                            0.86

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.86
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.95


  Startpoint: regfile0/register_reg[30][15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_din_o[15]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[30][15]/CK (DFF_X1)                         0.00 #     0.00 r
  regfile0/register_reg[30][15]/Q (DFF_X1)                          0.32       0.32 r
  regfile0/register[30][15] (net)               6        11.76      0.00       0.32 r
  regfile0/U2524/ZN (AOI22_X1)                                      0.06       0.39 f
  regfile0/n2018 (net)                          1         1.76      0.00       0.39 f
  regfile0/U2528/ZN (NAND4_X1)                                      0.06       0.44 r
  regfile0/n2032 (net)                          1         1.21      0.00       0.44 r
  regfile0/U194/ZN (OR4_X1)                                         0.06       0.51 r
  regfile0/rb2_value_o[15] (net)                1         1.07      0.00       0.51 r
  regfile0/rb2_value_o[15] (regfile)                                0.00       0.51 r
  lsu_prs2_value[15] (net)                                1.07      0.00       0.51 r
  lsu0/rs2_value_i[15] (lsu)                                        0.00       0.51 r
  lsu0/rs2_value_i[15] (net)                              1.07      0.00       0.51 r
  lsu0/U55/Z (CLKBUF_X1)                                            0.23       0.73 r
  lsu0/dmem_din_o[15] (net)                     1        25.00      0.00       0.73 r
  lsu0/dmem_din_o[15] (lsu)                                         0.00       0.73 r
  dmem_din_o[15] (net)                                   25.00      0.00       0.73 r
  dmem_din_o[15] (out)                                              0.12       0.86 r
  data arrival time                                                            0.86

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.86
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.95


  Startpoint: lsu0/lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/rd_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/rd_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/rd_ptr[1] (net)                 2         0.70      0.00       0.00 r
  lsu0/lsu_fifo/add_56/A_1 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 r
  lsu0/lsu_fifo/add_56/net153651 (net)                    0.70      0.00       0.00 r
  lsu0/lsu_fifo/add_56/*cell*179396/A[1] (DW01_inc_width2)          0.00       0.00 r
  lsu0/lsu_fifo/add_56/*cell*179396/A[1] (net)            0.70      0.00       0.00 r
  ...
  lsu0/lsu_fifo/add_56/*cell*179396/SUM[1] (DW01_inc_width2)        0.00       0.00 r
  lsu0/lsu_fifo/add_56/net153653 (net)                    0.31      0.00       0.00 r
  lsu0/lsu_fifo/add_56/Z_1 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 r
  lsu0/lsu_fifo/N34 (net)                                 0.31      0.00       0.00 r
  lsu0/lsu_fifo/C185/Z_1 (*SELECT_OP_2.2_2.1_2)                     0.00       0.00 r
  lsu0/lsu_fifo/N38 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/rd_ptr_reg[1]/next_state (**SEQGEN**)               0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/rd_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/rd_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/rd_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/rd_ptr[0] (net)                 3         1.15      0.00       0.00 f
  lsu0/lsu_fifo/add_56/A_0 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 f
  lsu0/lsu_fifo/add_56/net153652 (net)                    1.15      0.00       0.00 f
  lsu0/lsu_fifo/add_56/*cell*179396/A[0] (DW01_inc_width2)          0.00       0.00 f
  lsu0/lsu_fifo/add_56/*cell*179396/A[0] (net)            1.15      0.00       0.00 f
  ...
  lsu0/lsu_fifo/add_56/*cell*179396/SUM[0] (DW01_inc_width2)        0.00       0.00 r
  lsu0/lsu_fifo/add_56/net153654 (net)                    0.31      0.00       0.00 r
  lsu0/lsu_fifo/add_56/Z_0 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 r
  lsu0/lsu_fifo/N33 (net)                                 0.31      0.00       0.00 r
  lsu0/lsu_fifo/C185/Z_0 (*SELECT_OP_2.2_2.1_2)                     0.00       0.00 r
  lsu0/lsu_fifo/N37 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/rd_ptr_reg[0]/next_state (**SEQGEN**)               0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/rd_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/fifo_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/fifo_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/fifo_cnt_reg[1]/clocked_on (**SEQGEN**)             0.00 #     0.00 r
  lsu0/lsu_fifo/fifo_cnt_reg[1]/Q (**SEQGEN**)                      0.00       0.00 r
  lsu0/lsu_fifo/fifo_cnt[1] (net)               4         1.64      0.00       0.00 r
  lsu0/lsu_fifo/add_41/A_1 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 r
  lsu0/lsu_fifo/add_41/net153632 (net)                    1.64      0.00       0.00 r
  lsu0/lsu_fifo/add_41/*cell*179390/A[1] (DW01_inc_width2)          0.00       0.00 r
  lsu0/lsu_fifo/add_41/*cell*179390/A[1] (net)            1.64      0.00       0.00 r
  ...
  lsu0/lsu_fifo/add_41/*cell*179390/SUM[1] (DW01_inc_width2)        0.00       0.00 r
  lsu0/lsu_fifo/add_41/net153634 (net)                    0.31      0.00       0.00 r
  lsu0/lsu_fifo/add_41/Z_1 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 r
  lsu0/lsu_fifo/N15 (net)                                 0.31      0.00       0.00 r
  lsu0/lsu_fifo/C183/Z_1 (*SELECT_OP_3.2_3.1_2)                     0.00       0.00 r
  lsu0/lsu_fifo/N21 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/fifo_cnt_reg[1]/next_state (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/fifo_cnt_reg[1]/clocked_on (**SEQGEN**)             0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/add_55/A_1 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 r
  lsu0/lsu_fifo/add_55/net153644 (net)                    2.11      0.00       0.00 r
  lsu0/lsu_fifo/add_55/*cell*179394/A[1] (DW01_inc_width2)          0.00       0.00 r
  lsu0/lsu_fifo/add_55/*cell*179394/A[1] (net)            2.11      0.00       0.00 r
  ...
  lsu0/lsu_fifo/add_55/*cell*179394/SUM[1] (DW01_inc_width2)        0.00       0.00 r
  lsu0/lsu_fifo/add_55/net153646 (net)                    0.31      0.00       0.00 r
  lsu0/lsu_fifo/add_55/Z_1 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 r
  lsu0/lsu_fifo/N31 (net)                                 0.31      0.00       0.00 r
  lsu0/lsu_fifo/C184/Z_1 (*SELECT_OP_2.2_2.1_2)                     0.00       0.00 r
  lsu0/lsu_fifo/N36 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/next_state (**SEQGEN**)               0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/fifo_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/fifo_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/fifo_cnt_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.00 r
  lsu0/lsu_fifo/fifo_cnt_reg[0]/Q (**SEQGEN**)                      0.00       0.00 f
  lsu0/lsu_fifo/fifo_cnt[0] (net)               5         2.11      0.00       0.00 f
  lsu0/lsu_fifo/add_41/A_0 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 f
  lsu0/lsu_fifo/add_41/net153633 (net)                    2.11      0.00       0.00 f
  lsu0/lsu_fifo/add_41/*cell*179390/A[0] (DW01_inc_width2)          0.00       0.00 f
  lsu0/lsu_fifo/add_41/*cell*179390/A[0] (net)            2.11      0.00       0.00 f
  ...
  lsu0/lsu_fifo/add_41/*cell*179390/SUM[0] (DW01_inc_width2)        0.00       0.00 r
  lsu0/lsu_fifo/add_41/net153635 (net)                    0.31      0.00       0.00 r
  lsu0/lsu_fifo/add_41/Z_0 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 r
  lsu0/lsu_fifo/N14 (net)                                 0.31      0.00       0.00 r
  lsu0/lsu_fifo/C183/Z_0 (*SELECT_OP_3.2_3.1_2)                     0.00       0.00 r
  lsu0/lsu_fifo/N20 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/fifo_cnt_reg[0]/next_state (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/fifo_cnt_reg[0]/clocked_on (**SEQGEN**)             0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 f
  lsu0/lsu_fifo/add_55/A_0 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 f
  lsu0/lsu_fifo/add_55/net153645 (net)                    2.63      0.00       0.00 f
  lsu0/lsu_fifo/add_55/*cell*179394/A[0] (DW01_inc_width2)          0.00       0.00 f
  lsu0/lsu_fifo/add_55/*cell*179394/A[0] (net)            2.63      0.00       0.00 f
  ...
  lsu0/lsu_fifo/add_55/*cell*179394/SUM[0] (DW01_inc_width2)        0.00       0.00 r
  lsu0/lsu_fifo/add_55/net153647 (net)                    0.31      0.00       0.00 r
  lsu0/lsu_fifo/add_55/Z_0 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 r
  lsu0/lsu_fifo/N30 (net)                                 0.31      0.00       0.00 r
  lsu0/lsu_fifo/C184/Z_0 (*SELECT_OP_2.2_2.1_2)                     0.00       0.00 r
  lsu0/lsu_fifo/N35 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/next_state (**SEQGEN**)               0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][11]/synch_enable (**SEQGEN**)            0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][11]/clocked_on (**SEQGEN**)              0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][10]/synch_enable (**SEQGEN**)            0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][10]/clocked_on (**SEQGEN**)              0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][9]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][9]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][8]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][8]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][7]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][7]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][6]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][6]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][5]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][5]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][4]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][4]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][3]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][3]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][2]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][2]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][1]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][1]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][0]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][0]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C178/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][11]/synch_enable (**SEQGEN**)            0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][11]/clocked_on (**SEQGEN**)              0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C178/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][10]/synch_enable (**SEQGEN**)            0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][10]/clocked_on (**SEQGEN**)              0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C178/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][9]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][9]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C178/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][8]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][8]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C178/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][7]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][7]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C178/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][6]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][6]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C178/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][5]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][5]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C178/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][4]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][4]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C178/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][3]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][3]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C178/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][2]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][2]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C178/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][1]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][1]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C178/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][0]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][0]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][11]/synch_enable (**SEQGEN**)            0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][11]/clocked_on (**SEQGEN**)              0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][10]/synch_enable (**SEQGEN**)            0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][10]/clocked_on (**SEQGEN**)              0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][9]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][9]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][8]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][8]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][7]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][7]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][6]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][6]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][5]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][5]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][4]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][4]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][3]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][3]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][2]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][2]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][1]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][1]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][0]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][0]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 f
  lsu0/lsu_fifo/I_4/Z (GTECH_NOT)                                   0.00       0.00 r
  lsu0/lsu_fifo/N3 (net)                        1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N41 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_3 (*SELECT_OP_3.4_3.1_4)                     0.00       0.01 r
  lsu0/lsu_fifo/N60 (net)                      12         5.68      0.00       0.01 r
  lsu0/lsu_fifo/mem_reg[0][7]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[0][7]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 f
  lsu0/lsu_fifo/I_4/Z (GTECH_NOT)                                   0.00       0.00 r
  lsu0/lsu_fifo/N3 (net)                        1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N41 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_3 (*SELECT_OP_3.4_3.1_4)                     0.00       0.01 r
  lsu0/lsu_fifo/N60 (net)                      12         5.68      0.00       0.01 r
  lsu0/lsu_fifo/mem_reg[0][6]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[0][6]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 f
  lsu0/lsu_fifo/I_4/Z (GTECH_NOT)                                   0.00       0.00 r
  lsu0/lsu_fifo/N3 (net)                        1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N41 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_3 (*SELECT_OP_3.4_3.1_4)                     0.00       0.01 r
  lsu0/lsu_fifo/N60 (net)                      12         5.68      0.00       0.01 r
  lsu0/lsu_fifo/mem_reg[0][5]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[0][5]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 f
  lsu0/lsu_fifo/I_4/Z (GTECH_NOT)                                   0.00       0.00 r
  lsu0/lsu_fifo/N3 (net)                        1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N41 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_3 (*SELECT_OP_3.4_3.1_4)                     0.00       0.01 r
  lsu0/lsu_fifo/N60 (net)                      12         5.68      0.00       0.01 r
  lsu0/lsu_fifo/mem_reg[0][4]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[0][4]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 f
  lsu0/lsu_fifo/I_4/Z (GTECH_NOT)                                   0.00       0.00 r
  lsu0/lsu_fifo/N3 (net)                        1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N41 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_3 (*SELECT_OP_3.4_3.1_4)                     0.00       0.01 r
  lsu0/lsu_fifo/N60 (net)                      12         5.68      0.00       0.01 r
  lsu0/lsu_fifo/mem_reg[0][3]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[0][3]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 f
  lsu0/lsu_fifo/I_4/Z (GTECH_NOT)                                   0.00       0.00 r
  lsu0/lsu_fifo/N3 (net)                        1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N41 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_3 (*SELECT_OP_3.4_3.1_4)                     0.00       0.01 r
  lsu0/lsu_fifo/N60 (net)                      12         5.68      0.00       0.01 r
  lsu0/lsu_fifo/mem_reg[0][2]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[0][2]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 f
  lsu0/lsu_fifo/I_4/Z (GTECH_NOT)                                   0.00       0.00 r
  lsu0/lsu_fifo/N3 (net)                        1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N41 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_3 (*SELECT_OP_3.4_3.1_4)                     0.00       0.01 r
  lsu0/lsu_fifo/N60 (net)                      12         5.68      0.00       0.01 r
  lsu0/lsu_fifo/mem_reg[0][1]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[0][1]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 f
  lsu0/lsu_fifo/I_4/Z (GTECH_NOT)                                   0.00       0.00 r
  lsu0/lsu_fifo/N3 (net)                        1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N41 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_3 (*SELECT_OP_3.4_3.1_4)                     0.00       0.01 r
  lsu0/lsu_fifo/N60 (net)                      12         5.68      0.00       0.01 r
  lsu0/lsu_fifo/mem_reg[0][0]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[0][0]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


1
