	component MyQsys is
		port (
			clk_clk                       : in    std_logic                     := 'X';             -- clk
			clk_100m_clk                  : out   std_logic;                                        -- clk
			clk_780k_clk                  : out   std_logic;                                        -- clk
			pll_locked_export             : out   std_logic;                                        -- export
			reset_reset_n                 : in    std_logic                     := 'X';             -- reset_n
			sdram_ic_addr                 : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ic_ba                   : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_ic_cas_n                : out   std_logic;                                        -- cas_n
			sdram_ic_cke                  : out   std_logic;                                        -- cke
			sdram_ic_cs_n                 : out   std_logic;                                        -- cs_n
			sdram_ic_dq                   : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_ic_dqm                  : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ic_ras_n                : out   std_logic;                                        -- ras_n
			sdram_ic_we_n                 : out   std_logic;                                        -- we_n
			sdram_ic_clock_clk            : out   std_logic;                                        -- clk
			sdram_interface_address       : in    std_logic_vector(24 downto 0) := (others => 'X'); -- address
			sdram_interface_byteenable_n  : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- byteenable_n
			sdram_interface_chipselect    : in    std_logic                     := 'X';             -- chipselect
			sdram_interface_writedata     : in    std_logic_vector(15 downto 0) := (others => 'X'); -- writedata
			sdram_interface_read_n        : in    std_logic                     := 'X';             -- read_n
			sdram_interface_write_n       : in    std_logic                     := 'X';             -- write_n
			sdram_interface_readdata      : out   std_logic_vector(15 downto 0);                    -- readdata
			sdram_interface_readdatavalid : out   std_logic;                                        -- readdatavalid
			sdram_interface_waitrequest   : out   std_logic                                         -- waitrequest
		);
	end component MyQsys;

