<pre>name: hdlconvertor_p627
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p627.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p627.sv</a>


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p627.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p627.sv</a>' to AST representation.
Generating RTLIL representation for module `\disp'.
\	\
"S
Successfully finished Verilog frontend.
</pre>