IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.79        Core1: 51.66        
Core2: 58.14        Core3: 41.81        
Core4: 16.36        Core5: 14.21        
Core6: 46.29        Core7: 48.43        
Core8: 62.53        Core9: 32.27        
Core10: 46.06        Core11: 35.35        
Core12: 19.70        Core13: 47.96        
Core14: 46.27        Core15: 30.42        
Core16: 41.61        Core17: 40.68        
Core18: 45.38        Core19: 29.07        
Core20: 37.56        Core21: 31.35        
Core22: 44.04        Core23: 29.33        
Core24: 62.88        Core25: 30.22        
Core26: 45.65        Core27: 33.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.56
Socket1: 31.13
DDR read Latency(ns)
Socket0: 192.06
Socket1: 188.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.15        Core1: 35.31        
Core2: 57.70        Core3: 44.55        
Core4: 15.29        Core5: 14.32        
Core6: 43.82        Core7: 45.43        
Core8: 61.41        Core9: 31.61        
Core10: 48.60        Core11: 44.90        
Core12: 20.09        Core13: 40.96        
Core14: 46.00        Core15: 29.38        
Core16: 41.61        Core17: 39.50        
Core18: 46.16        Core19: 27.73        
Core20: 36.08        Core21: 30.57        
Core22: 42.41        Core23: 25.13        
Core24: 57.66        Core25: 28.27        
Core26: 45.04        Core27: 26.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.54
Socket1: 29.47
DDR read Latency(ns)
Socket0: 194.09
Socket1: 189.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.75        Core1: 24.37        
Core2: 55.91        Core3: 43.85        
Core4: 18.05        Core5: 15.41        
Core6: 42.58        Core7: 48.88        
Core8: 60.02        Core9: 31.64        
Core10: 58.94        Core11: 51.34        
Core12: 21.13        Core13: 39.23        
Core14: 46.67        Core15: 29.73        
Core16: 40.54        Core17: 39.65        
Core18: 46.55        Core19: 27.60        
Core20: 37.57        Core21: 30.13        
Core22: 42.82        Core23: 25.14        
Core24: 69.94        Core25: 28.55        
Core26: 44.63        Core27: 26.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.17
Socket1: 29.28
DDR read Latency(ns)
Socket0: 194.97
Socket1: 191.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.43        Core1: 32.97        
Core2: 60.92        Core3: 48.73        
Core4: 23.56        Core5: 26.75        
Core6: 49.50        Core7: 48.60        
Core8: 48.18        Core9: 41.09        
Core10: 63.58        Core11: 31.38        
Core12: 24.17        Core13: 58.54        
Core14: 40.92        Core15: 44.15        
Core16: 40.81        Core17: 44.22        
Core18: 39.56        Core19: 42.52        
Core20: 38.69        Core21: 45.70        
Core22: 38.33        Core23: 28.22        
Core24: 64.07        Core25: 43.57        
Core26: 39.76        Core27: 33.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.17
Socket1: 38.78
DDR read Latency(ns)
Socket0: 189.70
Socket1: 188.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.36        Core1: 45.85        
Core2: 57.57        Core3: 50.03        
Core4: 21.36        Core5: 24.54        
Core6: 50.51        Core7: 44.91        
Core8: 50.82        Core9: 38.09        
Core10: 64.09        Core11: 34.05        
Core12: 23.73        Core13: 57.15        
Core14: 44.02        Core15: 41.54        
Core16: 42.14        Core17: 43.95        
Core18: 43.62        Core19: 40.08        
Core20: 39.23        Core21: 42.43        
Core22: 40.76        Core23: 30.72        
Core24: 56.98        Core25: 40.87        
Core26: 43.11        Core27: 30.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.46
Socket1: 38.50
DDR read Latency(ns)
Socket0: 192.69
Socket1: 187.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.54        Core1: 31.12        
Core2: 55.39        Core3: 46.22        
Core4: 18.31        Core5: 19.32        
Core6: 47.22        Core7: 52.11        
Core8: 59.26        Core9: 34.22        
Core10: 51.22        Core11: 23.38        
Core12: 24.16        Core13: 49.46        
Core14: 45.15        Core15: 35.29        
Core16: 42.03        Core17: 40.30        
Core18: 43.76        Core19: 33.34        
Core20: 37.35        Core21: 36.25        
Core22: 41.53        Core23: 26.62        
Core24: 58.79        Core25: 34.29        
Core26: 43.69        Core27: 27.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.56
Socket1: 31.92
DDR read Latency(ns)
Socket0: 192.29
Socket1: 183.93
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.85        Core1: 39.87        
Core2: 54.56        Core3: 51.47        
Core4: 39.39        Core5: 38.20        
Core6: 44.44        Core7: 43.34        
Core8: 34.96        Core9: 76.68        
Core10: 44.20        Core11: 40.65        
Core12: 36.03        Core13: 46.95        
Core14: 35.30        Core15: 56.78        
Core16: 48.31        Core17: 46.74        
Core18: 37.44        Core19: 51.54        
Core20: 51.36        Core21: 52.11        
Core22: 36.95        Core23: 39.30        
Core24: 51.48        Core25: 49.53        
Core26: 37.36        Core27: 37.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.87
Socket1: 45.88
DDR read Latency(ns)
Socket0: 182.72
Socket1: 202.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.98        Core1: 38.71        
Core2: 41.64        Core3: 52.24        
Core4: 39.91        Core5: 38.18        
Core6: 55.06        Core7: 43.73        
Core8: 37.80        Core9: 95.07        
Core10: 37.85        Core11: 39.97        
Core12: 37.07        Core13: 45.21        
Core14: 27.93        Core15: 61.78        
Core16: 52.25        Core17: 51.69        
Core18: 28.65        Core19: 58.67        
Core20: 48.53        Core21: 61.48        
Core22: 28.78        Core23: 41.30        
Core24: 46.14        Core25: 55.35        
Core26: 28.42        Core27: 37.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.42
Socket1: 48.52
DDR read Latency(ns)
Socket0: 182.56
Socket1: 216.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.52        Core1: 41.53        
Core2: 57.11        Core3: 50.11        
Core4: 38.47        Core5: 39.53        
Core6: 63.16        Core7: 43.12        
Core8: 39.28        Core9: 57.85        
Core10: 44.74        Core11: 40.05        
Core12: 35.58        Core13: 47.77        
Core14: 40.46        Core15: 53.60        
Core16: 50.08        Core17: 45.53        
Core18: 40.84        Core19: 49.31        
Core20: 54.91        Core21: 49.36        
Core22: 42.62        Core23: 33.21        
Core24: 54.12        Core25: 47.62        
Core26: 39.91        Core27: 33.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.90
Socket1: 45.00
DDR read Latency(ns)
Socket0: 189.73
Socket1: 199.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.41        Core1: 39.99        
Core2: 51.23        Core3: 47.50        
Core4: 26.72        Core5: 39.43        
Core6: 42.85        Core7: 43.47        
Core8: 42.74        Core9: 76.09        
Core10: 42.27        Core11: 40.89        
Core12: 24.47        Core13: 44.99        
Core14: 31.44        Core15: 60.58        
Core16: 52.99        Core17: 51.05        
Core18: 31.25        Core19: 54.58        
Core20: 51.17        Core21: 54.46        
Core22: 33.04        Core23: 34.57        
Core24: 52.43        Core25: 51.21        
Core26: 31.78        Core27: 37.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.98
Socket1: 47.15
DDR read Latency(ns)
Socket0: 183.40
Socket1: 213.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.80        Core1: 42.31        
Core2: 51.96        Core3: 52.99        
Core4: 33.67        Core5: 38.02        
Core6: 59.55        Core7: 42.43        
Core8: 42.10        Core9: 67.60        
Core10: 44.24        Core11: 39.11        
Core12: 31.57        Core13: 46.96        
Core14: 37.86        Core15: 54.79        
Core16: 50.89        Core17: 46.30        
Core18: 38.45        Core19: 50.02        
Core20: 51.25        Core21: 53.08        
Core22: 39.77        Core23: 38.38        
Core24: 51.49        Core25: 47.86        
Core26: 37.93        Core27: 37.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.02
Socket1: 45.52
DDR read Latency(ns)
Socket0: 188.09
Socket1: 202.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.59        Core1: 40.30        
Core2: 49.70        Core3: 48.99        
Core4: 29.08        Core5: 37.51        
Core6: 53.82        Core7: 43.33        
Core8: 44.70        Core9: 60.72        
Core10: 44.33        Core11: 40.19        
Core12: 26.70        Core13: 46.66        
Core14: 33.63        Core15: 54.69        
Core16: 48.70        Core17: 48.79        
Core18: 34.91        Core19: 48.58        
Core20: 51.77        Core21: 52.74        
Core22: 35.33        Core23: 34.67        
Core24: 71.13        Core25: 50.45        
Core26: 37.49        Core27: 34.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.41
Socket1: 45.34
DDR read Latency(ns)
Socket0: 183.84
Socket1: 205.61
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.96        Core1: 43.60        
Core2: 51.53        Core3: 56.50        
Core4: 29.54        Core5: 49.07        
Core6: 57.49        Core7: 37.46        
Core8: 45.24        Core9: 46.47        
Core10: 40.95        Core11: 33.64        
Core12: 34.05        Core13: 40.25        
Core14: 36.71        Core15: 49.75        
Core16: 33.70        Core17: 68.17        
Core18: 37.81        Core19: 51.34        
Core20: 40.09        Core21: 51.13        
Core22: 37.73        Core23: 36.21        
Core24: 48.37        Core25: 51.84        
Core26: 37.95        Core27: 37.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.12
Socket1: 45.20
DDR read Latency(ns)
Socket0: 184.15
Socket1: 201.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.31        Core1: 53.33        
Core2: 50.06        Core3: 53.87        
Core4: 29.73        Core5: 38.55        
Core6: 56.86        Core7: 32.83        
Core8: 44.54        Core9: 47.31        
Core10: 51.53        Core11: 28.84        
Core12: 30.26        Core13: 39.87        
Core14: 38.45        Core15: 45.22        
Core16: 34.22        Core17: 56.13        
Core18: 38.16        Core19: 46.07        
Core20: 37.76        Core21: 46.51        
Core22: 40.34        Core23: 33.56        
Core24: 46.31        Core25: 47.77        
Core26: 41.22        Core27: 35.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.98
Socket1: 41.43
DDR read Latency(ns)
Socket0: 186.11
Socket1: 193.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.92        Core1: 52.66        
Core2: 55.17        Core3: 50.16        
Core4: 34.06        Core5: 38.53        
Core6: 56.44        Core7: 35.33        
Core8: 46.60        Core9: 46.69        
Core10: 55.43        Core11: 33.36        
Core12: 35.73        Core13: 39.50        
Core14: 42.02        Core15: 44.61        
Core16: 37.06        Core17: 55.15        
Core18: 41.84        Core19: 45.30        
Core20: 41.48        Core21: 45.50        
Core22: 44.75        Core23: 29.63        
Core24: 45.16        Core25: 45.03        
Core26: 44.02        Core27: 32.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.96
Socket1: 41.74
DDR read Latency(ns)
Socket0: 188.38
Socket1: 193.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.57        Core1: 48.53        
Core2: 52.49        Core3: 51.37        
Core4: 32.47        Core5: 41.61        
Core6: 57.68        Core7: 37.39        
Core8: 44.60        Core9: 48.16        
Core10: 50.75        Core11: 34.47        
Core12: 35.74        Core13: 40.46        
Core14: 42.91        Core15: 44.68        
Core16: 35.06        Core17: 52.30        
Core18: 42.31        Core19: 47.00        
Core20: 41.74        Core21: 46.74        
Core22: 43.79        Core23: 30.74        
Core24: 47.42        Core25: 47.32        
Core26: 43.91        Core27: 33.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.30
Socket1: 42.84
DDR read Latency(ns)
Socket0: 191.76
Socket1: 195.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.50        Core1: 53.49        
Core2: 56.63        Core3: 52.50        
Core4: 33.84        Core5: 37.79        
Core6: 56.20        Core7: 36.29        
Core8: 49.55        Core9: 48.95        
Core10: 61.77        Core11: 33.24        
Core12: 32.45        Core13: 38.72        
Core14: 43.01        Core15: 44.41        
Core16: 36.72        Core17: 51.96        
Core18: 43.25        Core19: 45.62        
Core20: 45.33        Core21: 46.21        
Core22: 45.20        Core23: 34.41        
Core24: 46.74        Core25: 46.02        
Core26: 46.83        Core27: 33.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.56
Socket1: 42.14
DDR read Latency(ns)
Socket0: 190.91
Socket1: 192.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.14        Core1: 47.87        
Core2: 52.79        Core3: 50.65        
Core4: 31.71        Core5: 43.32        
Core6: 56.96        Core7: 35.47        
Core8: 44.25        Core9: 47.43        
Core10: 44.31        Core11: 33.02        
Core12: 35.75        Core13: 40.53        
Core14: 40.96        Core15: 45.89        
Core16: 36.58        Core17: 66.94        
Core18: 41.66        Core19: 47.38        
Core20: 45.29        Core21: 46.49        
Core22: 42.90        Core23: 29.87        
Core24: 46.68        Core25: 46.81        
Core26: 43.27        Core27: 33.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.30
Socket1: 42.58
DDR read Latency(ns)
Socket0: 189.06
Socket1: 195.21
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.18        Core1: 44.88        
Core2: 51.75        Core3: 56.76        
Core4: 45.31        Core5: 43.46        
Core6: 62.00        Core7: 41.26        
Core8: 35.30        Core9: 41.93        
Core10: 59.68        Core11: 42.07        
Core12: 38.77        Core13: 50.22        
Core14: 48.07        Core15: 44.99        
Core16: 46.10        Core17: 70.93        
Core18: 47.37        Core19: 44.65        
Core20: 53.08        Core21: 41.14        
Core22: 41.57        Core23: 37.37        
Core24: 40.42        Core25: 41.82        
Core26: 46.75        Core27: 35.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.92
Socket1: 42.80
DDR read Latency(ns)
Socket0: 196.80
Socket1: 193.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.81        Core1: 45.15        
Core2: 48.78        Core3: 56.31        
Core4: 43.32        Core5: 41.67        
Core6: 60.88        Core7: 42.41        
Core8: 35.40        Core9: 65.17        
Core10: 61.44        Core11: 39.56        
Core12: 37.78        Core13: 50.02        
Core14: 47.32        Core15: 43.92        
Core16: 45.02        Core17: 82.13        
Core18: 45.23        Core19: 45.36        
Core20: 51.47        Core21: 42.45        
Core22: 40.29        Core23: 36.47        
Core24: 39.01        Core25: 39.92        
Core26: 46.86        Core27: 32.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.64
Socket1: 42.22
DDR read Latency(ns)
Socket0: 195.52
Socket1: 191.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.58        Core1: 43.85        
Core2: 45.74        Core3: 52.35        
Core4: 44.25        Core5: 41.24        
Core6: 52.88        Core7: 42.84        
Core8: 33.93        Core9: 54.75        
Core10: 60.36        Core11: 41.30        
Core12: 35.27        Core13: 48.77        
Core14: 40.36        Core15: 47.27        
Core16: 39.80        Core17: 78.06        
Core18: 44.07        Core19: 46.61        
Core20: 49.94        Core21: 43.06        
Core22: 40.67        Core23: 35.80        
Core24: 37.80        Core25: 44.38        
Core26: 41.21        Core27: 33.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.74
Socket1: 43.36
DDR read Latency(ns)
Socket0: 194.04
Socket1: 197.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.96        Core1: 44.74        
Core2: 48.90        Core3: 52.73        
Core4: 46.12        Core5: 42.67        
Core6: 60.16        Core7: 44.01        
Core8: 36.07        Core9: 67.95        
Core10: 63.21        Core11: 41.63        
Core12: 38.67        Core13: 50.27        
Core14: 42.16        Core15: 43.59        
Core16: 40.30        Core17: 72.62        
Core18: 47.18        Core19: 44.12        
Core20: 51.51        Core21: 40.39        
Core22: 42.62        Core23: 36.02        
Core24: 40.24        Core25: 42.27        
Core26: 47.57        Core27: 32.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.63
Socket1: 42.57
DDR read Latency(ns)
Socket0: 198.23
Socket1: 194.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.28        Core1: 43.56        
Core2: 50.06        Core3: 58.32        
Core4: 44.60        Core5: 43.11        
Core6: 67.95        Core7: 43.62        
Core8: 35.42        Core9: 66.08        
Core10: 60.48        Core11: 41.29        
Core12: 41.09        Core13: 50.84        
Core14: 45.79        Core15: 44.20        
Core16: 41.70        Core17: 59.13        
Core18: 47.12        Core19: 44.12        
Core20: 53.05        Core21: 40.81        
Core22: 41.07        Core23: 35.02        
Core24: 40.12        Core25: 41.43        
Core26: 47.89        Core27: 33.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.04
Socket1: 42.41
DDR read Latency(ns)
Socket0: 196.73
Socket1: 192.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.76        Core1: 44.22        
Core2: 49.76        Core3: 51.40        
Core4: 44.76        Core5: 43.09        
Core6: 58.89        Core7: 42.74        
Core8: 31.01        Core9: 50.66        
Core10: 63.01        Core11: 41.44        
Core12: 41.10        Core13: 51.46        
Core14: 45.60        Core15: 45.08        
Core16: 40.20        Core17: 68.12        
Core18: 44.84        Core19: 44.77        
Core20: 50.26        Core21: 40.82        
Core22: 41.78        Core23: 35.26        
Core24: 39.12        Core25: 44.60        
Core26: 45.94        Core27: 33.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.73
Socket1: 42.97
DDR read Latency(ns)
Socket0: 194.81
Socket1: 193.05
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 55.86        Core1: 73.21        
Core2: 50.24        Core3: 54.08        
Core4: 21.72        Core5: 26.39        
Core6: 49.10        Core7: 26.81        
Core8: 52.22        Core9: 63.52        
Core10: 45.63        Core11: 21.66        
Core12: 14.75        Core13: 42.65        
Core14: 31.56        Core15: 45.63        
Core16: 45.37        Core17: 40.56        
Core18: 31.07        Core19: 47.77        
Core20: 31.07        Core21: 51.22        
Core22: 29.29        Core23: 31.86        
Core24: 39.11        Core25: 48.83        
Core26: 32.41        Core27: 33.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.58
Socket1: 39.27
DDR read Latency(ns)
Socket0: 185.61
Socket1: 189.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 54.04        Core1: 76.31        
Core2: 48.47        Core3: 49.64        
Core4: 19.48        Core5: 24.00        
Core6: 42.58        Core7: 29.50        
Core8: 49.88        Core9: 60.18        
Core10: 50.94        Core11: 22.94        
Core12: 13.90        Core13: 43.19        
Core14: 30.79        Core15: 46.11        
Core16: 40.90        Core17: 40.70        
Core18: 31.00        Core19: 48.29        
Core20: 29.67        Core21: 52.47        
Core22: 32.72        Core23: 28.25        
Core24: 39.46        Core25: 48.41        
Core26: 31.68        Core27: 32.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.83
Socket1: 39.70
DDR read Latency(ns)
Socket0: 187.01
Socket1: 194.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 57.21        Core1: 71.45        
Core2: 49.54        Core3: 39.69        
Core4: 19.36        Core5: 23.41        
Core6: 49.45        Core7: 29.36        
Core8: 50.76        Core9: 71.45        
Core10: 52.61        Core11: 21.91        
Core12: 15.12        Core13: 44.23        
Core14: 31.74        Core15: 44.81        
Core16: 39.55        Core17: 39.79        
Core18: 31.11        Core19: 46.93        
Core20: 25.82        Core21: 51.26        
Core22: 31.83        Core23: 27.08        
Core24: 39.82        Core25: 47.45        
Core26: 31.92        Core27: 30.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.39
Socket1: 38.60
DDR read Latency(ns)
Socket0: 184.37
Socket1: 189.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 55.50        Core1: 71.42        
Core2: 54.04        Core3: 54.24        
Core4: 22.74        Core5: 28.79        
Core6: 47.50        Core7: 26.82        
Core8: 50.45        Core9: 62.53        
Core10: 50.48        Core11: 20.45        
Core12: 14.54        Core13: 43.75        
Core14: 31.57        Core15: 45.14        
Core16: 41.74        Core17: 40.39        
Core18: 31.72        Core19: 47.92        
Core20: 31.12        Core21: 48.61        
Core22: 29.88        Core23: 27.35        
Core24: 37.63        Core25: 47.08        
Core26: 33.30        Core27: 31.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.77
Socket1: 38.78
DDR read Latency(ns)
Socket0: 185.19
Socket1: 189.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 55.88        Core1: 59.32        
Core2: 52.00        Core3: 52.26        
Core4: 21.28        Core5: 30.11        
Core6: 64.44        Core7: 31.39        
Core8: 49.39        Core9: 69.08        
Core10: 54.78        Core11: 25.73        
Core12: 17.16        Core13: 44.64        
Core14: 30.61        Core15: 47.15        
Core16: 41.75        Core17: 41.16        
Core18: 31.65        Core19: 49.60        
Core20: 30.84        Core21: 50.66        
Core22: 29.72        Core23: 30.44        
Core24: 39.38        Core25: 49.66        
Core26: 33.00        Core27: 31.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.08
Socket1: 41.15
DDR read Latency(ns)
Socket0: 183.77
Socket1: 197.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 54.12        Core1: 44.99        
Core2: 53.00        Core3: 51.82        
Core4: 26.08        Core5: 39.94        
Core6: 62.99        Core7: 43.43        
Core8: 45.87        Core9: 88.29        
Core10: 61.80        Core11: 38.14        
Core12: 21.51        Core13: 47.69        
Core14: 30.63        Core15: 50.29        
Core16: 41.12        Core17: 43.95        
Core18: 33.28        Core19: 52.16        
Core20: 32.03        Core21: 53.66        
Core22: 30.91        Core23: 30.84        
Core24: 39.65        Core25: 55.71        
Core26: 33.60        Core27: 33.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.11
Socket1: 46.58
DDR read Latency(ns)
Socket0: 179.70
Socket1: 210.26
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.24        Core1: 45.90        
Core2: 51.17        Core3: 47.11        
Core4: 52.79        Core5: 39.08        
Core6: 58.57        Core7: 40.40        
Core8: 41.21        Core9: 52.22        
Core10: 50.14        Core11: 38.71        
Core12: 25.37        Core13: 73.15        
Core14: 31.17        Core15: 53.02        
Core16: 43.41        Core17: 44.49        
Core18: 31.28        Core19: 52.05        
Core20: 36.13        Core21: 55.78        
Core22: 30.45        Core23: 36.07        
Core24: 46.44        Core25: 53.37        
Core26: 32.81        Core27: 38.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.98
Socket1: 46.63
DDR read Latency(ns)
Socket0: 177.09
Socket1: 207.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.75        Core1: 43.86        
Core2: 50.37        Core3: 45.23        
Core4: 52.90        Core5: 42.51        
Core6: 53.50        Core7: 43.32        
Core8: 41.60        Core9: 53.14        
Core10: 51.00        Core11: 41.09        
Core12: 25.28        Core13: 78.72        
Core14: 28.97        Core15: 58.11        
Core16: 37.76        Core17: 45.81        
Core18: 29.21        Core19: 56.82        
Core20: 30.53        Core21: 59.12        
Core22: 29.22        Core23: 33.88        
Core24: 48.85        Core25: 56.43        
Core26: 29.66        Core27: 31.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.02
Socket1: 49.05
DDR read Latency(ns)
Socket0: 187.57
Socket1: 218.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.34        Core1: 43.59        
Core2: 51.83        Core3: 45.31        
Core4: 44.62        Core5: 38.73        
Core6: 49.26        Core7: 40.31        
Core8: 39.50        Core9: 52.67        
Core10: 59.02        Core11: 42.00        
Core12: 23.85        Core13: 54.44        
Core14: 31.25        Core15: 54.37        
Core16: 39.54        Core17: 45.61        
Core18: 30.61        Core19: 54.21        
Core20: 35.45        Core21: 55.75        
Core22: 30.76        Core23: 30.81        
Core24: 48.93        Core25: 53.91        
Core26: 33.57        Core27: 32.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.20
Socket1: 46.91
DDR read Latency(ns)
Socket0: 194.08
Socket1: 211.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.04        Core1: 43.85        
Core2: 48.11        Core3: 48.34        
Core4: 48.31        Core5: 41.25        
Core6: 53.31        Core7: 41.65        
Core8: 38.64        Core9: 51.82        
Core10: 65.37        Core11: 40.69        
Core12: 29.16        Core13: 75.92        
Core14: 35.13        Core15: 51.27        
Core16: 42.68        Core17: 44.44        
Core18: 33.29        Core19: 48.68        
Core20: 36.61        Core21: 53.12        
Core22: 34.88        Core23: 30.38        
Core24: 51.21        Core25: 50.33        
Core26: 37.77        Core27: 36.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.86
Socket1: 45.88
DDR read Latency(ns)
Socket0: 183.39
Socket1: 203.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.48        Core1: 42.30        
Core2: 56.70        Core3: 45.94        
Core4: 42.75        Core5: 40.71        
Core6: 61.90        Core7: 41.30        
Core8: 40.34        Core9: 51.97        
Core10: 58.86        Core11: 42.21        
Core12: 26.08        Core13: 91.54        
Core14: 32.46        Core15: 53.97        
Core16: 40.34        Core17: 45.80        
Core18: 30.76        Core19: 53.00        
Core20: 34.99        Core21: 56.50        
Core22: 32.50        Core23: 32.43        
Core24: 48.39        Core25: 54.48        
Core26: 33.39        Core27: 33.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.95
Socket1: 47.16
DDR read Latency(ns)
Socket0: 187.80
Socket1: 210.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.78        Core1: 41.13        
Core2: 51.61        Core3: 43.67        
Core4: 51.01        Core5: 40.38        
Core6: 49.90        Core7: 41.69        
Core8: 40.42        Core9: 52.28        
Core10: 60.49        Core11: 42.51        
Core12: 22.26        Core13: 71.28        
Core14: 27.73        Core15: 57.62        
Core16: 38.02        Core17: 47.82        
Core18: 29.48        Core19: 56.19        
Core20: 31.01        Core21: 59.45        
Core22: 28.02        Core23: 31.96        
Core24: 49.93        Core25: 58.11        
Core26: 29.50        Core27: 31.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.12
Socket1: 48.32
DDR read Latency(ns)
Socket0: 189.21
Socket1: 216.62
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.59        Core1: 36.78        
Core2: 65.92        Core3: 41.73        
Core4: 42.32        Core5: 46.27        
Core6: 74.34        Core7: 39.34        
Core8: 39.09        Core9: 71.28        
Core10: 53.19        Core11: 42.90        
Core12: 38.30        Core13: 72.84        
Core14: 45.14        Core15: 38.74        
Core16: 42.27        Core17: 58.88        
Core18: 42.64        Core19: 44.22        
Core20: 44.54        Core21: 43.06        
Core22: 42.10        Core23: 41.55        
Core24: 53.59        Core25: 50.47        
Core26: 44.96        Core27: 38.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.02
Socket1: 42.38
DDR read Latency(ns)
Socket0: 188.29
Socket1: 195.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.00        Core1: 36.86        
Core2: 58.91        Core3: 42.04        
Core4: 43.28        Core5: 46.91        
Core6: 82.13        Core7: 39.69        
Core8: 34.99        Core9: 63.13        
Core10: 53.33        Core11: 42.93        
Core12: 39.06        Core13: 66.36        
Core14: 42.28        Core15: 41.18        
Core16: 41.02        Core17: 52.66        
Core18: 40.66        Core19: 44.96        
Core20: 43.89        Core21: 44.50        
Core22: 39.92        Core23: 39.75        
Core24: 50.34        Core25: 52.27        
Core26: 42.31        Core27: 36.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.02
Socket1: 43.16
DDR read Latency(ns)
Socket0: 188.44
Socket1: 200.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.76        Core1: 35.12        
Core2: 47.97        Core3: 43.54        
Core4: 41.63        Core5: 48.13        
Core6: 50.00        Core7: 37.11        
Core8: 38.77        Core9: 61.66        
Core10: 56.85        Core11: 38.71        
Core12: 37.45        Core13: 59.07        
Core14: 30.14        Core15: 48.97        
Core16: 33.17        Core17: 71.48        
Core18: 30.19        Core19: 55.61        
Core20: 37.71        Core21: 54.83        
Core22: 29.74        Core23: 35.03        
Core24: 45.28        Core25: 62.15        
Core26: 30.59        Core27: 38.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.47
Socket1: 46.24
DDR read Latency(ns)
Socket0: 186.01
Socket1: 216.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.99        Core1: 36.46        
Core2: 53.36        Core3: 41.17        
Core4: 32.55        Core5: 46.06        
Core6: 56.32        Core7: 39.64        
Core8: 39.23        Core9: 58.85        
Core10: 56.10        Core11: 39.62        
Core12: 28.29        Core13: 79.38        
Core14: 34.13        Core15: 43.86        
Core16: 35.28        Core17: 72.55        
Core18: 33.29        Core19: 52.02        
Core20: 37.66        Core21: 50.13        
Core22: 32.14        Core23: 34.66        
Core24: 45.33        Core25: 57.09        
Core26: 33.89        Core27: 36.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.28
Socket1: 44.66
DDR read Latency(ns)
Socket0: 182.60
Socket1: 209.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.25        Core1: 41.28        
Core2: 60.57        Core3: 40.21        
Core4: 41.18        Core5: 47.12        
Core6: 67.53        Core7: 43.23        
Core8: 36.26        Core9: 54.29        
Core10: 52.80        Core11: 40.12        
Core12: 38.98        Core13: 70.31        
Core14: 43.78        Core15: 41.98        
Core16: 40.34        Core17: 83.71        
Core18: 41.61        Core19: 46.49        
Core20: 42.68        Core21: 48.10        
Core22: 41.10        Core23: 38.08        
Core24: 54.56        Core25: 48.29        
Core26: 43.73        Core27: 35.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.72
Socket1: 44.02
DDR read Latency(ns)
Socket0: 186.49
Socket1: 197.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.10        Core1: 40.31        
Core2: 63.36        Core3: 40.23        
Core4: 42.03        Core5: 49.81        
Core6: 64.77        Core7: 38.42        
Core8: 35.52        Core9: 48.19        
Core10: 51.85        Core11: 40.92        
Core12: 41.03        Core13: 62.73        
Core14: 43.19        Core15: 38.96        
Core16: 39.34        Core17: 76.74        
Core18: 40.65        Core19: 44.94        
Core20: 44.06        Core21: 44.03        
Core22: 40.59        Core23: 38.85        
Core24: 54.42        Core25: 51.27        
Core26: 42.29        Core27: 35.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.14
Socket1: 42.97
DDR read Latency(ns)
Socket0: 188.28
Socket1: 198.94
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.40        Core1: 61.90        
Core2: 33.26        Core3: 45.98        
Core4: 16.85        Core5: 29.55        
Core6: 63.34        Core7: 24.33        
Core8: 57.05        Core9: 71.58        
Core10: 48.92        Core11: 25.85        
Core12: 17.04        Core13: 61.03        
Core14: 33.62        Core15: 43.29        
Core16: 40.68        Core17: 40.62        
Core18: 31.97        Core19: 47.24        
Core20: 31.52        Core21: 47.15        
Core22: 34.52        Core23: 34.20        
Core24: 53.20        Core25: 41.51        
Core26: 31.78        Core27: 35.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.00
Socket1: 37.48
DDR read Latency(ns)
Socket0: 183.76
Socket1: 186.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.69        Core1: 39.68        
Core2: 36.61        Core3: 47.47        
Core4: 26.09        Core5: 31.18        
Core6: 50.90        Core7: 26.06        
Core8: 36.61        Core9: 74.04        
Core10: 53.91        Core11: 38.68        
Core12: 24.11        Core13: 41.30        
Core14: 35.65        Core15: 42.42        
Core16: 38.89        Core17: 40.61        
Core18: 35.77        Core19: 47.53        
Core20: 34.76        Core21: 46.59        
Core22: 36.98        Core23: 33.37        
Core24: 54.55        Core25: 42.61        
Core26: 35.41        Core27: 35.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.66
Socket1: 38.29
DDR read Latency(ns)
Socket0: 181.70
Socket1: 191.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.41        Core1: 34.96        
Core2: 44.14        Core3: 47.17        
Core4: 38.79        Core5: 37.68        
Core6: 76.66        Core7: 40.39        
Core8: 33.85        Core9: 66.02        
Core10: 58.86        Core11: 42.11        
Core12: 36.48        Core13: 55.61        
Core14: 41.61        Core15: 42.09        
Core16: 26.99        Core17: 40.88        
Core18: 38.47        Core19: 45.89        
Core20: 41.67        Core21: 48.60        
Core22: 42.53        Core23: 33.57        
Core24: 50.79        Core25: 41.23        
Core26: 39.51        Core27: 35.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.24
Socket1: 41.12
DDR read Latency(ns)
Socket0: 185.60
Socket1: 194.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.12        Core1: 34.75        
Core2: 36.20        Core3: 46.84        
Core4: 37.78        Core5: 43.76        
Core6: 72.64        Core7: 30.65        
Core8: 29.05        Core9: 53.31        
Core10: 67.60        Core11: 33.39        
Core12: 35.49        Core13: 51.58        
Core14: 38.53        Core15: 42.33        
Core16: 36.09        Core17: 40.02        
Core18: 36.48        Core19: 45.41        
Core20: 40.39        Core21: 44.90        
Core22: 40.47        Core23: 33.34        
Core24: 69.29        Core25: 40.51        
Core26: 36.56        Core27: 34.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.06
Socket1: 38.68
DDR read Latency(ns)
Socket0: 185.04
Socket1: 189.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.36        Core1: 67.45        
Core2: 32.14        Core3: 46.50        
Core4: 17.52        Core5: 26.54        
Core6: 72.59        Core7: 25.17        
Core8: 55.73        Core9: 67.72        
Core10: 45.10        Core11: 24.41        
Core12: 15.29        Core13: 49.11        
Core14: 30.15        Core15: 44.82        
Core16: 41.53        Core17: 41.25        
Core18: 28.97        Core19: 47.05        
Core20: 30.21        Core21: 50.74        
Core22: 31.38        Core23: 33.98        
Core24: 62.10        Core25: 44.26        
Core26: 30.43        Core27: 32.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.86
Socket1: 37.74
DDR read Latency(ns)
Socket0: 180.99
Socket1: 189.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.91        Core1: 51.89        
Core2: 36.69        Core3: 45.98        
Core4: 20.92        Core5: 29.28        
Core6: 48.74        Core7: 29.98        
Core8: 43.61        Core9: 71.47        
Core10: 49.87        Core11: 28.51        
Core12: 21.59        Core13: 77.83        
Core14: 35.58        Core15: 44.46        
Core16: 39.85        Core17: 41.02        
Core18: 33.45        Core19: 45.88        
Core20: 34.43        Core21: 47.60        
Core22: 36.89        Core23: 33.80        
Core24: 48.37        Core25: 43.43        
Core26: 34.13        Core27: 33.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.07
Socket1: 38.52
DDR read Latency(ns)
Socket0: 181.46
Socket1: 188.19
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.22        Core1: 41.46        
Core2: 63.94        Core3: 44.27        
Core4: 41.39        Core5: 42.49        
Core6: 58.10        Core7: 41.24        
Core8: 36.65        Core9: 52.12        
Core10: 38.47        Core11: 38.96        
Core12: 36.25        Core13: 36.61        
Core14: 43.56        Core15: 46.45        
Core16: 44.59        Core17: 48.92        
Core18: 41.07        Core19: 46.51        
Core20: 46.19        Core21: 43.82        
Core22: 41.82        Core23: 31.54        
Core24: 45.09        Core25: 44.44        
Core26: 42.78        Core27: 35.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.59
Socket1: 42.97
DDR read Latency(ns)
Socket0: 192.83
Socket1: 193.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.97        Core1: 41.55        
Core2: 66.08        Core3: 45.29        
Core4: 41.50        Core5: 46.13        
Core6: 64.18        Core7: 39.89        
Core8: 32.99        Core9: 55.32        
Core10: 38.03        Core11: 37.61        
Core12: 37.28        Core13: 36.55        
Core14: 41.98        Core15: 48.05        
Core16: 39.07        Core17: 49.12        
Core18: 43.74        Core19: 49.60        
Core20: 44.67        Core21: 42.43        
Core22: 39.33        Core23: 28.95        
Core24: 45.03        Core25: 44.40        
Core26: 42.34        Core27: 29.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.78
Socket1: 43.27
DDR read Latency(ns)
Socket0: 192.89
Socket1: 196.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.81        Core1: 41.40        
Core2: 57.09        Core3: 44.80        
Core4: 43.55        Core5: 42.46        
Core6: 60.06        Core7: 42.15        
Core8: 35.51        Core9: 51.23        
Core10: 39.84        Core11: 39.21        
Core12: 38.20        Core13: 36.71        
Core14: 43.48        Core15: 47.22        
Core16: 36.68        Core17: 49.78        
Core18: 47.94        Core19: 48.07        
Core20: 44.23        Core21: 44.82        
Core22: 41.06        Core23: 28.50        
Core24: 45.44        Core25: 44.24        
Core26: 41.74        Core27: 29.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.64
Socket1: 43.33
DDR read Latency(ns)
Socket0: 194.28
Socket1: 194.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.69        Core1: 67.11        
Core2: 51.24        Core3: 43.62        
Core4: 19.77        Core5: 30.17        
Core6: 47.80        Core7: 21.61        
Core8: 51.52        Core9: 45.45        
Core10: 35.33        Core11: 21.13        
Core12: 18.25        Core13: 38.59        
Core14: 31.02        Core15: 52.24        
Core16: 36.83        Core17: 42.66        
Core18: 31.70        Core19: 52.65        
Core20: 29.49        Core21: 46.06        
Core22: 28.47        Core23: 27.71        
Core24: 46.30        Core25: 47.15        
Core26: 30.19        Core27: 30.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.26
Socket1: 38.76
DDR read Latency(ns)
Socket0: 186.85
Socket1: 191.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.96        Core1: 66.33        
Core2: 51.69        Core3: 43.99        
Core4: 21.71        Core5: 32.98        
Core6: 38.45        Core7: 19.95        
Core8: 56.88        Core9: 44.91        
Core10: 35.51        Core11: 19.62        
Core12: 18.06        Core13: 38.40        
Core14: 28.92        Core15: 50.31        
Core16: 36.49        Core17: 42.84        
Core18: 30.40        Core19: 51.22        
Core20: 29.72        Core21: 45.30        
Core22: 29.01        Core23: 27.46        
Core24: 44.93        Core25: 46.80        
Core26: 28.40        Core27: 28.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.48
Socket1: 37.97
DDR read Latency(ns)
Socket0: 186.23
Socket1: 188.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.53        Core1: 45.02        
Core2: 63.45        Core3: 43.94        
Core4: 37.34        Core5: 40.28        
Core6: 69.01        Core7: 36.69        
Core8: 37.96        Core9: 49.75        
Core10: 38.71        Core11: 35.47        
Core12: 32.30        Core13: 36.45        
Core14: 41.39        Core15: 47.81        
Core16: 46.94        Core17: 48.31        
Core18: 44.78        Core19: 47.57        
Core20: 41.59        Core21: 43.63        
Core22: 39.19        Core23: 27.98        
Core24: 44.88        Core25: 43.69        
Core26: 40.59        Core27: 29.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.35
Socket1: 42.05
DDR read Latency(ns)
Socket0: 191.72
Socket1: 192.34
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.92        Core1: 40.91        
Core2: 43.68        Core3: 41.94        
Core4: 47.42        Core5: 39.36        
Core6: 44.32        Core7: 39.23        
Core8: 29.43        Core9: 46.73        
Core10: 45.05        Core11: 42.51        
Core12: 41.47        Core13: 47.18        
Core14: 33.80        Core15: 54.04        
Core16: 36.62        Core17: 46.94        
Core18: 37.15        Core19: 53.96        
Core20: 38.68        Core21: 51.74        
Core22: 35.71        Core23: 29.98        
Core24: 44.70        Core25: 52.75        
Core26: 35.13        Core27: 39.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.75
Socket1: 46.11
DDR read Latency(ns)
Socket0: 185.38
Socket1: 204.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.47        Core1: 44.32        
Core2: 45.53        Core3: 41.57        
Core4: 39.11        Core5: 40.78        
Core6: 43.69        Core7: 40.21        
Core8: 37.89        Core9: 46.90        
Core10: 46.57        Core11: 41.59        
Core12: 31.62        Core13: 47.82        
Core14: 35.36        Core15: 52.16        
Core16: 40.73        Core17: 47.60        
Core18: 37.84        Core19: 51.67        
Core20: 37.55        Core21: 48.98        
Core22: 38.90        Core23: 31.31        
Core24: 44.36        Core25: 50.39        
Core26: 37.77        Core27: 37.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.63
Socket1: 45.75
DDR read Latency(ns)
Socket0: 188.29
Socket1: 202.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.39        Core1: 44.78        
Core2: 45.07        Core3: 38.73        
Core4: 41.48        Core5: 42.52        
Core6: 44.09        Core7: 41.21        
Core8: 41.06        Core9: 48.73        
Core10: 46.92        Core11: 42.46        
Core12: 38.78        Core13: 50.59        
Core14: 44.00        Core15: 48.32        
Core16: 41.83        Core17: 50.52        
Core18: 46.66        Core19: 47.70        
Core20: 39.89        Core21: 42.84        
Core22: 44.12        Core23: 28.34        
Core24: 51.79        Core25: 44.69        
Core26: 44.92        Core27: 31.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.74
Socket1: 43.91
DDR read Latency(ns)
Socket0: 196.40
Socket1: 195.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.89        Core1: 50.19        
Core2: 42.18        Core3: 37.11        
Core4: 32.29        Core5: 35.48        
Core6: 44.69        Core7: 32.75        
Core8: 44.25        Core9: 48.18        
Core10: 45.70        Core11: 36.41        
Core12: 31.84        Core13: 49.94        
Core14: 42.17        Core15: 47.26        
Core16: 43.75        Core17: 49.44        
Core18: 45.70        Core19: 46.70        
Core20: 41.43        Core21: 45.14        
Core22: 42.53        Core23: 27.40        
Core24: 46.95        Core25: 43.26        
Core26: 41.18        Core27: 31.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.59
Socket1: 41.46
DDR read Latency(ns)
Socket0: 190.52
Socket1: 192.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.41        Core1: 39.82        
Core2: 47.66        Core3: 39.03        
Core4: 47.34        Core5: 36.40        
Core6: 45.49        Core7: 35.66        
Core8: 33.03        Core9: 46.41        
Core10: 45.44        Core11: 39.62        
Core12: 45.62        Core13: 49.14        
Core14: 37.80        Core15: 44.68        
Core16: 41.83        Core17: 49.19        
Core18: 41.32        Core19: 44.46        
Core20: 39.72        Core21: 49.04        
Core22: 38.48        Core23: 30.12        
Core24: 48.56        Core25: 50.46        
Core26: 39.43        Core27: 33.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.93
Socket1: 42.03
DDR read Latency(ns)
Socket0: 196.10
Socket1: 196.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.56        Core1: 42.67        
Core2: 46.12        Core3: 38.03        
Core4: 40.46        Core5: 41.97        
Core6: 44.83        Core7: 40.10        
Core8: 38.68        Core9: 49.16        
Core10: 46.33        Core11: 44.43        
Core12: 38.72        Core13: 50.90        
Core14: 43.79        Core15: 46.05        
Core16: 39.71        Core17: 51.33        
Core18: 43.13        Core19: 46.79        
Core20: 37.25        Core21: 45.72        
Core22: 45.19        Core23: 29.41        
Core24: 52.76        Core25: 44.78        
Core26: 45.20        Core27: 32.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.38
Socket1: 43.72
DDR read Latency(ns)
Socket0: 196.91
Socket1: 194.93
