# *Samsung RISC-V Talent Development Program*
---
## Basic Details

*Name:* Vivekananda GC

*College:* New Horizon College of Engineering

*Email:* [vivekanandagc557@gmail.com](mailto:vivekanandagc557@gmail.com])

*GitHub Profile:* [vivek2004-vk](https://github.com/vivek2004-vk)  

*LinkedIn Profile:* [Vivekananda GC](https://www.linkedin.com/in/vivekananda-gc-318855276/)

---
## Tasks
### [Task 1](task1/)

- Compile C code using gcc.
- Compile and count the number of instructions used in ofast and o1 using the RISC-V compiler.
### [Task 2](Task2/)

- performing spike simulation and debugging the c code of sum1ton.c and simpcalc.c with debugging mode using spike
- seq C code displays sequence of multiples of 3 while sumton displays sum of 1 to 100
### [Task 3](Task3/)

- 15 unique RISC-V instructions.
- 32-bit instruction code in their respective instruction type formats.
### [Task 4](Task4/)

- A functional simulation of the given RISC-V Core Verilog netlist and testbench.
### [Task 5](Task5/)

- Implement any digital circuits using VSDSquadron Mini

### [Task 6](TASK6/)

-Implemention of 2 BIT Comparator using VSD SQUADRON MINI
