module testbench ();
	
	wire [31:0] content;
	memory_operations m1(content);
	
	initial begin
		#5 display("%b", content);
		
	end


endmodule
