---------------------Generating device model using external script:---------------------
cd scripts && ./device_model_gen.py -NR 8 -NC 8 -Arch RIKEN && cd ..
====================================================
============ Universal GRAMM (UGRAMM) ==============
======= helper script: Device Model Generator ======
====================================================

Generating device model for the following CGRA configuration: 
> Arch: RIKEN
> NR: 8
> NC: 8
Creating RIKEN architecture!!


pragma for the device model: 

 /* ------- Device model pragma ------- 
[SupportedOps] = {ALU, FADD, FSUB, FMUL, FDIV}; 
[SupportedOps] = {MemPort, INPUT, OUTPUT}; 
[SupportedOps] = {Constant, CONST}; 
*/

 
 
---------------------Executing UGRAMM and producing mapping result in ordered_dot_output.dot & unpositioned_dot_output---------------------
make && ./UGRAMM --seed 12 --verbose_level 0 --dfile scripts/riken_8_8.dot --afile Kernels/Conv_Balance/conv_nounroll_Balance.dot --config config.json --drc_verbose_level 1
make: 'UGRAMM' is up to date.
[2024-10-19 01:11:05.505] [UGRAMM] [info] Parsed JSON file {"lock-nodes":["FMUL_9::pe.w32.c4.r6.alu","FMUL_11::pe.w32.c4.r4.alu","FMUL_13::pe.w32.c5.r3.alu"],"skip-placement":["Constant"]} 
[2024-10-19 01:11:05.505] [UGRAMM] [info] Normalized JSON {"LOCK-NODES":["FMUL_9::PE.W32.C4.R6.ALU","FMUL_11::PE.W32.C4.R4.ALU","FMUL_13::PE.W32.C5.R3.ALU"],"SKIP-PLACEMENT":["CONSTANT"]} 
[2024-10-19 01:11:05.506] [UGRAMM] [info] Parsed Device-Model Pragma: 
[ALU] :: ALU :: FADD :: FSUB :: FMUL :: FDIV
[CONSTANT] :: CONSTANT :: CONST
[MEMPORT] :: MEMPORT :: INPUT :: OUTPUT
[2024-10-19 01:11:05.548] [UGRAMM] [info] Checking compatibility of SupportedOps of [ALU]
[2024-10-19 01:11:05.548] [UGRAMM] [info] [PASSED] The token FADD found in ALU
[2024-10-19 01:11:05.548] [UGRAMM] [info] [PASSED] The token FMUL found in ALU
[2024-10-19 01:11:05.548] [UGRAMM] [info] Checking compatibility of SupportedOps of [CONSTANT]
[2024-10-19 01:11:05.548] [UGRAMM] [info] [PASSED] The token CONST found in CONSTANT
[2024-10-19 01:11:05.548] [UGRAMM] [info] Checking compatibility of SupportedOps of [MEMPORT]
[2024-10-19 01:11:05.548] [UGRAMM] [info] [PASSED] The token INPUT found in MEMPORT
[2024-10-19 01:11:05.548] [UGRAMM] [info] [PASSED] The token OUTPUT found in MEMPORT
[2024-10-19 01:11:05.549] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_27|float32=5.00} 
[2024-10-19 01:11:05.549] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_28|float32=13.00} 
[2024-10-19 01:11:05.549] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_29|float32=9.00} 
[2024-10-19 01:11:05.549] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_30|float32=11.00} 
[2024-10-19 01:11:05.549] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_31|float32=3.00} 
[2024-10-19 01:11:05.549] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_32|float32=15.00} 
[2024-10-19 01:11:05.549] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_33|float32=17.00} 
[2024-10-19 01:11:05.549] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_34|float32=7.00} 
[2024-10-19 01:11:05.549] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_35|float32=19.00} 
[2024-10-19 01:11:05.549] [UGRAMM] [info] [Success] Application DFG node FMUL_11 has one-to-one lock to the device model node PE.W32.C4.R4.ALU
[2024-10-19 01:11:05.549] [UGRAMM] [info] [Success] Application DFG node FMUL_13 has one-to-one lock to the device model node PE.W32.C5.R3.ALU
[2024-10-19 01:11:05.549] [UGRAMM] [info] [Success] Application DFG node FMUL_9 has one-to-one lock to the device model node PE.W32.C4.R6.ALU
[2024-10-19 01:11:05.550] [DRC Checks] [info] --------------------------------------------------
[2024-10-19 01:11:05.550] [DRC Checks] [info] Executing DRC Rules Check
[2024-10-19 01:11:05.550] [DRC Checks] [info] --------------------------------------------------
[2024-10-19 01:11:05.760] [DRC Checks] [info] --------------------------------------------------
[2024-10-19 01:11:05.760] [DRC Checks] [info] DRC Passed --- Continueing to UGRAMM Mapping
[2024-10-19 01:11:05.760] [DRC Checks] [info] --------------------------------------------------
[2024-10-19 01:11:05.760] [UGRAMM] [info] ***** BEGINNING OUTER WHILE LOOP ***** ITER 1
[2024-10-19 01:11:05.804] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FADD_23 
[2024-10-19 01:11:05.804] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FADD_23 
[2024-10-19 01:11:05.808] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FADD_23 
[2024-10-19 01:11:05.843] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FADD_25 
[2024-10-19 01:11:05.844] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FADD_25 
[2024-10-19 01:11:05.846] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FADD_25 
[2024-10-19 01:11:05.893] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FADD_19 
[2024-10-19 01:11:05.894] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FADD_19 
[2024-10-19 01:11:05.899] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FADD_19 
[2024-10-19 01:11:05.980] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FADD_22 
[2024-10-19 01:11:05.981] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FADD_22 
[2024-10-19 01:11:05.990] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FADD_22 
[2024-10-19 01:11:06.049] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FMUL_10 
[2024-10-19 01:11:06.049] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FMUL_10 
[2024-10-19 01:11:06.052] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FMUL_10 
[2024-10-19 01:11:06.086] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FADD_24 
[2024-10-19 01:11:06.086] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FADD_24 
[2024-10-19 01:11:06.089] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FADD_24 
[2024-10-19 01:11:06.163] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FADD_21 
[2024-10-19 01:11:06.164] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FADD_21 
[2024-10-19 01:11:06.174] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FADD_21 
[2024-10-19 01:11:06.246] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FMUL_15 
[2024-10-19 01:11:06.247] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FMUL_15 
[2024-10-19 01:11:06.253] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FMUL_15 
[2024-10-19 01:11:06.346] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FADD_20 
[2024-10-19 01:11:06.348] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FADD_20 
[2024-10-19 01:11:06.356] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FADD_20 
[2024-10-19 01:11:06.441] [UGRAMM] [info] TOTAL OVERUSE: 1
[2024-10-19 01:11:06.441] [UGRAMM] [info] ***** BEGINNING OUTER WHILE LOOP ***** ITER 2
[2024-10-19 01:11:06.512] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FADD_22 
[2024-10-19 01:11:06.514] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FADD_22 
[2024-10-19 01:11:06.523] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FADD_22 
[2024-10-19 01:11:06.619] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FADD_23 
[2024-10-19 01:11:06.621] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FADD_23 
[2024-10-19 01:11:06.630] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FADD_23 
[2024-10-19 01:11:06.707] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FMUL_12 
[2024-10-19 01:11:06.708] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FMUL_12 
[2024-10-19 01:11:06.713] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FMUL_12 
[2024-10-19 01:11:06.769] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FMUL_10 
[2024-10-19 01:11:06.770] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FMUL_10 
[2024-10-19 01:11:06.777] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FMUL_10 
[2024-10-19 01:11:06.887] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FADD_21 
[2024-10-19 01:11:06.888] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FADD_21 
[2024-10-19 01:11:06.897] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FADD_21 
[2024-10-19 01:11:06.991] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FADD_18 
[2024-10-19 01:11:06.992] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FADD_18 
[2024-10-19 01:11:07.000] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FADD_18 
[2024-10-19 01:11:07.072] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FMUL_17 
[2024-10-19 01:11:07.073] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FMUL_17 
[2024-10-19 01:11:07.077] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FMUL_17 
[2024-10-19 01:11:07.145] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FMUL_15 
[2024-10-19 01:11:07.146] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FMUL_15 
[2024-10-19 01:11:07.151] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FMUL_15 
[2024-10-19 01:11:07.249] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FADD_24 
[2024-10-19 01:11:07.250] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FADD_24 
[2024-10-19 01:11:07.259] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FADD_24 
[2024-10-19 01:11:07.329] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FMUL_14 
[2024-10-19 01:11:07.330] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FMUL_14 
[2024-10-19 01:11:07.337] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FMUL_14 
[2024-10-19 01:11:07.432] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FADD_19 
[2024-10-19 01:11:07.434] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FADD_19 
[2024-10-19 01:11:07.443] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FADD_19 
[2024-10-19 01:11:07.534] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FADD_20 
[2024-10-19 01:11:07.536] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FADD_20 
[2024-10-19 01:11:07.544] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FADD_20 
[2024-10-19 01:11:07.652] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FMUL_16 
[2024-10-19 01:11:07.653] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FMUL_16 
[2024-10-19 01:11:07.659] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FMUL_16 
[2024-10-19 01:11:07.740] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R4.ALU for mapping application graph node FADD_25 
[2024-10-19 01:11:07.741] [UGRAMM] [info] Skipping locked device model node PE.W32.C4.R6.ALU for mapping application graph node FADD_25 
[2024-10-19 01:11:07.748] [UGRAMM] [info] Skipping locked device model node PE.W32.C5.R3.ALU for mapping application graph node FADD_25 
[2024-10-19 01:11:07.786] [UGRAMM] [info] TOTAL OVERUSE: 0
[2024-10-19 01:11:07.786] [UGRAMM] [info] FRACTION OVERLAP: 0.0
[2024-10-19 01:11:07.786] [UGRAMM] [info] SUCCESS! :: [iterCount] :: 2 :: [frac] :: 0.0 :: [num_vertices(H)] :: 36
[2024-10-19 01:11:07.786] [UGRAMM] [info] ** routing for FADD_18 | (PE.W32.C4.R3.ALU)'s output pin :: 
[2024-10-19 01:11:07.786] [UGRAMM] [info] 	 703 	 PE.W32.C4.R3.ALU.OUTPINA
[2024-10-19 01:11:07.786] [UGRAMM] [info] 	 685 	 PE.W32.C4.R3.CROSSBAR_MUX_SW
[2024-10-19 01:11:07.786] [UGRAMM] [info] 	 832 	 PE.W32.C5.R2.CROSSBAR_MUX_PEINA
[2024-10-19 01:11:07.786] [UGRAMM] [info] 	 835 	 PE.W32.C5.R2.MUX_A
[2024-10-19 01:11:07.786] [UGRAMM] [info] 	 840 	 PE.W32.C5.R2.ALU.INPINA
[2024-10-19 01:11:07.786] [UGRAMM] [info] ** routing for FADD_19 | (PE.W32.C4.R2.ALU)'s output pin :: 
[2024-10-19 01:11:07.786] [UGRAMM] [info] 	 683 	 PE.W32.C4.R2.ALU.OUTPINA
[2024-10-19 01:11:07.786] [UGRAMM] [info] 	 664 	 PE.W32.C4.R2.CROSSBAR_MUX_S
[2024-10-19 01:11:07.786] [UGRAMM] [info] 	 833 	 PE.W32.C5.R2.CROSSBAR_MUX_PEINB
[2024-10-19 01:11:07.786] [UGRAMM] [info] 	 836 	 PE.W32.C5.R2.MUX_B
[2024-10-19 01:11:07.786] [UGRAMM] [info] 	 841 	 PE.W32.C5.R2.ALU.INPINB
[2024-10-19 01:11:07.786] [UGRAMM] [info] ** routing for FADD_20 | (PE.W32.C3.R4.ALU)'s output pin :: 
[2024-10-19 01:11:07.786] [UGRAMM] [info] 	 563 	 PE.W32.C3.R4.ALU.OUTPINA
[2024-10-19 01:11:07.786] [UGRAMM] [info] 	 545 	 PE.W32.C3.R4.CROSSBAR_MUX_SW
[2024-10-19 01:11:07.786] [UGRAMM] [info] 	 694 	 PE.W32.C4.R3.CROSSBAR_MUX_PEINB
[2024-10-19 01:11:07.786] [UGRAMM] [info] 	 696 	 PE.W32.C4.R3.MUX_B
[2024-10-19 01:11:07.786] [UGRAMM] [info] 	 702 	 PE.W32.C4.R3.ALU.INPINB
[2024-10-19 01:11:07.786] [UGRAMM] [info] ** routing for FADD_21 | (PE.W32.C6.R4.ALU)'s output pin :: 
[2024-10-19 01:11:07.786] [UGRAMM] [info] 	 1042 	 PE.W32.C6.R4.ALU.OUTPINA
[2024-10-19 01:11:07.786] [UGRAMM] [info] 	 1027 	 PE.W32.C6.R4.CROSSBAR_MUX_NW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 847 	 PE.W32.C5.R3.CROSSBAR_MUX_NW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 674 	 PE.W32.C4.R2.CROSSBAR_MUX_PEINB
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 676 	 PE.W32.C4.R2.MUX_B
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 682 	 PE.W32.C4.R2.ALU.INPINB
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for FADD_22 | (PE.W32.C5.R6.ALU)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 922 	 PE.W32.C5.R6.ALU.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 906 	 PE.W32.C5.R6.CROSSBAR_MUX_W
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 887 	 PE.W32.C5.R5.CROSSBAR_MUX_NW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 706 	 PE.W32.C4.R4.CROSSBAR_MUX_W
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 693 	 PE.W32.C4.R3.CROSSBAR_MUX_PEINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 695 	 PE.W32.C4.R3.MUX_A
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 700 	 PE.W32.C4.R3.ALU.INPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for FADD_23 | (PE.W32.C3.R3.ALU)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 543 	 PE.W32.C3.R3.ALU.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 525 	 PE.W32.C3.R3.CROSSBAR_MUX_SW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 673 	 PE.W32.C4.R2.CROSSBAR_MUX_PEINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 675 	 PE.W32.C4.R2.MUX_A
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 681 	 PE.W32.C4.R2.ALU.INPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for FADD_24 | (PE.W32.C4.R1.ALU)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 663 	 PE.W32.C4.R1.ALU.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 651 	 PE.W32.C4.R1.CROSSBAR_MUX_E
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 670 	 PE.W32.C4.R2.CROSSBAR_MUX_NE
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 530 	 PE.W32.C3.R3.CROSSBAR_MUX_E
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 554 	 PE.W32.C3.R4.CROSSBAR_MUX_PEINB
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 556 	 PE.W32.C3.R4.MUX_B
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 562 	 PE.W32.C3.R4.ALU.INPINB
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for FADD_25 | (PE.W32.C5.R2.ALU)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 842 	 PE.W32.C5.R2.ALU.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 827 	 PE.W32.C5.R2.CROSSBAR_MUX_NW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 648 	 PE.W32.C4.R1.CROSSBAR_MUX_NW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 474 	 PE.W32.C3.R0.CROSSBAR_MUX_PEINB
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 867 	 LS.W32.C0.R2.MEMPORT.INPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for FMUL_10 | (PE.W32.C6.R7.ALU)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 1103 	 PE.W32.C6.R7.ALU.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 1086 	 PE.W32.C6.R7.CROSSBAR_MUX_NW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 907 	 PE.W32.C5.R6.CROSSBAR_MUX_NW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 727 	 PE.W32.C4.R5.CROSSBAR_MUX_NW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 547 	 PE.W32.C3.R4.CROSSBAR_MUX_W
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 532 	 PE.W32.C3.R3.CROSSBAR_MUX_PEINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 536 	 PE.W32.C3.R3.MUX_A
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 541 	 PE.W32.C3.R3.ALU.INPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for FMUL_11 | (PE.W32.C4.R4.ALU)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 722 	 PE.W32.C4.R4.ALU.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 707 	 PE.W32.C4.R4.CROSSBAR_MUX_NW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 533 	 PE.W32.C3.R3.CROSSBAR_MUX_PEINB
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 537 	 PE.W32.C3.R3.MUX_B
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 542 	 PE.W32.C3.R3.ALU.INPINB
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for FMUL_12 | (PE.W32.C7.R7.ALU)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 64 	 PE.W32.C7.R7.ALU.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 49 	 PE.W32.C7.R7.CROSSBAR_MUX_NW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 1068 	 PE.W32.C6.R6.CROSSBAR_MUX_N
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 914 	 PE.W32.C5.R6.CROSSBAR_MUX_PEINB
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 916 	 PE.W32.C5.R6.MUX_B
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 921 	 PE.W32.C5.R6.ALU.INPINB
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for FMUL_13 | (PE.W32.C5.R3.ALU)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 862 	 PE.W32.C5.R3.ALU.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 851 	 PE.W32.C5.R3.CROSSBAR_MUX_SE
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 1032 	 PE.W32.C6.R4.CROSSBAR_MUX_PEINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 1035 	 PE.W32.C6.R4.MUX_A
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 1040 	 PE.W32.C6.R4.ALU.INPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for FMUL_14 | (PE.W32.C3.R5.ALU)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 583 	 PE.W32.C3.R5.ALU.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 566 	 PE.W32.C3.R5.CROSSBAR_MUX_W
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 553 	 PE.W32.C3.R4.CROSSBAR_MUX_PEINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 555 	 PE.W32.C3.R4.MUX_A
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 561 	 PE.W32.C3.R4.ALU.INPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for FMUL_15 | (PE.W32.C5.R4.ALU)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 883 	 PE.W32.C5.R4.ALU.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 866 	 PE.W32.C5.R4.CROSSBAR_MUX_NW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 686 	 PE.W32.C4.R3.CROSSBAR_MUX_W
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 666 	 PE.W32.C4.R2.CROSSBAR_MUX_W
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 653 	 PE.W32.C4.R1.CROSSBAR_MUX_PEINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 655 	 PE.W32.C4.R1.MUX_A
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 661 	 PE.W32.C4.R1.ALU.INPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for FMUL_16 | (PE.W32.C3.R7.ALU)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 622 	 PE.W32.C3.R7.ALU.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 604 	 PE.W32.C3.R7.CROSSBAR_MUX_S
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 765 	 PE.W32.C4.R7.CROSSBAR_MUX_SW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 905 	 PE.W32.C5.R6.CROSSBAR_MUX_SW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 1046 	 PE.W32.C6.R5.CROSSBAR_MUX_W
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 1033 	 PE.W32.C6.R4.CROSSBAR_MUX_PEINB
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 1036 	 PE.W32.C6.R4.MUX_B
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 1041 	 PE.W32.C6.R4.ALU.INPINB
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for FMUL_17 | (PE.W32.C4.R0.ALU)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 642 	 PE.W32.C4.R0.ALU.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 630 	 PE.W32.C4.R0.CROSSBAR_MUX_E
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 654 	 PE.W32.C4.R1.CROSSBAR_MUX_PEINB
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 656 	 PE.W32.C4.R1.MUX_B
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 662 	 PE.W32.C4.R1.ALU.INPINB
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for FMUL_9 | (PE.W32.C4.R6.ALU)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 763 	 PE.W32.C4.R6.ALU.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 743 	 PE.W32.C4.R6.CROSSBAR_MUX_S
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 913 	 PE.W32.C5.R6.CROSSBAR_MUX_PEINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 915 	 PE.W32.C5.R6.MUX_A
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 920 	 PE.W32.C5.R6.ALU.INPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for Load_0 | (LS.W32.C9.R3.MEMPORT)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 479 	 LS.W32.C9.R3.MEMPORT.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 766 	 PE.W32.C4.R7.CROSSBAR_MUX_W
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 752 	 PE.W32.C4.R6.CROSSBAR_MUX_PEINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 754 	 PE.W32.C4.R6.MUX_A
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 761 	 PE.W32.C4.R6.ALU.INPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for Load_1 | (LS.W32.C9.R5.MEMPORT)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 546 	 LS.W32.C9.R5.MEMPORT.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 1093 	 PE.W32.C6.R7.CROSSBAR_MUX_PEINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 1095 	 PE.W32.C6.R7.MUX_A
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 1100 	 PE.W32.C6.R7.ALU.INPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for Load_2 | (LS.W32.C9.R7.MEMPORT)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 612 	 LS.W32.C9.R7.MEMPORT.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 208 	 PE.W32.C8.R7.CROSSBAR_MUX_NW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 29 	 PE.W32.C7.R6.CROSSBAR_MUX_NW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 1047 	 PE.W32.C6.R5.CROSSBAR_MUX_NW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 869 	 PE.W32.C5.R4.CROSSBAR_MUX_N
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 713 	 PE.W32.C4.R4.CROSSBAR_MUX_PEINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 715 	 PE.W32.C4.R4.MUX_A
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 720 	 PE.W32.C4.R4.ALU.INPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for Load_3 | (LS.W32.C9.R6.MEMPORT)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 579 	 LS.W32.C9.R6.MEMPORT.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 54 	 PE.W32.C7.R7.CROSSBAR_MUX_PEINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 56 	 PE.W32.C7.R7.MUX_A
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 62 	 PE.W32.C7.R7.ALU.INPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for Load_4 | (LS.W32.C0.R7.MEMPORT)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 346 	 LS.W32.C0.R7.MEMPORT.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 71 	 PE.W32.C8.R0.CROSSBAR_MUX_NE
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 1129 	 PE.W32.C7.R1.CROSSBAR_MUX_NE
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 989 	 PE.W32.C6.R2.CROSSBAR_MUX_NE
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 852 	 PE.W32.C5.R3.CROSSBAR_MUX_PEINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 854 	 PE.W32.C5.R3.MUX_A
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 860 	 PE.W32.C5.R3.ALU.INPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for Load_5 | (LS.W32.C9.R0.MEMPORT)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 379 	 LS.W32.C9.R0.MEMPORT.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 285 	 PE.W32.C1.R7.CROSSBAR_MUX_SW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 426 	 PE.W32.C2.R6.CROSSBAR_MUX_SW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 573 	 PE.W32.C3.R5.CROSSBAR_MUX_PEINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 575 	 PE.W32.C3.R5.MUX_A
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 581 	 PE.W32.C3.R5.ALU.INPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for Load_6 | (LS.W32.C9.R1.MEMPORT)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 412 	 LS.W32.C9.R1.MEMPORT.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 445 	 PE.W32.C2.R7.CROSSBAR_MUX_SW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 585 	 PE.W32.C3.R6.CROSSBAR_MUX_SW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 725 	 PE.W32.C4.R5.CROSSBAR_MUX_SW
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 873 	 PE.W32.C5.R4.CROSSBAR_MUX_PEINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 875 	 PE.W32.C5.R4.MUX_A
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 881 	 PE.W32.C5.R4.ALU.INPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for Load_7 | (LS.W32.C9.R2.MEMPORT)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 446 	 LS.W32.C9.R2.MEMPORT.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 613 	 PE.W32.C3.R7.CROSSBAR_MUX_PEINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 615 	 PE.W32.C3.R7.MUX_A
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 620 	 PE.W32.C3.R7.ALU.INPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for Load_8 | (LS.W32.C0.R3.MEMPORT)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 113 	 LS.W32.C0.R3.MEMPORT.OUTPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 632 	 PE.W32.C4.R0.CROSSBAR_MUX_PEINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 635 	 PE.W32.C4.R0.MUX_A
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 640 	 PE.W32.C4.R0.ALU.INPINA
[2024-10-19 01:11:07.787] [UGRAMM] [info] ** routing for Store_26 | (LS.W32.C0.R2.MEMPORT)'s output pin :: 
[2024-10-19 01:11:07.787] [UGRAMM] [info] 	 Empty vertex model (no-fanouts for the node)
[2024-10-19 01:11:07.787] [UGRAMM] [info] Writing the positioned mapping output in file 'positioned_dot_output.dot'
[2024-10-19 01:11:07.787] [UGRAMM] [info] Writing the unpositioned mapping output in file 'unpositioned_dot_output.dot'
[2024-10-19 01:11:07.789] [UGRAMM] [info] Total time taken for [DRC] :: 0.209989 Seconds
[2024-10-19 01:11:07.789] [UGRAMM] [info] Total time taken for [mapping] :: 2.028852 Seconds
[2024-10-19 01:11:07.789] [UGRAMM] [info] Total time taken for [UGRAMM]:: 2.283279 Seconds
 
 
---------------------Converting the ordered-mapped  positioned_dot_output.dot file into positioned_dot_output.png:---------------------
neato -Tpng positioned_dot_output.dot -o positioned_dot_output.png
 
 
---------------------Converting the unordered-mapped  unpositioned_dot_output.dot file into unpositioned_dot_output.png:---------------------
neato -Tpng unpositioned_dot_output.dot -o unpositioned_dot_output.png
