ARM GAS  C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM2_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM2_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_TIM2_Init:
  27              	.LFB235:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/tim.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/tim.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  30:Core/Src/tim.c **** 
ARM GAS  C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s 			page 2


  31:Core/Src/tim.c **** /* TIM2 init function */
  32:Core/Src/tim.c **** void MX_TIM2_Init(void)
  33:Core/Src/tim.c **** {
  29              		.loc 1 33 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 87B0     		sub	sp, sp, #28
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 39 3 view .LVU1
  41              		.loc 1 39 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0293     		str	r3, [sp, #8]
  44 0008 0393     		str	r3, [sp, #12]
  45 000a 0493     		str	r3, [sp, #16]
  46 000c 0593     		str	r3, [sp, #20]
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 40 3 is_stmt 1 view .LVU3
  48              		.loc 1 40 27 is_stmt 0 view .LVU4
  49 000e 0093     		str	r3, [sp]
  50 0010 0193     		str	r3, [sp, #4]
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  45:Core/Src/tim.c ****   htim2.Instance = TIM2;
  51              		.loc 1 45 3 is_stmt 1 view .LVU5
  52              		.loc 1 45 18 is_stmt 0 view .LVU6
  53 0012 1648     		ldr	r0, .L9
  54 0014 4FF08042 		mov	r2, #1073741824
  55 0018 0260     		str	r2, [r0]
  46:Core/Src/tim.c ****   htim2.Init.Prescaler = 2399;
  56              		.loc 1 46 3 is_stmt 1 view .LVU7
  57              		.loc 1 46 24 is_stmt 0 view .LVU8
  58 001a 40F65F12 		movw	r2, #2399
  59 001e 4260     		str	r2, [r0, #4]
  47:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 47 3 is_stmt 1 view .LVU9
  61              		.loc 1 47 26 is_stmt 0 view .LVU10
  62 0020 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim2.Init.Period = 4999;
  63              		.loc 1 48 3 is_stmt 1 view .LVU11
  64              		.loc 1 48 21 is_stmt 0 view .LVU12
  65 0022 41F28732 		movw	r2, #4999
  66 0026 C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s 			page 3


  67              		.loc 1 49 3 is_stmt 1 view .LVU13
  68              		.loc 1 49 28 is_stmt 0 view .LVU14
  69 0028 0361     		str	r3, [r0, #16]
  50:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  70              		.loc 1 50 3 is_stmt 1 view .LVU15
  71              		.loc 1 50 32 is_stmt 0 view .LVU16
  72 002a 8361     		str	r3, [r0, #24]
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  73              		.loc 1 51 3 is_stmt 1 view .LVU17
  74              		.loc 1 51 7 is_stmt 0 view .LVU18
  75 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
  76              	.LVL0:
  77              		.loc 1 51 6 view .LVU19
  78 0030 90B9     		cbnz	r0, .L6
  79              	.L2:
  52:Core/Src/tim.c ****   {
  53:Core/Src/tim.c ****     Error_Handler();
  54:Core/Src/tim.c ****   }
  55:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  80              		.loc 1 55 3 is_stmt 1 view .LVU20
  81              		.loc 1 55 34 is_stmt 0 view .LVU21
  82 0032 4FF48053 		mov	r3, #4096
  83 0036 0293     		str	r3, [sp, #8]
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  84              		.loc 1 56 3 is_stmt 1 view .LVU22
  85              		.loc 1 56 7 is_stmt 0 view .LVU23
  86 0038 02A9     		add	r1, sp, #8
  87 003a 0C48     		ldr	r0, .L9
  88 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  89              	.LVL1:
  90              		.loc 1 56 6 view .LVU24
  91 0040 68B9     		cbnz	r0, .L7
  92              	.L3:
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  93              		.loc 1 60 3 is_stmt 1 view .LVU25
  94              		.loc 1 60 37 is_stmt 0 view .LVU26
  95 0042 0023     		movs	r3, #0
  96 0044 0093     		str	r3, [sp]
  61:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  97              		.loc 1 61 3 is_stmt 1 view .LVU27
  98              		.loc 1 61 33 is_stmt 0 view .LVU28
  99 0046 0193     		str	r3, [sp, #4]
  62:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 100              		.loc 1 62 3 is_stmt 1 view .LVU29
 101              		.loc 1 62 7 is_stmt 0 view .LVU30
 102 0048 6946     		mov	r1, sp
 103 004a 0848     		ldr	r0, .L9
 104 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 105              	.LVL2:
 106              		.loc 1 62 6 view .LVU31
 107 0050 40B9     		cbnz	r0, .L8
 108              	.L1:
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
ARM GAS  C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s 			page 4


  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  67:Core/Src/tim.c **** 
  68:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c **** }
 109              		.loc 1 70 1 view .LVU32
 110 0052 07B0     		add	sp, sp, #28
 111              	.LCFI2:
 112              		.cfi_remember_state
 113              		.cfi_def_cfa_offset 4
 114              		@ sp needed
 115 0054 5DF804FB 		ldr	pc, [sp], #4
 116              	.L6:
 117              	.LCFI3:
 118              		.cfi_restore_state
  53:Core/Src/tim.c ****   }
 119              		.loc 1 53 5 is_stmt 1 view .LVU33
 120 0058 FFF7FEFF 		bl	Error_Handler
 121              	.LVL3:
 122 005c E9E7     		b	.L2
 123              	.L7:
  58:Core/Src/tim.c ****   }
 124              		.loc 1 58 5 view .LVU34
 125 005e FFF7FEFF 		bl	Error_Handler
 126              	.LVL4:
 127 0062 EEE7     		b	.L3
 128              	.L8:
  64:Core/Src/tim.c ****   }
 129              		.loc 1 64 5 view .LVU35
 130 0064 FFF7FEFF 		bl	Error_Handler
 131              	.LVL5:
 132              		.loc 1 70 1 is_stmt 0 view .LVU36
 133 0068 F3E7     		b	.L1
 134              	.L10:
 135 006a 00BF     		.align	2
 136              	.L9:
 137 006c 00000000 		.word	htim2
 138              		.cfi_endproc
 139              	.LFE235:
 141              		.section	.text.MX_TIM3_Init,"ax",%progbits
 142              		.align	1
 143              		.global	MX_TIM3_Init
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 147              		.fpu fpv4-sp-d16
 149              	MX_TIM3_Init:
 150              	.LFB236:
  71:Core/Src/tim.c **** /* TIM3 init function */
  72:Core/Src/tim.c **** void MX_TIM3_Init(void)
  73:Core/Src/tim.c **** {
 151              		.loc 1 73 1 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 24
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155 0000 00B5     		push	{lr}
ARM GAS  C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s 			page 5


 156              	.LCFI4:
 157              		.cfi_def_cfa_offset 4
 158              		.cfi_offset 14, -4
 159 0002 87B0     		sub	sp, sp, #28
 160              	.LCFI5:
 161              		.cfi_def_cfa_offset 32
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 162              		.loc 1 79 3 view .LVU38
 163              		.loc 1 79 26 is_stmt 0 view .LVU39
 164 0004 0023     		movs	r3, #0
 165 0006 0293     		str	r3, [sp, #8]
 166 0008 0393     		str	r3, [sp, #12]
 167 000a 0493     		str	r3, [sp, #16]
 168 000c 0593     		str	r3, [sp, #20]
  80:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 169              		.loc 1 80 3 is_stmt 1 view .LVU40
 170              		.loc 1 80 27 is_stmt 0 view .LVU41
 171 000e 0093     		str	r3, [sp]
 172 0010 0193     		str	r3, [sp, #4]
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  85:Core/Src/tim.c ****   htim3.Instance = TIM3;
 173              		.loc 1 85 3 is_stmt 1 view .LVU42
 174              		.loc 1 85 18 is_stmt 0 view .LVU43
 175 0012 1548     		ldr	r0, .L19
 176 0014 154A     		ldr	r2, .L19+4
 177 0016 0260     		str	r2, [r0]
  86:Core/Src/tim.c ****   htim3.Init.Prescaler = 2399;
 178              		.loc 1 86 3 is_stmt 1 view .LVU44
 179              		.loc 1 86 24 is_stmt 0 view .LVU45
 180 0018 40F65F12 		movw	r2, #2399
 181 001c 4260     		str	r2, [r0, #4]
  87:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 182              		.loc 1 87 3 is_stmt 1 view .LVU46
 183              		.loc 1 87 26 is_stmt 0 view .LVU47
 184 001e 8360     		str	r3, [r0, #8]
  88:Core/Src/tim.c ****   htim3.Init.Period = 9999;
 185              		.loc 1 88 3 is_stmt 1 view .LVU48
 186              		.loc 1 88 21 is_stmt 0 view .LVU49
 187 0020 42F20F72 		movw	r2, #9999
 188 0024 C260     		str	r2, [r0, #12]
  89:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 189              		.loc 1 89 3 is_stmt 1 view .LVU50
 190              		.loc 1 89 28 is_stmt 0 view .LVU51
 191 0026 0361     		str	r3, [r0, #16]
  90:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 192              		.loc 1 90 3 is_stmt 1 view .LVU52
 193              		.loc 1 90 32 is_stmt 0 view .LVU53
 194 0028 8361     		str	r3, [r0, #24]
  91:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
ARM GAS  C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s 			page 6


 195              		.loc 1 91 3 is_stmt 1 view .LVU54
 196              		.loc 1 91 7 is_stmt 0 view .LVU55
 197 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 198              	.LVL6:
 199              		.loc 1 91 6 view .LVU56
 200 002e 90B9     		cbnz	r0, .L16
 201              	.L12:
  92:Core/Src/tim.c ****   {
  93:Core/Src/tim.c ****     Error_Handler();
  94:Core/Src/tim.c ****   }
  95:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 202              		.loc 1 95 3 is_stmt 1 view .LVU57
 203              		.loc 1 95 34 is_stmt 0 view .LVU58
 204 0030 4FF48053 		mov	r3, #4096
 205 0034 0293     		str	r3, [sp, #8]
  96:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 206              		.loc 1 96 3 is_stmt 1 view .LVU59
 207              		.loc 1 96 7 is_stmt 0 view .LVU60
 208 0036 02A9     		add	r1, sp, #8
 209 0038 0B48     		ldr	r0, .L19
 210 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 211              	.LVL7:
 212              		.loc 1 96 6 view .LVU61
 213 003e 68B9     		cbnz	r0, .L17
 214              	.L13:
  97:Core/Src/tim.c ****   {
  98:Core/Src/tim.c ****     Error_Handler();
  99:Core/Src/tim.c ****   }
 100:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 215              		.loc 1 100 3 is_stmt 1 view .LVU62
 216              		.loc 1 100 37 is_stmt 0 view .LVU63
 217 0040 0023     		movs	r3, #0
 218 0042 0093     		str	r3, [sp]
 101:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 219              		.loc 1 101 3 is_stmt 1 view .LVU64
 220              		.loc 1 101 33 is_stmt 0 view .LVU65
 221 0044 0193     		str	r3, [sp, #4]
 102:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 222              		.loc 1 102 3 is_stmt 1 view .LVU66
 223              		.loc 1 102 7 is_stmt 0 view .LVU67
 224 0046 6946     		mov	r1, sp
 225 0048 0748     		ldr	r0, .L19
 226 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 227              	.LVL8:
 228              		.loc 1 102 6 view .LVU68
 229 004e 40B9     		cbnz	r0, .L18
 230              	.L11:
 103:Core/Src/tim.c ****   {
 104:Core/Src/tim.c ****     Error_Handler();
 105:Core/Src/tim.c ****   }
 106:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 107:Core/Src/tim.c **** 
 108:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c **** }
 231              		.loc 1 110 1 view .LVU69
 232 0050 07B0     		add	sp, sp, #28
ARM GAS  C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s 			page 7


 233              	.LCFI6:
 234              		.cfi_remember_state
 235              		.cfi_def_cfa_offset 4
 236              		@ sp needed
 237 0052 5DF804FB 		ldr	pc, [sp], #4
 238              	.L16:
 239              	.LCFI7:
 240              		.cfi_restore_state
  93:Core/Src/tim.c ****   }
 241              		.loc 1 93 5 is_stmt 1 view .LVU70
 242 0056 FFF7FEFF 		bl	Error_Handler
 243              	.LVL9:
 244 005a E9E7     		b	.L12
 245              	.L17:
  98:Core/Src/tim.c ****   }
 246              		.loc 1 98 5 view .LVU71
 247 005c FFF7FEFF 		bl	Error_Handler
 248              	.LVL10:
 249 0060 EEE7     		b	.L13
 250              	.L18:
 104:Core/Src/tim.c ****   }
 251              		.loc 1 104 5 view .LVU72
 252 0062 FFF7FEFF 		bl	Error_Handler
 253              	.LVL11:
 254              		.loc 1 110 1 is_stmt 0 view .LVU73
 255 0066 F3E7     		b	.L11
 256              	.L20:
 257              		.align	2
 258              	.L19:
 259 0068 00000000 		.word	htim3
 260 006c 00040040 		.word	1073742848
 261              		.cfi_endproc
 262              	.LFE236:
 264              		.section	.text.MX_TIM4_Init,"ax",%progbits
 265              		.align	1
 266              		.global	MX_TIM4_Init
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 270              		.fpu fpv4-sp-d16
 272              	MX_TIM4_Init:
 273              	.LFB237:
 111:Core/Src/tim.c **** /* TIM4 init function */
 112:Core/Src/tim.c **** void MX_TIM4_Init(void)
 113:Core/Src/tim.c **** {
 274              		.loc 1 113 1 is_stmt 1 view -0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 24
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278 0000 00B5     		push	{lr}
 279              	.LCFI8:
 280              		.cfi_def_cfa_offset 4
 281              		.cfi_offset 14, -4
 282 0002 87B0     		sub	sp, sp, #28
 283              	.LCFI9:
 284              		.cfi_def_cfa_offset 32
 114:Core/Src/tim.c **** 
ARM GAS  C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s 			page 8


 115:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 116:Core/Src/tim.c **** 
 117:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 118:Core/Src/tim.c **** 
 119:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 285              		.loc 1 119 3 view .LVU75
 286              		.loc 1 119 26 is_stmt 0 view .LVU76
 287 0004 0023     		movs	r3, #0
 288 0006 0293     		str	r3, [sp, #8]
 289 0008 0393     		str	r3, [sp, #12]
 290 000a 0493     		str	r3, [sp, #16]
 291 000c 0593     		str	r3, [sp, #20]
 120:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 292              		.loc 1 120 3 is_stmt 1 view .LVU77
 293              		.loc 1 120 27 is_stmt 0 view .LVU78
 294 000e 0093     		str	r3, [sp]
 295 0010 0193     		str	r3, [sp, #4]
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 125:Core/Src/tim.c ****   htim4.Instance = TIM4;
 296              		.loc 1 125 3 is_stmt 1 view .LVU79
 297              		.loc 1 125 18 is_stmt 0 view .LVU80
 298 0012 1448     		ldr	r0, .L29
 299 0014 144A     		ldr	r2, .L29+4
 300 0016 0260     		str	r2, [r0]
 126:Core/Src/tim.c ****   htim4.Init.Prescaler = 23;
 301              		.loc 1 126 3 is_stmt 1 view .LVU81
 302              		.loc 1 126 24 is_stmt 0 view .LVU82
 303 0018 1722     		movs	r2, #23
 304 001a 4260     		str	r2, [r0, #4]
 127:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 305              		.loc 1 127 3 is_stmt 1 view .LVU83
 306              		.loc 1 127 26 is_stmt 0 view .LVU84
 307 001c 8360     		str	r3, [r0, #8]
 128:Core/Src/tim.c ****   htim4.Init.Period = 49;
 308              		.loc 1 128 3 is_stmt 1 view .LVU85
 309              		.loc 1 128 21 is_stmt 0 view .LVU86
 310 001e 3122     		movs	r2, #49
 311 0020 C260     		str	r2, [r0, #12]
 129:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 312              		.loc 1 129 3 is_stmt 1 view .LVU87
 313              		.loc 1 129 28 is_stmt 0 view .LVU88
 314 0022 0361     		str	r3, [r0, #16]
 130:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 315              		.loc 1 130 3 is_stmt 1 view .LVU89
 316              		.loc 1 130 32 is_stmt 0 view .LVU90
 317 0024 8361     		str	r3, [r0, #24]
 131:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 318              		.loc 1 131 3 is_stmt 1 view .LVU91
 319              		.loc 1 131 7 is_stmt 0 view .LVU92
 320 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
 321              	.LVL12:
 322              		.loc 1 131 6 view .LVU93
 323 002a 90B9     		cbnz	r0, .L26
 324              	.L22:
ARM GAS  C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s 			page 9


 132:Core/Src/tim.c ****   {
 133:Core/Src/tim.c ****     Error_Handler();
 134:Core/Src/tim.c ****   }
 135:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 325              		.loc 1 135 3 is_stmt 1 view .LVU94
 326              		.loc 1 135 34 is_stmt 0 view .LVU95
 327 002c 4FF48053 		mov	r3, #4096
 328 0030 0293     		str	r3, [sp, #8]
 136:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 329              		.loc 1 136 3 is_stmt 1 view .LVU96
 330              		.loc 1 136 7 is_stmt 0 view .LVU97
 331 0032 02A9     		add	r1, sp, #8
 332 0034 0B48     		ldr	r0, .L29
 333 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 334              	.LVL13:
 335              		.loc 1 136 6 view .LVU98
 336 003a 68B9     		cbnz	r0, .L27
 337              	.L23:
 137:Core/Src/tim.c ****   {
 138:Core/Src/tim.c ****     Error_Handler();
 139:Core/Src/tim.c ****   }
 140:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 338              		.loc 1 140 3 is_stmt 1 view .LVU99
 339              		.loc 1 140 37 is_stmt 0 view .LVU100
 340 003c 0023     		movs	r3, #0
 341 003e 0093     		str	r3, [sp]
 141:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 342              		.loc 1 141 3 is_stmt 1 view .LVU101
 343              		.loc 1 141 33 is_stmt 0 view .LVU102
 344 0040 0193     		str	r3, [sp, #4]
 142:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 345              		.loc 1 142 3 is_stmt 1 view .LVU103
 346              		.loc 1 142 7 is_stmt 0 view .LVU104
 347 0042 6946     		mov	r1, sp
 348 0044 0748     		ldr	r0, .L29
 349 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 350              	.LVL14:
 351              		.loc 1 142 6 view .LVU105
 352 004a 40B9     		cbnz	r0, .L28
 353              	.L21:
 143:Core/Src/tim.c ****   {
 144:Core/Src/tim.c ****     Error_Handler();
 145:Core/Src/tim.c ****   }
 146:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 147:Core/Src/tim.c **** 
 148:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c **** }
 354              		.loc 1 150 1 view .LVU106
 355 004c 07B0     		add	sp, sp, #28
 356              	.LCFI10:
 357              		.cfi_remember_state
 358              		.cfi_def_cfa_offset 4
 359              		@ sp needed
 360 004e 5DF804FB 		ldr	pc, [sp], #4
 361              	.L26:
 362              	.LCFI11:
ARM GAS  C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s 			page 10


 363              		.cfi_restore_state
 133:Core/Src/tim.c ****   }
 364              		.loc 1 133 5 is_stmt 1 view .LVU107
 365 0052 FFF7FEFF 		bl	Error_Handler
 366              	.LVL15:
 367 0056 E9E7     		b	.L22
 368              	.L27:
 138:Core/Src/tim.c ****   }
 369              		.loc 1 138 5 view .LVU108
 370 0058 FFF7FEFF 		bl	Error_Handler
 371              	.LVL16:
 372 005c EEE7     		b	.L23
 373              	.L28:
 144:Core/Src/tim.c ****   }
 374              		.loc 1 144 5 view .LVU109
 375 005e FFF7FEFF 		bl	Error_Handler
 376              	.LVL17:
 377              		.loc 1 150 1 is_stmt 0 view .LVU110
 378 0062 F3E7     		b	.L21
 379              	.L30:
 380              		.align	2
 381              	.L29:
 382 0064 00000000 		.word	htim4
 383 0068 00080040 		.word	1073743872
 384              		.cfi_endproc
 385              	.LFE237:
 387              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 388              		.align	1
 389              		.global	HAL_TIM_Base_MspInit
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 393              		.fpu fpv4-sp-d16
 395              	HAL_TIM_Base_MspInit:
 396              	.LVL18:
 397              	.LFB238:
 151:Core/Src/tim.c **** 
 152:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 153:Core/Src/tim.c **** {
 398              		.loc 1 153 1 is_stmt 1 view -0
 399              		.cfi_startproc
 400              		@ args = 0, pretend = 0, frame = 16
 401              		@ frame_needed = 0, uses_anonymous_args = 0
 402              		.loc 1 153 1 is_stmt 0 view .LVU112
 403 0000 00B5     		push	{lr}
 404              	.LCFI12:
 405              		.cfi_def_cfa_offset 4
 406              		.cfi_offset 14, -4
 407 0002 85B0     		sub	sp, sp, #20
 408              	.LCFI13:
 409              		.cfi_def_cfa_offset 24
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 410              		.loc 1 155 3 is_stmt 1 view .LVU113
 411              		.loc 1 155 20 is_stmt 0 view .LVU114
 412 0004 0368     		ldr	r3, [r0]
 413              		.loc 1 155 5 view .LVU115
ARM GAS  C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s 			page 11


 414 0006 B3F1804F 		cmp	r3, #1073741824
 415 000a 08D0     		beq	.L36
 156:Core/Src/tim.c ****   {
 157:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 158:Core/Src/tim.c **** 
 159:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 160:Core/Src/tim.c ****     /* TIM2 clock enable */
 161:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 162:Core/Src/tim.c **** 
 163:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 164:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 165:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 166:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 169:Core/Src/tim.c ****   }
 170:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 416              		.loc 1 170 8 is_stmt 1 view .LVU116
 417              		.loc 1 170 10 is_stmt 0 view .LVU117
 418 000c 224A     		ldr	r2, .L39
 419 000e 9342     		cmp	r3, r2
 420 0010 1AD0     		beq	.L37
 171:Core/Src/tim.c ****   {
 172:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 173:Core/Src/tim.c **** 
 174:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 175:Core/Src/tim.c ****     /* TIM3 clock enable */
 176:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 177:Core/Src/tim.c **** 
 178:Core/Src/tim.c ****     /* TIM3 interrupt Init */
 179:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 180:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 181:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 182:Core/Src/tim.c **** 
 183:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 184:Core/Src/tim.c ****   }
 185:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 421              		.loc 1 185 8 is_stmt 1 view .LVU118
 422              		.loc 1 185 10 is_stmt 0 view .LVU119
 423 0012 224A     		ldr	r2, .L39+4
 424 0014 9342     		cmp	r3, r2
 425 0016 2BD0     		beq	.L38
 426              	.LVL19:
 427              	.L31:
 186:Core/Src/tim.c ****   {
 187:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 188:Core/Src/tim.c **** 
 189:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 190:Core/Src/tim.c ****     /* TIM4 clock enable */
 191:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 192:Core/Src/tim.c **** 
 193:Core/Src/tim.c ****     /* TIM4 interrupt Init */
 194:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 195:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 196:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 197:Core/Src/tim.c **** 
 198:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
ARM GAS  C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s 			page 12


 199:Core/Src/tim.c ****   }
 200:Core/Src/tim.c **** }
 428              		.loc 1 200 1 view .LVU120
 429 0018 05B0     		add	sp, sp, #20
 430              	.LCFI14:
 431              		.cfi_remember_state
 432              		.cfi_def_cfa_offset 4
 433              		@ sp needed
 434 001a 5DF804FB 		ldr	pc, [sp], #4
 435              	.LVL20:
 436              	.L36:
 437              	.LCFI15:
 438              		.cfi_restore_state
 161:Core/Src/tim.c **** 
 439              		.loc 1 161 5 is_stmt 1 view .LVU121
 440              	.LBB2:
 161:Core/Src/tim.c **** 
 441              		.loc 1 161 5 view .LVU122
 442 001e 0021     		movs	r1, #0
 443 0020 0191     		str	r1, [sp, #4]
 161:Core/Src/tim.c **** 
 444              		.loc 1 161 5 view .LVU123
 445 0022 03F50E33 		add	r3, r3, #145408
 446 0026 1A6C     		ldr	r2, [r3, #64]
 447 0028 42F00102 		orr	r2, r2, #1
 448 002c 1A64     		str	r2, [r3, #64]
 161:Core/Src/tim.c **** 
 449              		.loc 1 161 5 view .LVU124
 450 002e 1B6C     		ldr	r3, [r3, #64]
 451 0030 03F00103 		and	r3, r3, #1
 452 0034 0193     		str	r3, [sp, #4]
 161:Core/Src/tim.c **** 
 453              		.loc 1 161 5 view .LVU125
 454 0036 019B     		ldr	r3, [sp, #4]
 455              	.LBE2:
 161:Core/Src/tim.c **** 
 456              		.loc 1 161 5 view .LVU126
 164:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 457              		.loc 1 164 5 view .LVU127
 458 0038 0A46     		mov	r2, r1
 459 003a 1C20     		movs	r0, #28
 460              	.LVL21:
 164:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 461              		.loc 1 164 5 is_stmt 0 view .LVU128
 462 003c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 463              	.LVL22:
 165:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 464              		.loc 1 165 5 is_stmt 1 view .LVU129
 465 0040 1C20     		movs	r0, #28
 466 0042 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 467              	.LVL23:
 468 0046 E7E7     		b	.L31
 469              	.LVL24:
 470              	.L37:
 176:Core/Src/tim.c **** 
 471              		.loc 1 176 5 view .LVU130
 472              	.LBB3:
ARM GAS  C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s 			page 13


 176:Core/Src/tim.c **** 
 473              		.loc 1 176 5 view .LVU131
 474 0048 0021     		movs	r1, #0
 475 004a 0291     		str	r1, [sp, #8]
 176:Core/Src/tim.c **** 
 476              		.loc 1 176 5 view .LVU132
 477 004c 144B     		ldr	r3, .L39+8
 478 004e 1A6C     		ldr	r2, [r3, #64]
 479 0050 42F00202 		orr	r2, r2, #2
 480 0054 1A64     		str	r2, [r3, #64]
 176:Core/Src/tim.c **** 
 481              		.loc 1 176 5 view .LVU133
 482 0056 1B6C     		ldr	r3, [r3, #64]
 483 0058 03F00203 		and	r3, r3, #2
 484 005c 0293     		str	r3, [sp, #8]
 176:Core/Src/tim.c **** 
 485              		.loc 1 176 5 view .LVU134
 486 005e 029B     		ldr	r3, [sp, #8]
 487              	.LBE3:
 176:Core/Src/tim.c **** 
 488              		.loc 1 176 5 view .LVU135
 179:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 489              		.loc 1 179 5 view .LVU136
 490 0060 0A46     		mov	r2, r1
 491 0062 1D20     		movs	r0, #29
 492              	.LVL25:
 179:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 493              		.loc 1 179 5 is_stmt 0 view .LVU137
 494 0064 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 495              	.LVL26:
 180:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 496              		.loc 1 180 5 is_stmt 1 view .LVU138
 497 0068 1D20     		movs	r0, #29
 498 006a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 499              	.LVL27:
 500 006e D3E7     		b	.L31
 501              	.LVL28:
 502              	.L38:
 191:Core/Src/tim.c **** 
 503              		.loc 1 191 5 view .LVU139
 504              	.LBB4:
 191:Core/Src/tim.c **** 
 505              		.loc 1 191 5 view .LVU140
 506 0070 0021     		movs	r1, #0
 507 0072 0391     		str	r1, [sp, #12]
 191:Core/Src/tim.c **** 
 508              		.loc 1 191 5 view .LVU141
 509 0074 0A4B     		ldr	r3, .L39+8
 510 0076 1A6C     		ldr	r2, [r3, #64]
 511 0078 42F00402 		orr	r2, r2, #4
 512 007c 1A64     		str	r2, [r3, #64]
 191:Core/Src/tim.c **** 
 513              		.loc 1 191 5 view .LVU142
 514 007e 1B6C     		ldr	r3, [r3, #64]
 515 0080 03F00403 		and	r3, r3, #4
 516 0084 0393     		str	r3, [sp, #12]
 191:Core/Src/tim.c **** 
ARM GAS  C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s 			page 14


 517              		.loc 1 191 5 view .LVU143
 518 0086 039B     		ldr	r3, [sp, #12]
 519              	.LBE4:
 191:Core/Src/tim.c **** 
 520              		.loc 1 191 5 view .LVU144
 194:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 521              		.loc 1 194 5 view .LVU145
 522 0088 0A46     		mov	r2, r1
 523 008a 1E20     		movs	r0, #30
 524              	.LVL29:
 194:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 525              		.loc 1 194 5 is_stmt 0 view .LVU146
 526 008c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 527              	.LVL30:
 195:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 528              		.loc 1 195 5 is_stmt 1 view .LVU147
 529 0090 1E20     		movs	r0, #30
 530 0092 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 531              	.LVL31:
 532              		.loc 1 200 1 is_stmt 0 view .LVU148
 533 0096 BFE7     		b	.L31
 534              	.L40:
 535              		.align	2
 536              	.L39:
 537 0098 00040040 		.word	1073742848
 538 009c 00080040 		.word	1073743872
 539 00a0 00380240 		.word	1073887232
 540              		.cfi_endproc
 541              	.LFE238:
 543              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 544              		.align	1
 545              		.global	HAL_TIM_Base_MspDeInit
 546              		.syntax unified
 547              		.thumb
 548              		.thumb_func
 549              		.fpu fpv4-sp-d16
 551              	HAL_TIM_Base_MspDeInit:
 552              	.LVL32:
 553              	.LFB239:
 201:Core/Src/tim.c **** 
 202:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 203:Core/Src/tim.c **** {
 554              		.loc 1 203 1 is_stmt 1 view -0
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 0
 557              		@ frame_needed = 0, uses_anonymous_args = 0
 558              		.loc 1 203 1 is_stmt 0 view .LVU150
 559 0000 08B5     		push	{r3, lr}
 560              	.LCFI16:
 561              		.cfi_def_cfa_offset 8
 562              		.cfi_offset 3, -8
 563              		.cfi_offset 14, -4
 204:Core/Src/tim.c **** 
 205:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 564              		.loc 1 205 3 is_stmt 1 view .LVU151
 565              		.loc 1 205 20 is_stmt 0 view .LVU152
 566 0002 0368     		ldr	r3, [r0]
ARM GAS  C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s 			page 15


 567              		.loc 1 205 5 view .LVU153
 568 0004 B3F1804F 		cmp	r3, #1073741824
 569 0008 06D0     		beq	.L46
 206:Core/Src/tim.c ****   {
 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 208:Core/Src/tim.c **** 
 209:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 210:Core/Src/tim.c ****     /* Peripheral clock disable */
 211:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 212:Core/Src/tim.c **** 
 213:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 214:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 216:Core/Src/tim.c **** 
 217:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 218:Core/Src/tim.c ****   }
 219:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 570              		.loc 1 219 8 is_stmt 1 view .LVU154
 571              		.loc 1 219 10 is_stmt 0 view .LVU155
 572 000a 124A     		ldr	r2, .L49
 573 000c 9342     		cmp	r3, r2
 574 000e 0CD0     		beq	.L47
 220:Core/Src/tim.c ****   {
 221:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 222:Core/Src/tim.c **** 
 223:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 224:Core/Src/tim.c ****     /* Peripheral clock disable */
 225:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 226:Core/Src/tim.c **** 
 227:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 228:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 229:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 230:Core/Src/tim.c **** 
 231:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 232:Core/Src/tim.c ****   }
 233:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 575              		.loc 1 233 8 is_stmt 1 view .LVU156
 576              		.loc 1 233 10 is_stmt 0 view .LVU157
 577 0010 114A     		ldr	r2, .L49+4
 578 0012 9342     		cmp	r3, r2
 579 0014 13D0     		beq	.L48
 580              	.LVL33:
 581              	.L41:
 234:Core/Src/tim.c ****   {
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 238:Core/Src/tim.c ****     /* Peripheral clock disable */
 239:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 240:Core/Src/tim.c **** 
 241:Core/Src/tim.c ****     /* TIM4 interrupt Deinit */
 242:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 243:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 244:Core/Src/tim.c **** 
 245:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 246:Core/Src/tim.c ****   }
 247:Core/Src/tim.c **** }
ARM GAS  C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s 			page 16


 582              		.loc 1 247 1 view .LVU158
 583 0016 08BD     		pop	{r3, pc}
 584              	.LVL34:
 585              	.L46:
 211:Core/Src/tim.c **** 
 586              		.loc 1 211 5 is_stmt 1 view .LVU159
 587 0018 104A     		ldr	r2, .L49+8
 588 001a 136C     		ldr	r3, [r2, #64]
 589 001c 23F00103 		bic	r3, r3, #1
 590 0020 1364     		str	r3, [r2, #64]
 214:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 591              		.loc 1 214 5 view .LVU160
 592 0022 1C20     		movs	r0, #28
 593              	.LVL35:
 214:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 594              		.loc 1 214 5 is_stmt 0 view .LVU161
 595 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 596              	.LVL36:
 597 0028 F5E7     		b	.L41
 598              	.LVL37:
 599              	.L47:
 225:Core/Src/tim.c **** 
 600              		.loc 1 225 5 is_stmt 1 view .LVU162
 601 002a 02F50D32 		add	r2, r2, #144384
 602 002e 136C     		ldr	r3, [r2, #64]
 603 0030 23F00203 		bic	r3, r3, #2
 604 0034 1364     		str	r3, [r2, #64]
 228:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 605              		.loc 1 228 5 view .LVU163
 606 0036 1D20     		movs	r0, #29
 607              	.LVL38:
 228:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 608              		.loc 1 228 5 is_stmt 0 view .LVU164
 609 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 610              	.LVL39:
 611 003c EBE7     		b	.L41
 612              	.LVL40:
 613              	.L48:
 239:Core/Src/tim.c **** 
 614              		.loc 1 239 5 is_stmt 1 view .LVU165
 615 003e 02F50C32 		add	r2, r2, #143360
 616 0042 136C     		ldr	r3, [r2, #64]
 617 0044 23F00403 		bic	r3, r3, #4
 618 0048 1364     		str	r3, [r2, #64]
 242:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 619              		.loc 1 242 5 view .LVU166
 620 004a 1E20     		movs	r0, #30
 621              	.LVL41:
 242:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 622              		.loc 1 242 5 is_stmt 0 view .LVU167
 623 004c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 624              	.LVL42:
 625              		.loc 1 247 1 view .LVU168
 626 0050 E1E7     		b	.L41
 627              	.L50:
 628 0052 00BF     		.align	2
 629              	.L49:
ARM GAS  C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s 			page 17


 630 0054 00040040 		.word	1073742848
 631 0058 00080040 		.word	1073743872
 632 005c 00380240 		.word	1073887232
 633              		.cfi_endproc
 634              	.LFE239:
 636              		.comm	htim4,72,4
 637              		.comm	htim3,72,4
 638              		.comm	htim2,72,4
 639              		.text
 640              	.Letext0:
 641              		.file 2 "c:\\vscodeproject\\software\\arm_gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 642              		.file 3 "c:\\vscodeproject\\software\\arm_gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 643              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 644              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 645              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 646              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 647              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 648              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 649              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 650              		.file 11 "Core/Inc/tim.h"
 651              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 652              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 653              		.file 14 "Core/Inc/main.h"
ARM GAS  C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s 			page 18


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s:18     .text.MX_TIM2_Init:0000000000000000 $t
C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s:26     .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s:137    .text.MX_TIM2_Init:000000000000006c $d
                            *COM*:0000000000000048 htim2
C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s:142    .text.MX_TIM3_Init:0000000000000000 $t
C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s:149    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s:259    .text.MX_TIM3_Init:0000000000000068 $d
                            *COM*:0000000000000048 htim3
C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s:265    .text.MX_TIM4_Init:0000000000000000 $t
C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s:272    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s:382    .text.MX_TIM4_Init:0000000000000064 $d
                            *COM*:0000000000000048 htim4
C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s:388    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s:395    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s:537    .text.HAL_TIM_Base_MspInit:0000000000000098 $d
C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s:544    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s:551    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\du4\AppData\Local\Temp\cc8Xy6cg.s:630    .text.HAL_TIM_Base_MspDeInit:0000000000000054 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
