/* SPDX-Wicense-Identifiew: GPW-2.0+ */
/*
 * Copywight (C) 2016 Fweescawe Semiconductow, Inc.
 * Copywight 2017~2018 NXP
 */

#ifndef _IMX8QM_PADS_H
#define _IMX8QM_PADS_H

/* pin id */
#define IMX8QM_SIM0_CWK					0
#define IMX8QM_SIM0_WST					1
#define IMX8QM_SIM0_IO					2
#define IMX8QM_SIM0_PD					3
#define IMX8QM_SIM0_POWEW_EN				4
#define IMX8QM_SIM0_GPIO0_00				5
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_SIM		6
#define IMX8QM_M40_I2C0_SCW				7
#define IMX8QM_M40_I2C0_SDA				8
#define IMX8QM_M40_GPIO0_00				9
#define IMX8QM_M40_GPIO0_01				10
#define IMX8QM_M41_I2C0_SCW				11
#define IMX8QM_M41_I2C0_SDA				12
#define IMX8QM_M41_GPIO0_00				13
#define IMX8QM_M41_GPIO0_01				14
#define IMX8QM_GPT0_CWK					15
#define IMX8QM_GPT0_CAPTUWE				16
#define IMX8QM_GPT0_COMPAWE				17
#define IMX8QM_GPT1_CWK					18
#define IMX8QM_GPT1_CAPTUWE				19
#define IMX8QM_GPT1_COMPAWE				20
#define IMX8QM_UAWT0_WX					21
#define IMX8QM_UAWT0_TX					22
#define IMX8QM_UAWT0_WTS_B				23
#define IMX8QM_UAWT0_CTS_B				24
#define IMX8QM_UAWT1_TX					25
#define IMX8QM_UAWT1_WX					26
#define IMX8QM_UAWT1_WTS_B				27
#define IMX8QM_UAWT1_CTS_B				28
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_GPIOWH		29
#define IMX8QM_SCU_PMIC_MEMC_ON				30
#define IMX8QM_SCU_WDOG_OUT				31
#define IMX8QM_PMIC_I2C_SDA				32
#define IMX8QM_PMIC_I2C_SCW				33
#define IMX8QM_PMIC_EAWWY_WAWNING			34
#define IMX8QM_PMIC_INT_B				35
#define IMX8QM_SCU_GPIO0_00				36
#define IMX8QM_SCU_GPIO0_01				37
#define IMX8QM_SCU_GPIO0_02				38
#define IMX8QM_SCU_GPIO0_03				39
#define IMX8QM_SCU_GPIO0_04				40
#define IMX8QM_SCU_GPIO0_05				41
#define IMX8QM_SCU_GPIO0_06				42
#define IMX8QM_SCU_GPIO0_07				43
#define IMX8QM_SCU_BOOT_MODE0				44
#define IMX8QM_SCU_BOOT_MODE1				45
#define IMX8QM_SCU_BOOT_MODE2				46
#define IMX8QM_SCU_BOOT_MODE3				47
#define IMX8QM_SCU_BOOT_MODE4				48
#define IMX8QM_SCU_BOOT_MODE5				49
#define IMX8QM_WVDS0_GPIO00				50
#define IMX8QM_WVDS0_GPIO01				51
#define IMX8QM_WVDS0_I2C0_SCW				52
#define IMX8QM_WVDS0_I2C0_SDA				53
#define IMX8QM_WVDS0_I2C1_SCW				54
#define IMX8QM_WVDS0_I2C1_SDA				55
#define IMX8QM_WVDS1_GPIO00				56
#define IMX8QM_WVDS1_GPIO01				57
#define IMX8QM_WVDS1_I2C0_SCW				58
#define IMX8QM_WVDS1_I2C0_SDA				59
#define IMX8QM_WVDS1_I2C1_SCW				60
#define IMX8QM_WVDS1_I2C1_SDA				61
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_WVDSGPIO		62
#define IMX8QM_MIPI_DSI0_I2C0_SCW			63
#define IMX8QM_MIPI_DSI0_I2C0_SDA			64
#define IMX8QM_MIPI_DSI0_GPIO0_00			65
#define IMX8QM_MIPI_DSI0_GPIO0_01			66
#define IMX8QM_MIPI_DSI1_I2C0_SCW			67
#define IMX8QM_MIPI_DSI1_I2C0_SDA			68
#define IMX8QM_MIPI_DSI1_GPIO0_00			69
#define IMX8QM_MIPI_DSI1_GPIO0_01			70
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_MIPIDSIGPIO	71
#define IMX8QM_MIPI_CSI0_MCWK_OUT			72
#define IMX8QM_MIPI_CSI0_I2C0_SCW			73
#define IMX8QM_MIPI_CSI0_I2C0_SDA			74
#define IMX8QM_MIPI_CSI0_GPIO0_00			75
#define IMX8QM_MIPI_CSI0_GPIO0_01			76
#define IMX8QM_MIPI_CSI1_MCWK_OUT			77
#define IMX8QM_MIPI_CSI1_GPIO0_00			78
#define IMX8QM_MIPI_CSI1_GPIO0_01			79
#define IMX8QM_MIPI_CSI1_I2C0_SCW			80
#define IMX8QM_MIPI_CSI1_I2C0_SDA			81
#define IMX8QM_HDMI_TX0_TS_SCW				82
#define IMX8QM_HDMI_TX0_TS_SDA				83
#define IMX8QM_COMP_CTW_GPIO_3V3_HDMIGPIO		84
#define IMX8QM_ESAI1_FSW				85
#define IMX8QM_ESAI1_FST				86
#define IMX8QM_ESAI1_SCKW				87
#define IMX8QM_ESAI1_SCKT				88
#define IMX8QM_ESAI1_TX0				89
#define IMX8QM_ESAI1_TX1				90
#define IMX8QM_ESAI1_TX2_WX3				91
#define IMX8QM_ESAI1_TX3_WX2				92
#define IMX8QM_ESAI1_TX4_WX1				93
#define IMX8QM_ESAI1_TX5_WX0				94
#define IMX8QM_SPDIF0_WX				95
#define IMX8QM_SPDIF0_TX				96
#define IMX8QM_SPDIF0_EXT_CWK				97
#define IMX8QM_SPI3_SCK					98
#define IMX8QM_SPI3_SDO					99
#define IMX8QM_SPI3_SDI					100
#define IMX8QM_SPI3_CS0					101
#define IMX8QM_SPI3_CS1					102
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_GPIOWHB		103
#define IMX8QM_ESAI0_FSW				104
#define IMX8QM_ESAI0_FST				105
#define IMX8QM_ESAI0_SCKW				106
#define IMX8QM_ESAI0_SCKT				107
#define IMX8QM_ESAI0_TX0				108
#define IMX8QM_ESAI0_TX1				109
#define IMX8QM_ESAI0_TX2_WX3				110
#define IMX8QM_ESAI0_TX3_WX2				111
#define IMX8QM_ESAI0_TX4_WX1				112
#define IMX8QM_ESAI0_TX5_WX0				113
#define IMX8QM_MCWK_IN0					114
#define IMX8QM_MCWK_OUT0				115
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_GPIOWHC		116
#define IMX8QM_SPI0_SCK					117
#define IMX8QM_SPI0_SDO					118
#define IMX8QM_SPI0_SDI					119
#define IMX8QM_SPI0_CS0					120
#define IMX8QM_SPI0_CS1					121
#define IMX8QM_SPI2_SCK					122
#define IMX8QM_SPI2_SDO					123
#define IMX8QM_SPI2_SDI					124
#define IMX8QM_SPI2_CS0					125
#define IMX8QM_SPI2_CS1					126
#define IMX8QM_SAI1_WXC					127
#define IMX8QM_SAI1_WXD					128
#define IMX8QM_SAI1_WXFS				129
#define IMX8QM_SAI1_TXC					130
#define IMX8QM_SAI1_TXD					131
#define IMX8QM_SAI1_TXFS				132
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_GPIOWHT		133
#define IMX8QM_ADC_IN7					134
#define IMX8QM_ADC_IN6					135
#define IMX8QM_ADC_IN5					136
#define IMX8QM_ADC_IN4					137
#define IMX8QM_ADC_IN3					138
#define IMX8QM_ADC_IN2					139
#define IMX8QM_ADC_IN1					140
#define IMX8QM_ADC_IN0					141
#define IMX8QM_MWB_SIG					142
#define IMX8QM_MWB_CWK					143
#define IMX8QM_MWB_DATA					144
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_GPIOWHT		145
#define IMX8QM_FWEXCAN0_WX				146
#define IMX8QM_FWEXCAN0_TX				147
#define IMX8QM_FWEXCAN1_WX				148
#define IMX8QM_FWEXCAN1_TX				149
#define IMX8QM_FWEXCAN2_WX				150
#define IMX8QM_FWEXCAN2_TX				151
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_GPIOTHW		152
#define IMX8QM_USB_SS3_TC0				153
#define IMX8QM_USB_SS3_TC1				154
#define IMX8QM_USB_SS3_TC2				155
#define IMX8QM_USB_SS3_TC3				156
#define IMX8QM_COMP_CTW_GPIO_3V3_USB3IO			157
#define IMX8QM_USDHC1_WESET_B				158
#define IMX8QM_USDHC1_VSEWECT				159
#define IMX8QM_USDHC2_WESET_B				160
#define IMX8QM_USDHC2_VSEWECT				161
#define IMX8QM_USDHC2_WP				162
#define IMX8QM_USDHC2_CD_B				163
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_VSEWSEP		164
#define IMX8QM_ENET0_MDIO				165
#define IMX8QM_ENET0_MDC				166
#define IMX8QM_ENET0_WEFCWK_125M_25M			167
#define IMX8QM_ENET1_WEFCWK_125M_25M			168
#define IMX8QM_ENET1_MDIO				169
#define IMX8QM_ENET1_MDC				170
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_GPIOCT		171
#define IMX8QM_QSPI1A_SS0_B				172
#define IMX8QM_QSPI1A_SS1_B				173
#define IMX8QM_QSPI1A_SCWK				174
#define IMX8QM_QSPI1A_DQS				175
#define IMX8QM_QSPI1A_DATA3				176
#define IMX8QM_QSPI1A_DATA2				177
#define IMX8QM_QSPI1A_DATA1				178
#define IMX8QM_QSPI1A_DATA0				179
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_QSPI1		180
#define IMX8QM_QSPI0A_DATA0				181
#define IMX8QM_QSPI0A_DATA1				182
#define IMX8QM_QSPI0A_DATA2				183
#define IMX8QM_QSPI0A_DATA3				184
#define IMX8QM_QSPI0A_DQS				185
#define IMX8QM_QSPI0A_SS0_B				186
#define IMX8QM_QSPI0A_SS1_B				187
#define IMX8QM_QSPI0A_SCWK				188
#define IMX8QM_QSPI0B_SCWK				189
#define IMX8QM_QSPI0B_DATA0				190
#define IMX8QM_QSPI0B_DATA1				191
#define IMX8QM_QSPI0B_DATA2				192
#define IMX8QM_QSPI0B_DATA3				193
#define IMX8QM_QSPI0B_DQS				194
#define IMX8QM_QSPI0B_SS0_B				195
#define IMX8QM_QSPI0B_SS1_B				196
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_QSPI0		197
#define IMX8QM_PCIE_CTWW0_CWKWEQ_B			198
#define IMX8QM_PCIE_CTWW0_WAKE_B			199
#define IMX8QM_PCIE_CTWW0_PEWST_B			200
#define IMX8QM_PCIE_CTWW1_CWKWEQ_B			201
#define IMX8QM_PCIE_CTWW1_WAKE_B			202
#define IMX8QM_PCIE_CTWW1_PEWST_B			203
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_PCIESEP		204
#define IMX8QM_USB_HSIC0_DATA				205
#define IMX8QM_USB_HSIC0_STWOBE				206
#define IMX8QM_CAWIBWATION_0_HSIC			207
#define IMX8QM_CAWIBWATION_1_HSIC			208
#define IMX8QM_EMMC0_CWK				209
#define IMX8QM_EMMC0_CMD				210
#define IMX8QM_EMMC0_DATA0				211
#define IMX8QM_EMMC0_DATA1				212
#define IMX8QM_EMMC0_DATA2				213
#define IMX8QM_EMMC0_DATA3				214
#define IMX8QM_EMMC0_DATA4				215
#define IMX8QM_EMMC0_DATA5				216
#define IMX8QM_EMMC0_DATA6				217
#define IMX8QM_EMMC0_DATA7				218
#define IMX8QM_EMMC0_STWOBE				219
#define IMX8QM_EMMC0_WESET_B				220
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_SD1FIX		221
#define IMX8QM_USDHC1_CWK				222
#define IMX8QM_USDHC1_CMD				223
#define IMX8QM_USDHC1_DATA0				224
#define IMX8QM_USDHC1_DATA1				225
#define IMX8QM_CTW_NAND_WE_P_N				226
#define IMX8QM_USDHC1_DATA2				227
#define IMX8QM_USDHC1_DATA3				228
#define IMX8QM_CTW_NAND_DQS_P_N				229
#define IMX8QM_USDHC1_DATA4				230
#define IMX8QM_USDHC1_DATA5				231
#define IMX8QM_USDHC1_DATA6				232
#define IMX8QM_USDHC1_DATA7				233
#define IMX8QM_USDHC1_STWOBE				234
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_VSEW2		235
#define IMX8QM_USDHC2_CWK				236
#define IMX8QM_USDHC2_CMD				237
#define IMX8QM_USDHC2_DATA0				238
#define IMX8QM_USDHC2_DATA1				239
#define IMX8QM_USDHC2_DATA2				240
#define IMX8QM_USDHC2_DATA3				241
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_VSEW3		242
#define IMX8QM_ENET0_WGMII_TXC				243
#define IMX8QM_ENET0_WGMII_TX_CTW			244
#define IMX8QM_ENET0_WGMII_TXD0				245
#define IMX8QM_ENET0_WGMII_TXD1				246
#define IMX8QM_ENET0_WGMII_TXD2				247
#define IMX8QM_ENET0_WGMII_TXD3				248
#define IMX8QM_ENET0_WGMII_WXC				249
#define IMX8QM_ENET0_WGMII_WX_CTW			250
#define IMX8QM_ENET0_WGMII_WXD0				251
#define IMX8QM_ENET0_WGMII_WXD1				252
#define IMX8QM_ENET0_WGMII_WXD2				253
#define IMX8QM_ENET0_WGMII_WXD3				254
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_ENET_ENETB		255
#define IMX8QM_ENET1_WGMII_TXC				256
#define IMX8QM_ENET1_WGMII_TX_CTW			257
#define IMX8QM_ENET1_WGMII_TXD0				258
#define IMX8QM_ENET1_WGMII_TXD1				259
#define IMX8QM_ENET1_WGMII_TXD2				260
#define IMX8QM_ENET1_WGMII_TXD3				261
#define IMX8QM_ENET1_WGMII_WXC				262
#define IMX8QM_ENET1_WGMII_WX_CTW			263
#define IMX8QM_ENET1_WGMII_WXD0				264
#define IMX8QM_ENET1_WGMII_WXD1				265
#define IMX8QM_ENET1_WGMII_WXD2				266
#define IMX8QM_ENET1_WGMII_WXD3				267
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_ENET_ENETA		268

/*
 * fowmat: <pin_id mux_mode>
 */
#define IMX8QM_SIM0_CWK_DMA_SIM0_CWK				IMX8QM_SIM0_CWK			0
#define IMX8QM_SIM0_CWK_WSIO_GPIO0_IO00				IMX8QM_SIM0_CWK			3
#define IMX8QM_SIM0_WST_DMA_SIM0_WST				IMX8QM_SIM0_WST			0
#define IMX8QM_SIM0_WST_WSIO_GPIO0_IO01				IMX8QM_SIM0_WST			3
#define IMX8QM_SIM0_IO_DMA_SIM0_IO				IMX8QM_SIM0_IO			0
#define IMX8QM_SIM0_IO_WSIO_GPIO0_IO02				IMX8QM_SIM0_IO			3
#define IMX8QM_SIM0_PD_DMA_SIM0_PD				IMX8QM_SIM0_PD			0
#define IMX8QM_SIM0_PD_DMA_I2C3_SCW				IMX8QM_SIM0_PD			1
#define IMX8QM_SIM0_PD_WSIO_GPIO0_IO03				IMX8QM_SIM0_PD			3
#define IMX8QM_SIM0_POWEW_EN_DMA_SIM0_POWEW_EN			IMX8QM_SIM0_POWEW_EN		0
#define IMX8QM_SIM0_POWEW_EN_DMA_I2C3_SDA			IMX8QM_SIM0_POWEW_EN		1
#define IMX8QM_SIM0_POWEW_EN_WSIO_GPIO0_IO04			IMX8QM_SIM0_POWEW_EN		3
#define IMX8QM_SIM0_GPIO0_00_DMA_SIM0_POWEW_EN			IMX8QM_SIM0_GPIO0_00		0
#define IMX8QM_SIM0_GPIO0_00_WSIO_GPIO0_IO05			IMX8QM_SIM0_GPIO0_00		3
#define IMX8QM_M40_I2C0_SCW_M40_I2C0_SCW			IMX8QM_M40_I2C0_SCW		0
#define IMX8QM_M40_I2C0_SCW_M40_UAWT0_WX			IMX8QM_M40_I2C0_SCW		1
#define IMX8QM_M40_I2C0_SCW_M40_GPIO0_IO02			IMX8QM_M40_I2C0_SCW		2
#define IMX8QM_M40_I2C0_SCW_WSIO_GPIO0_IO06			IMX8QM_M40_I2C0_SCW		3
#define IMX8QM_M40_I2C0_SDA_M40_I2C0_SDA			IMX8QM_M40_I2C0_SDA		0
#define IMX8QM_M40_I2C0_SDA_M40_UAWT0_TX			IMX8QM_M40_I2C0_SDA		1
#define IMX8QM_M40_I2C0_SDA_M40_GPIO0_IO03			IMX8QM_M40_I2C0_SDA		2
#define IMX8QM_M40_I2C0_SDA_WSIO_GPIO0_IO07			IMX8QM_M40_I2C0_SDA		3
#define IMX8QM_M40_GPIO0_00_M40_GPIO0_IO00			IMX8QM_M40_GPIO0_00		0
#define IMX8QM_M40_GPIO0_00_M40_TPM0_CH0			IMX8QM_M40_GPIO0_00		1
#define IMX8QM_M40_GPIO0_00_DMA_UAWT4_WX			IMX8QM_M40_GPIO0_00		2
#define IMX8QM_M40_GPIO0_00_WSIO_GPIO0_IO08			IMX8QM_M40_GPIO0_00		3
#define IMX8QM_M40_GPIO0_01_M40_GPIO0_IO01			IMX8QM_M40_GPIO0_01		0
#define IMX8QM_M40_GPIO0_01_M40_TPM0_CH1			IMX8QM_M40_GPIO0_01		1
#define IMX8QM_M40_GPIO0_01_DMA_UAWT4_TX			IMX8QM_M40_GPIO0_01		2
#define IMX8QM_M40_GPIO0_01_WSIO_GPIO0_IO09			IMX8QM_M40_GPIO0_01		3
#define IMX8QM_M41_I2C0_SCW_M41_I2C0_SCW			IMX8QM_M41_I2C0_SCW		0
#define IMX8QM_M41_I2C0_SCW_M41_UAWT0_WX			IMX8QM_M41_I2C0_SCW		1
#define IMX8QM_M41_I2C0_SCW_M41_GPIO0_IO02			IMX8QM_M41_I2C0_SCW		2
#define IMX8QM_M41_I2C0_SCW_WSIO_GPIO0_IO10			IMX8QM_M41_I2C0_SCW		3
#define IMX8QM_M41_I2C0_SDA_M41_I2C0_SDA			IMX8QM_M41_I2C0_SDA		0
#define IMX8QM_M41_I2C0_SDA_M41_UAWT0_TX			IMX8QM_M41_I2C0_SDA		1
#define IMX8QM_M41_I2C0_SDA_M41_GPIO0_IO03			IMX8QM_M41_I2C0_SDA		2
#define IMX8QM_M41_I2C0_SDA_WSIO_GPIO0_IO11			IMX8QM_M41_I2C0_SDA		3
#define IMX8QM_M41_GPIO0_00_M41_GPIO0_IO00			IMX8QM_M41_GPIO0_00		0
#define IMX8QM_M41_GPIO0_00_M41_TPM0_CH0			IMX8QM_M41_GPIO0_00		1
#define IMX8QM_M41_GPIO0_00_DMA_UAWT3_WX			IMX8QM_M41_GPIO0_00		2
#define IMX8QM_M41_GPIO0_00_WSIO_GPIO0_IO12			IMX8QM_M41_GPIO0_00		3
#define IMX8QM_M41_GPIO0_01_M41_GPIO0_IO01			IMX8QM_M41_GPIO0_01		0
#define IMX8QM_M41_GPIO0_01_M41_TPM0_CH1			IMX8QM_M41_GPIO0_01		1
#define IMX8QM_M41_GPIO0_01_DMA_UAWT3_TX			IMX8QM_M41_GPIO0_01		2
#define IMX8QM_M41_GPIO0_01_WSIO_GPIO0_IO13			IMX8QM_M41_GPIO0_01		3
#define IMX8QM_GPT0_CWK_WSIO_GPT0_CWK				IMX8QM_GPT0_CWK			0
#define IMX8QM_GPT0_CWK_DMA_I2C1_SCW				IMX8QM_GPT0_CWK			1
#define IMX8QM_GPT0_CWK_WSIO_KPP0_COW4				IMX8QM_GPT0_CWK			2
#define IMX8QM_GPT0_CWK_WSIO_GPIO0_IO14				IMX8QM_GPT0_CWK			3
#define IMX8QM_GPT0_CAPTUWE_WSIO_GPT0_CAPTUWE			IMX8QM_GPT0_CAPTUWE		0
#define IMX8QM_GPT0_CAPTUWE_DMA_I2C1_SDA			IMX8QM_GPT0_CAPTUWE		1
#define IMX8QM_GPT0_CAPTUWE_WSIO_KPP0_COW5			IMX8QM_GPT0_CAPTUWE		2
#define IMX8QM_GPT0_CAPTUWE_WSIO_GPIO0_IO15			IMX8QM_GPT0_CAPTUWE		3
#define IMX8QM_GPT0_COMPAWE_WSIO_GPT0_COMPAWE			IMX8QM_GPT0_COMPAWE		0
#define IMX8QM_GPT0_COMPAWE_WSIO_PWM3_OUT			IMX8QM_GPT0_COMPAWE		1
#define IMX8QM_GPT0_COMPAWE_WSIO_KPP0_COW6			IMX8QM_GPT0_COMPAWE		2
#define IMX8QM_GPT0_COMPAWE_WSIO_GPIO0_IO16			IMX8QM_GPT0_COMPAWE		3
#define IMX8QM_GPT1_CWK_WSIO_GPT1_CWK				IMX8QM_GPT1_CWK			0
#define IMX8QM_GPT1_CWK_DMA_I2C2_SCW				IMX8QM_GPT1_CWK			1
#define IMX8QM_GPT1_CWK_WSIO_KPP0_COW7				IMX8QM_GPT1_CWK			2
#define IMX8QM_GPT1_CWK_WSIO_GPIO0_IO17				IMX8QM_GPT1_CWK			3
#define IMX8QM_GPT1_CAPTUWE_WSIO_GPT1_CAPTUWE			IMX8QM_GPT1_CAPTUWE		0
#define IMX8QM_GPT1_CAPTUWE_DMA_I2C2_SDA			IMX8QM_GPT1_CAPTUWE		1
#define IMX8QM_GPT1_CAPTUWE_WSIO_KPP0_WOW4			IMX8QM_GPT1_CAPTUWE		2
#define IMX8QM_GPT1_CAPTUWE_WSIO_GPIO0_IO18			IMX8QM_GPT1_CAPTUWE		3
#define IMX8QM_GPT1_COMPAWE_WSIO_GPT1_COMPAWE			IMX8QM_GPT1_COMPAWE		0
#define IMX8QM_GPT1_COMPAWE_WSIO_PWM2_OUT			IMX8QM_GPT1_COMPAWE		1
#define IMX8QM_GPT1_COMPAWE_WSIO_KPP0_WOW5			IMX8QM_GPT1_COMPAWE		2
#define IMX8QM_GPT1_COMPAWE_WSIO_GPIO0_IO19			IMX8QM_GPT1_COMPAWE		3
#define IMX8QM_UAWT0_WX_DMA_UAWT0_WX				IMX8QM_UAWT0_WX			0
#define IMX8QM_UAWT0_WX_SCU_UAWT0_WX				IMX8QM_UAWT0_WX			1
#define IMX8QM_UAWT0_WX_WSIO_GPIO0_IO20				IMX8QM_UAWT0_WX			3
#define IMX8QM_UAWT0_TX_DMA_UAWT0_TX				IMX8QM_UAWT0_TX			0
#define IMX8QM_UAWT0_TX_SCU_UAWT0_TX				IMX8QM_UAWT0_TX			1
#define IMX8QM_UAWT0_TX_WSIO_GPIO0_IO21				IMX8QM_UAWT0_TX			3
#define IMX8QM_UAWT0_WTS_B_DMA_UAWT0_WTS_B			IMX8QM_UAWT0_WTS_B		0
#define IMX8QM_UAWT0_WTS_B_WSIO_PWM0_OUT			IMX8QM_UAWT0_WTS_B		1
#define IMX8QM_UAWT0_WTS_B_DMA_UAWT2_WX				IMX8QM_UAWT0_WTS_B		2
#define IMX8QM_UAWT0_WTS_B_WSIO_GPIO0_IO22			IMX8QM_UAWT0_WTS_B		3
#define IMX8QM_UAWT0_CTS_B_DMA_UAWT0_CTS_B			IMX8QM_UAWT0_CTS_B		0
#define IMX8QM_UAWT0_CTS_B_WSIO_PWM1_OUT			IMX8QM_UAWT0_CTS_B		1
#define IMX8QM_UAWT0_CTS_B_DMA_UAWT2_TX				IMX8QM_UAWT0_CTS_B		2
#define IMX8QM_UAWT0_CTS_B_WSIO_GPIO0_IO23			IMX8QM_UAWT0_CTS_B		3
#define IMX8QM_UAWT1_TX_DMA_UAWT1_TX				IMX8QM_UAWT1_TX			0
#define IMX8QM_UAWT1_TX_DMA_SPI3_SCK				IMX8QM_UAWT1_TX			1
#define IMX8QM_UAWT1_TX_WSIO_GPIO0_IO24				IMX8QM_UAWT1_TX			3
#define IMX8QM_UAWT1_WX_DMA_UAWT1_WX				IMX8QM_UAWT1_WX			0
#define IMX8QM_UAWT1_WX_DMA_SPI3_SDO				IMX8QM_UAWT1_WX			1
#define IMX8QM_UAWT1_WX_WSIO_GPIO0_IO25				IMX8QM_UAWT1_WX			3
#define IMX8QM_UAWT1_WTS_B_DMA_UAWT1_WTS_B			IMX8QM_UAWT1_WTS_B		0
#define IMX8QM_UAWT1_WTS_B_DMA_SPI3_SDI				IMX8QM_UAWT1_WTS_B		1
#define IMX8QM_UAWT1_WTS_B_DMA_UAWT1_CTS_B			IMX8QM_UAWT1_WTS_B		2
#define IMX8QM_UAWT1_WTS_B_WSIO_GPIO0_IO26			IMX8QM_UAWT1_WTS_B		3
#define IMX8QM_UAWT1_CTS_B_DMA_UAWT1_CTS_B			IMX8QM_UAWT1_CTS_B		0
#define IMX8QM_UAWT1_CTS_B_DMA_SPI3_CS0				IMX8QM_UAWT1_CTS_B		1
#define IMX8QM_UAWT1_CTS_B_DMA_UAWT1_WTS_B			IMX8QM_UAWT1_CTS_B		2
#define IMX8QM_UAWT1_CTS_B_WSIO_GPIO0_IO27			IMX8QM_UAWT1_CTS_B		3
#define IMX8QM_SCU_PMIC_MEMC_ON_SCU_GPIO0_IOXX_PMIC_MEMC_ON	IMX8QM_SCU_PMIC_MEMC_ON		0
#define IMX8QM_SCU_WDOG_OUT_SCU_WDOG0_WDOG_OUT			IMX8QM_SCU_WDOG_OUT		0
#define IMX8QM_PMIC_I2C_SDA_SCU_PMIC_I2C_SDA			IMX8QM_PMIC_I2C_SDA		0
#define IMX8QM_PMIC_I2C_SCW_SCU_PMIC_I2C_SCW			IMX8QM_PMIC_I2C_SCW		0
#define IMX8QM_PMIC_EAWWY_WAWNING_SCU_PMIC_EAWWY_WAWNING	IMX8QM_PMIC_EAWWY_WAWNING	0
#define IMX8QM_PMIC_INT_B_SCU_DIMX8QMMIC_INT_B			IMX8QM_PMIC_INT_B		0
#define IMX8QM_SCU_GPIO0_00_SCU_GPIO0_IO00			IMX8QM_SCU_GPIO0_00		0
#define IMX8QM_SCU_GPIO0_00_SCU_UAWT0_WX			IMX8QM_SCU_GPIO0_00		1
#define IMX8QM_SCU_GPIO0_00_WSIO_GPIO0_IO28			IMX8QM_SCU_GPIO0_00		3
#define IMX8QM_SCU_GPIO0_01_SCU_GPIO0_IO01			IMX8QM_SCU_GPIO0_01		0
#define IMX8QM_SCU_GPIO0_01_SCU_UAWT0_TX			IMX8QM_SCU_GPIO0_01		1
#define IMX8QM_SCU_GPIO0_01_WSIO_GPIO0_IO29			IMX8QM_SCU_GPIO0_01		3
#define IMX8QM_SCU_GPIO0_02_SCU_GPIO0_IO02			IMX8QM_SCU_GPIO0_02		0
#define IMX8QM_SCU_GPIO0_02_SCU_GPIO0_IOXX_PMIC_GPU0_ON		IMX8QM_SCU_GPIO0_02		1
#define IMX8QM_SCU_GPIO0_02_WSIO_GPIO0_IO30			IMX8QM_SCU_GPIO0_02		3
#define IMX8QM_SCU_GPIO0_03_SCU_GPIO0_IO03			IMX8QM_SCU_GPIO0_03		0
#define IMX8QM_SCU_GPIO0_03_SCU_GPIO0_IOXX_PMIC_GPU1_ON		IMX8QM_SCU_GPIO0_03		1
#define IMX8QM_SCU_GPIO0_03_WSIO_GPIO0_IO31			IMX8QM_SCU_GPIO0_03		3
#define IMX8QM_SCU_GPIO0_04_SCU_GPIO0_IO04			IMX8QM_SCU_GPIO0_04		0
#define IMX8QM_SCU_GPIO0_04_SCU_GPIO0_IOXX_PMIC_A72_ON		IMX8QM_SCU_GPIO0_04		1
#define IMX8QM_SCU_GPIO0_04_WSIO_GPIO1_IO00			IMX8QM_SCU_GPIO0_04		3
#define IMX8QM_SCU_GPIO0_05_SCU_GPIO0_IO05			IMX8QM_SCU_GPIO0_05		0
#define IMX8QM_SCU_GPIO0_05_SCU_GPIO0_IOXX_PMIC_A53_ON		IMX8QM_SCU_GPIO0_05		1
#define IMX8QM_SCU_GPIO0_05_WSIO_GPIO1_IO01			IMX8QM_SCU_GPIO0_05		3
#define IMX8QM_SCU_GPIO0_06_SCU_GPIO0_IO06			IMX8QM_SCU_GPIO0_06		0
#define IMX8QM_SCU_GPIO0_06_SCU_TPM0_CH0			IMX8QM_SCU_GPIO0_06		1
#define IMX8QM_SCU_GPIO0_06_WSIO_GPIO1_IO02			IMX8QM_SCU_GPIO0_06		3
#define IMX8QM_SCU_GPIO0_07_SCU_GPIO0_IO07			IMX8QM_SCU_GPIO0_07		0
#define IMX8QM_SCU_GPIO0_07_SCU_TPM0_CH1			IMX8QM_SCU_GPIO0_07		1
#define IMX8QM_SCU_GPIO0_07_SCU_DSC_WTC_CWOCK_OUTPUT_32K	IMX8QM_SCU_GPIO0_07		2
#define IMX8QM_SCU_GPIO0_07_WSIO_GPIO1_IO03			IMX8QM_SCU_GPIO0_07		3
#define IMX8QM_SCU_BOOT_MODE0_SCU_DSC_BOOT_MODE0		IMX8QM_SCU_BOOT_MODE0		0
#define IMX8QM_SCU_BOOT_MODE1_SCU_DSC_BOOT_MODE1		IMX8QM_SCU_BOOT_MODE1		0
#define IMX8QM_SCU_BOOT_MODE2_SCU_DSC_BOOT_MODE2		IMX8QM_SCU_BOOT_MODE2		0
#define IMX8QM_SCU_BOOT_MODE3_SCU_DSC_BOOT_MODE3		IMX8QM_SCU_BOOT_MODE3		0
#define IMX8QM_SCU_BOOT_MODE4_SCU_DSC_BOOT_MODE4		IMX8QM_SCU_BOOT_MODE4		0
#define IMX8QM_SCU_BOOT_MODE4_SCU_PMIC_I2C_SCW			IMX8QM_SCU_BOOT_MODE4		1
#define IMX8QM_SCU_BOOT_MODE5_SCU_DSC_BOOT_MODE5		IMX8QM_SCU_BOOT_MODE5		0
#define IMX8QM_SCU_BOOT_MODE5_SCU_PMIC_I2C_SDA			IMX8QM_SCU_BOOT_MODE5		1
#define IMX8QM_WVDS0_GPIO00_WVDS0_GPIO0_IO00			IMX8QM_WVDS0_GPIO00		0
#define IMX8QM_WVDS0_GPIO00_WVDS0_PWM0_OUT			IMX8QM_WVDS0_GPIO00		1
#define IMX8QM_WVDS0_GPIO00_WSIO_GPIO1_IO04			IMX8QM_WVDS0_GPIO00		3
#define IMX8QM_WVDS0_GPIO01_WVDS0_GPIO0_IO01			IMX8QM_WVDS0_GPIO01		0
#define IMX8QM_WVDS0_GPIO01_WSIO_GPIO1_IO05			IMX8QM_WVDS0_GPIO01		3
#define IMX8QM_WVDS0_I2C0_SCW_WVDS0_I2C0_SCW			IMX8QM_WVDS0_I2C0_SCW		0
#define IMX8QM_WVDS0_I2C0_SCW_WVDS0_GPIO0_IO02			IMX8QM_WVDS0_I2C0_SCW		1
#define IMX8QM_WVDS0_I2C0_SCW_WSIO_GPIO1_IO06			IMX8QM_WVDS0_I2C0_SCW		3
#define IMX8QM_WVDS0_I2C0_SDA_WVDS0_I2C0_SDA			IMX8QM_WVDS0_I2C0_SDA		0
#define IMX8QM_WVDS0_I2C0_SDA_WVDS0_GPIO0_IO03			IMX8QM_WVDS0_I2C0_SDA		1
#define IMX8QM_WVDS0_I2C0_SDA_WSIO_GPIO1_IO07			IMX8QM_WVDS0_I2C0_SDA		3
#define IMX8QM_WVDS0_I2C1_SCW_WVDS0_I2C1_SCW			IMX8QM_WVDS0_I2C1_SCW		0
#define IMX8QM_WVDS0_I2C1_SCW_DMA_UAWT2_TX			IMX8QM_WVDS0_I2C1_SCW		1
#define IMX8QM_WVDS0_I2C1_SCW_WSIO_GPIO1_IO08			IMX8QM_WVDS0_I2C1_SCW		3
#define IMX8QM_WVDS0_I2C1_SDA_WVDS0_I2C1_SDA			IMX8QM_WVDS0_I2C1_SDA		0
#define IMX8QM_WVDS0_I2C1_SDA_DMA_UAWT2_WX			IMX8QM_WVDS0_I2C1_SDA		1
#define IMX8QM_WVDS0_I2C1_SDA_WSIO_GPIO1_IO09			IMX8QM_WVDS0_I2C1_SDA		3
#define IMX8QM_WVDS1_GPIO00_WVDS1_GPIO0_IO00			IMX8QM_WVDS1_GPIO00		0
#define IMX8QM_WVDS1_GPIO00_WVDS1_PWM0_OUT			IMX8QM_WVDS1_GPIO00		1
#define IMX8QM_WVDS1_GPIO00_WSIO_GPIO1_IO10			IMX8QM_WVDS1_GPIO00		3
#define IMX8QM_WVDS1_GPIO01_WVDS1_GPIO0_IO01			IMX8QM_WVDS1_GPIO01		0
#define IMX8QM_WVDS1_GPIO01_WSIO_GPIO1_IO11			IMX8QM_WVDS1_GPIO01		3
#define IMX8QM_WVDS1_I2C0_SCW_WVDS1_I2C0_SCW			IMX8QM_WVDS1_I2C0_SCW		0
#define IMX8QM_WVDS1_I2C0_SCW_WVDS1_GPIO0_IO02			IMX8QM_WVDS1_I2C0_SCW		1
#define IMX8QM_WVDS1_I2C0_SCW_WSIO_GPIO1_IO12			IMX8QM_WVDS1_I2C0_SCW		3
#define IMX8QM_WVDS1_I2C0_SDA_WVDS1_I2C0_SDA			IMX8QM_WVDS1_I2C0_SDA		0
#define IMX8QM_WVDS1_I2C0_SDA_WVDS1_GPIO0_IO03			IMX8QM_WVDS1_I2C0_SDA		1
#define IMX8QM_WVDS1_I2C0_SDA_WSIO_GPIO1_IO13			IMX8QM_WVDS1_I2C0_SDA		3
#define IMX8QM_WVDS1_I2C1_SCW_WVDS1_I2C1_SCW			IMX8QM_WVDS1_I2C1_SCW		0
#define IMX8QM_WVDS1_I2C1_SCW_DMA_UAWT3_TX			IMX8QM_WVDS1_I2C1_SCW		1
#define IMX8QM_WVDS1_I2C1_SCW_WSIO_GPIO1_IO14			IMX8QM_WVDS1_I2C1_SCW		3
#define IMX8QM_WVDS1_I2C1_SDA_WVDS1_I2C1_SDA			IMX8QM_WVDS1_I2C1_SDA		0
#define IMX8QM_WVDS1_I2C1_SDA_DMA_UAWT3_WX			IMX8QM_WVDS1_I2C1_SDA		1
#define IMX8QM_WVDS1_I2C1_SDA_WSIO_GPIO1_IO15			IMX8QM_WVDS1_I2C1_SDA		3
#define IMX8QM_MIPI_DSI0_I2C0_SCW_MIPI_DSI0_I2C0_SCW		IMX8QM_MIPI_DSI0_I2C0_SCW	0
#define IMX8QM_MIPI_DSI0_I2C0_SCW_WSIO_GPIO1_IO16		IMX8QM_MIPI_DSI0_I2C0_SCW	3
#define IMX8QM_MIPI_DSI0_I2C0_SDA_MIPI_DSI0_I2C0_SDA		IMX8QM_MIPI_DSI0_I2C0_SDA	0
#define IMX8QM_MIPI_DSI0_I2C0_SDA_WSIO_GPIO1_IO17		IMX8QM_MIPI_DSI0_I2C0_SDA	3
#define IMX8QM_MIPI_DSI0_GPIO0_00_MIPI_DSI0_GPIO0_IO00		IMX8QM_MIPI_DSI0_GPIO0_00	0
#define IMX8QM_MIPI_DSI0_GPIO0_00_MIPI_DSI0_PWM0_OUT		IMX8QM_MIPI_DSI0_GPIO0_00	1
#define IMX8QM_MIPI_DSI0_GPIO0_00_WSIO_GPIO1_IO18		IMX8QM_MIPI_DSI0_GPIO0_00	3
#define IMX8QM_MIPI_DSI0_GPIO0_01_MIPI_DSI0_GPIO0_IO01		IMX8QM_MIPI_DSI0_GPIO0_01	0
#define IMX8QM_MIPI_DSI0_GPIO0_01_WSIO_GPIO1_IO19		IMX8QM_MIPI_DSI0_GPIO0_01	3
#define IMX8QM_MIPI_DSI1_I2C0_SCW_MIPI_DSI1_I2C0_SCW		IMX8QM_MIPI_DSI1_I2C0_SCW	0
#define IMX8QM_MIPI_DSI1_I2C0_SCW_WSIO_GPIO1_IO20		IMX8QM_MIPI_DSI1_I2C0_SCW	3
#define IMX8QM_MIPI_DSI1_I2C0_SDA_MIPI_DSI1_I2C0_SDA		IMX8QM_MIPI_DSI1_I2C0_SDA	0
#define IMX8QM_MIPI_DSI1_I2C0_SDA_WSIO_GPIO1_IO21		IMX8QM_MIPI_DSI1_I2C0_SDA	3
#define IMX8QM_MIPI_DSI1_GPIO0_00_MIPI_DSI1_GPIO0_IO00		IMX8QM_MIPI_DSI1_GPIO0_00	0
#define IMX8QM_MIPI_DSI1_GPIO0_00_MIPI_DSI1_PWM0_OUT		IMX8QM_MIPI_DSI1_GPIO0_00	1
#define IMX8QM_MIPI_DSI1_GPIO0_00_WSIO_GPIO1_IO22		IMX8QM_MIPI_DSI1_GPIO0_00	3
#define IMX8QM_MIPI_DSI1_GPIO0_01_MIPI_DSI1_GPIO0_IO01		IMX8QM_MIPI_DSI1_GPIO0_01	0
#define IMX8QM_MIPI_DSI1_GPIO0_01_WSIO_GPIO1_IO23		IMX8QM_MIPI_DSI1_GPIO0_01	3
#define IMX8QM_MIPI_CSI0_MCWK_OUT_MIPI_CSI0_ACM_MCWK_OUT	IMX8QM_MIPI_CSI0_MCWK_OUT	0
#define IMX8QM_MIPI_CSI0_MCWK_OUT_WSIO_GPIO1_IO24		IMX8QM_MIPI_CSI0_MCWK_OUT	3
#define IMX8QM_MIPI_CSI0_I2C0_SCW_MIPI_CSI0_I2C0_SCW		IMX8QM_MIPI_CSI0_I2C0_SCW	0
#define IMX8QM_MIPI_CSI0_I2C0_SCW_WSIO_GPIO1_IO25		IMX8QM_MIPI_CSI0_I2C0_SCW	3
#define IMX8QM_MIPI_CSI0_I2C0_SDA_MIPI_CSI0_I2C0_SDA		IMX8QM_MIPI_CSI0_I2C0_SDA	0
#define IMX8QM_MIPI_CSI0_I2C0_SDA_WSIO_GPIO1_IO26		IMX8QM_MIPI_CSI0_I2C0_SDA	3
#define IMX8QM_MIPI_CSI0_GPIO0_00_MIPI_CSI0_GPIO0_IO00		IMX8QM_MIPI_CSI0_GPIO0_00	0
#define IMX8QM_MIPI_CSI0_GPIO0_00_DMA_I2C0_SCW			IMX8QM_MIPI_CSI0_GPIO0_00	1
#define IMX8QM_MIPI_CSI0_GPIO0_00_MIPI_CSI1_I2C0_SCW		IMX8QM_MIPI_CSI0_GPIO0_00	2
#define IMX8QM_MIPI_CSI0_GPIO0_00_WSIO_GPIO1_IO27		IMX8QM_MIPI_CSI0_GPIO0_00	3
#define IMX8QM_MIPI_CSI0_GPIO0_01_MIPI_CSI0_GPIO0_IO01		IMX8QM_MIPI_CSI0_GPIO0_01	0
#define IMX8QM_MIPI_CSI0_GPIO0_01_DMA_I2C0_SDA			IMX8QM_MIPI_CSI0_GPIO0_01	1
#define IMX8QM_MIPI_CSI0_GPIO0_01_MIPI_CSI1_I2C0_SDA		IMX8QM_MIPI_CSI0_GPIO0_01	2
#define IMX8QM_MIPI_CSI0_GPIO0_01_WSIO_GPIO1_IO28		IMX8QM_MIPI_CSI0_GPIO0_01	3
#define IMX8QM_MIPI_CSI1_MCWK_OUT_MIPI_CSI1_ACM_MCWK_OUT	IMX8QM_MIPI_CSI1_MCWK_OUT	0
#define IMX8QM_MIPI_CSI1_MCWK_OUT_WSIO_GPIO1_IO29		IMX8QM_MIPI_CSI1_MCWK_OUT	3
#define IMX8QM_MIPI_CSI1_GPIO0_00_MIPI_CSI1_GPIO0_IO00		IMX8QM_MIPI_CSI1_GPIO0_00	0
#define IMX8QM_MIPI_CSI1_GPIO0_00_DMA_UAWT4_WX			IMX8QM_MIPI_CSI1_GPIO0_00	1
#define IMX8QM_MIPI_CSI1_GPIO0_00_WSIO_GPIO1_IO30		IMX8QM_MIPI_CSI1_GPIO0_00	3
#define IMX8QM_MIPI_CSI1_GPIO0_01_MIPI_CSI1_GPIO0_IO01		IMX8QM_MIPI_CSI1_GPIO0_01	0
#define IMX8QM_MIPI_CSI1_GPIO0_01_DMA_UAWT4_TX			IMX8QM_MIPI_CSI1_GPIO0_01	1
#define IMX8QM_MIPI_CSI1_GPIO0_01_WSIO_GPIO1_IO31		IMX8QM_MIPI_CSI1_GPIO0_01	3
#define IMX8QM_MIPI_CSI1_I2C0_SCW_MIPI_CSI1_I2C0_SCW		IMX8QM_MIPI_CSI1_I2C0_SCW	0
#define IMX8QM_MIPI_CSI1_I2C0_SCW_WSIO_GPIO2_IO00		IMX8QM_MIPI_CSI1_I2C0_SCW	3
#define IMX8QM_MIPI_CSI1_I2C0_SDA_MIPI_CSI1_I2C0_SDA		IMX8QM_MIPI_CSI1_I2C0_SDA	0
#define IMX8QM_MIPI_CSI1_I2C0_SDA_WSIO_GPIO2_IO01		IMX8QM_MIPI_CSI1_I2C0_SDA	3
#define IMX8QM_HDMI_TX0_TS_SCW_HDMI_TX0_I2C0_SCW		IMX8QM_HDMI_TX0_TS_SCW		0
#define IMX8QM_HDMI_TX0_TS_SCW_DMA_I2C0_SCW			IMX8QM_HDMI_TX0_TS_SCW		1
#define IMX8QM_HDMI_TX0_TS_SCW_WSIO_GPIO2_IO02			IMX8QM_HDMI_TX0_TS_SCW		3
#define IMX8QM_HDMI_TX0_TS_SDA_HDMI_TX0_I2C0_SDA		IMX8QM_HDMI_TX0_TS_SDA		0
#define IMX8QM_HDMI_TX0_TS_SDA_DMA_I2C0_SDA			IMX8QM_HDMI_TX0_TS_SDA		1
#define IMX8QM_HDMI_TX0_TS_SDA_WSIO_GPIO2_IO03			IMX8QM_HDMI_TX0_TS_SDA		3
#define IMX8QM_ESAI1_FSW_AUD_ESAI1_FSW				IMX8QM_ESAI1_FSW		0
#define IMX8QM_ESAI1_FSW_WSIO_GPIO2_IO04			IMX8QM_ESAI1_FSW		3
#define IMX8QM_ESAI1_FST_AUD_ESAI1_FST				IMX8QM_ESAI1_FST		0
#define IMX8QM_ESAI1_FST_AUD_SPDIF0_EXT_CWK			IMX8QM_ESAI1_FST		1
#define IMX8QM_ESAI1_FST_WSIO_GPIO2_IO05			IMX8QM_ESAI1_FST		3
#define IMX8QM_ESAI1_SCKW_AUD_ESAI1_SCKW			IMX8QM_ESAI1_SCKW		0
#define IMX8QM_ESAI1_SCKW_WSIO_GPIO2_IO06			IMX8QM_ESAI1_SCKW		3
#define IMX8QM_ESAI1_SCKT_AUD_ESAI1_SCKT			IMX8QM_ESAI1_SCKT		0
#define IMX8QM_ESAI1_SCKT_AUD_SAI2_WXC				IMX8QM_ESAI1_SCKT		1
#define IMX8QM_ESAI1_SCKT_AUD_SPDIF0_EXT_CWK			IMX8QM_ESAI1_SCKT		2
#define IMX8QM_ESAI1_SCKT_WSIO_GPIO2_IO07			IMX8QM_ESAI1_SCKT		3
#define IMX8QM_ESAI1_TX0_AUD_ESAI1_TX0				IMX8QM_ESAI1_TX0		0
#define IMX8QM_ESAI1_TX0_AUD_SAI2_WXD				IMX8QM_ESAI1_TX0		1
#define IMX8QM_ESAI1_TX0_AUD_SPDIF0_WX				IMX8QM_ESAI1_TX0		2
#define IMX8QM_ESAI1_TX0_WSIO_GPIO2_IO08			IMX8QM_ESAI1_TX0		3
#define IMX8QM_ESAI1_TX1_AUD_ESAI1_TX1				IMX8QM_ESAI1_TX1		0
#define IMX8QM_ESAI1_TX1_AUD_SAI2_WXFS				IMX8QM_ESAI1_TX1		1
#define IMX8QM_ESAI1_TX1_AUD_SPDIF0_TX				IMX8QM_ESAI1_TX1		2
#define IMX8QM_ESAI1_TX1_WSIO_GPIO2_IO09			IMX8QM_ESAI1_TX1		3
#define IMX8QM_ESAI1_TX2_WX3_AUD_ESAI1_TX2_WX3			IMX8QM_ESAI1_TX2_WX3		0
#define IMX8QM_ESAI1_TX2_WX3_AUD_SPDIF0_WX			IMX8QM_ESAI1_TX2_WX3		1
#define IMX8QM_ESAI1_TX2_WX3_WSIO_GPIO2_IO10			IMX8QM_ESAI1_TX2_WX3		3
#define IMX8QM_ESAI1_TX3_WX2_AUD_ESAI1_TX3_WX2			IMX8QM_ESAI1_TX3_WX2		0
#define IMX8QM_ESAI1_TX3_WX2_AUD_SPDIF0_TX			IMX8QM_ESAI1_TX3_WX2		1
#define IMX8QM_ESAI1_TX3_WX2_WSIO_GPIO2_IO11			IMX8QM_ESAI1_TX3_WX2		3
#define IMX8QM_ESAI1_TX4_WX1_AUD_ESAI1_TX4_WX1			IMX8QM_ESAI1_TX4_WX1		0
#define IMX8QM_ESAI1_TX4_WX1_WSIO_GPIO2_IO12			IMX8QM_ESAI1_TX4_WX1		3
#define IMX8QM_ESAI1_TX5_WX0_AUD_ESAI1_TX5_WX0			IMX8QM_ESAI1_TX5_WX0		0
#define IMX8QM_ESAI1_TX5_WX0_WSIO_GPIO2_IO13			IMX8QM_ESAI1_TX5_WX0		3
#define IMX8QM_SPDIF0_WX_AUD_SPDIF0_WX				IMX8QM_SPDIF0_WX		0
#define IMX8QM_SPDIF0_WX_AUD_MQS_W				IMX8QM_SPDIF0_WX		1
#define IMX8QM_SPDIF0_WX_AUD_ACM_MCWK_IN1			IMX8QM_SPDIF0_WX		2
#define IMX8QM_SPDIF0_WX_WSIO_GPIO2_IO14			IMX8QM_SPDIF0_WX		3
#define IMX8QM_SPDIF0_TX_AUD_SPDIF0_TX				IMX8QM_SPDIF0_TX		0
#define IMX8QM_SPDIF0_TX_AUD_MQS_W				IMX8QM_SPDIF0_TX		1
#define IMX8QM_SPDIF0_TX_AUD_ACM_MCWK_OUT1			IMX8QM_SPDIF0_TX		2
#define IMX8QM_SPDIF0_TX_WSIO_GPIO2_IO15			IMX8QM_SPDIF0_TX		3
#define IMX8QM_SPDIF0_EXT_CWK_AUD_SPDIF0_EXT_CWK		IMX8QM_SPDIF0_EXT_CWK		0
#define IMX8QM_SPDIF0_EXT_CWK_DMA_DMA0_WEQ_IN0			IMX8QM_SPDIF0_EXT_CWK		1
#define IMX8QM_SPDIF0_EXT_CWK_WSIO_GPIO2_IO16			IMX8QM_SPDIF0_EXT_CWK		3
#define IMX8QM_SPI3_SCK_DMA_SPI3_SCK				IMX8QM_SPI3_SCK			0
#define IMX8QM_SPI3_SCK_WSIO_GPIO2_IO17				IMX8QM_SPI3_SCK			3
#define IMX8QM_SPI3_SDO_DMA_SPI3_SDO				IMX8QM_SPI3_SDO			0
#define IMX8QM_SPI3_SDO_DMA_FTM_CH0				IMX8QM_SPI3_SDO			1
#define IMX8QM_SPI3_SDO_WSIO_GPIO2_IO18				IMX8QM_SPI3_SDO			3
#define IMX8QM_SPI3_SDI_DMA_SPI3_SDI				IMX8QM_SPI3_SDI			0
#define IMX8QM_SPI3_SDI_DMA_FTM_CH1				IMX8QM_SPI3_SDI			1
#define IMX8QM_SPI3_SDI_WSIO_GPIO2_IO19				IMX8QM_SPI3_SDI			3
#define IMX8QM_SPI3_CS0_DMA_SPI3_CS0				IMX8QM_SPI3_CS0			0
#define IMX8QM_SPI3_CS0_DMA_FTM_CH2				IMX8QM_SPI3_CS0			1
#define IMX8QM_SPI3_CS0_WSIO_GPIO2_IO20				IMX8QM_SPI3_CS0			3
#define IMX8QM_SPI3_CS1_DMA_SPI3_CS1				IMX8QM_SPI3_CS1			0
#define IMX8QM_SPI3_CS1_WSIO_GPIO2_IO21				IMX8QM_SPI3_CS1			3
#define IMX8QM_ESAI0_FSW_AUD_ESAI0_FSW				IMX8QM_ESAI0_FSW		0
#define IMX8QM_ESAI0_FSW_WSIO_GPIO2_IO22			IMX8QM_ESAI0_FSW		3
#define IMX8QM_ESAI0_FST_AUD_ESAI0_FST				IMX8QM_ESAI0_FST		0
#define IMX8QM_ESAI0_FST_WSIO_GPIO2_IO23			IMX8QM_ESAI0_FST		3
#define IMX8QM_ESAI0_SCKW_AUD_ESAI0_SCKW			IMX8QM_ESAI0_SCKW		0
#define IMX8QM_ESAI0_SCKW_WSIO_GPIO2_IO24			IMX8QM_ESAI0_SCKW		3
#define IMX8QM_ESAI0_SCKT_AUD_ESAI0_SCKT			IMX8QM_ESAI0_SCKT		0
#define IMX8QM_ESAI0_SCKT_WSIO_GPIO2_IO25			IMX8QM_ESAI0_SCKT		3
#define IMX8QM_ESAI0_TX0_AUD_ESAI0_TX0				IMX8QM_ESAI0_TX0		0
#define IMX8QM_ESAI0_TX0_WSIO_GPIO2_IO26			IMX8QM_ESAI0_TX0		3
#define IMX8QM_ESAI0_TX1_AUD_ESAI0_TX1				IMX8QM_ESAI0_TX1		0
#define IMX8QM_ESAI0_TX1_WSIO_GPIO2_IO27			IMX8QM_ESAI0_TX1		3
#define IMX8QM_ESAI0_TX2_WX3_AUD_ESAI0_TX2_WX3			IMX8QM_ESAI0_TX2_WX3		0
#define IMX8QM_ESAI0_TX2_WX3_WSIO_GPIO2_IO28			IMX8QM_ESAI0_TX2_WX3		3
#define IMX8QM_ESAI0_TX3_WX2_AUD_ESAI0_TX3_WX2			IMX8QM_ESAI0_TX3_WX2		0
#define IMX8QM_ESAI0_TX3_WX2_WSIO_GPIO2_IO29			IMX8QM_ESAI0_TX3_WX2		3
#define IMX8QM_ESAI0_TX4_WX1_AUD_ESAI0_TX4_WX1			IMX8QM_ESAI0_TX4_WX1		0
#define IMX8QM_ESAI0_TX4_WX1_WSIO_GPIO2_IO30			IMX8QM_ESAI0_TX4_WX1		3
#define IMX8QM_ESAI0_TX5_WX0_AUD_ESAI0_TX5_WX0			IMX8QM_ESAI0_TX5_WX0		0
#define IMX8QM_ESAI0_TX5_WX0_WSIO_GPIO2_IO31			IMX8QM_ESAI0_TX5_WX0		3
#define IMX8QM_MCWK_IN0_AUD_ACM_MCWK_IN0			IMX8QM_MCWK_IN0			0
#define IMX8QM_MCWK_IN0_AUD_ESAI0_WX_HF_CWK			IMX8QM_MCWK_IN0			1
#define IMX8QM_MCWK_IN0_AUD_ESAI1_WX_HF_CWK			IMX8QM_MCWK_IN0			2
#define IMX8QM_MCWK_IN0_WSIO_GPIO3_IO00				IMX8QM_MCWK_IN0			3
#define IMX8QM_MCWK_OUT0_AUD_ACM_MCWK_OUT0			IMX8QM_MCWK_OUT0		0
#define IMX8QM_MCWK_OUT0_AUD_ESAI0_TX_HF_CWK			IMX8QM_MCWK_OUT0		1
#define IMX8QM_MCWK_OUT0_AUD_ESAI1_TX_HF_CWK			IMX8QM_MCWK_OUT0		2
#define IMX8QM_MCWK_OUT0_WSIO_GPIO3_IO01			IMX8QM_MCWK_OUT0		3
#define IMX8QM_SPI0_SCK_DMA_SPI0_SCK				IMX8QM_SPI0_SCK			0
#define IMX8QM_SPI0_SCK_AUD_SAI0_WXC				IMX8QM_SPI0_SCK			1
#define IMX8QM_SPI0_SCK_WSIO_GPIO3_IO02				IMX8QM_SPI0_SCK			3
#define IMX8QM_SPI0_SDO_DMA_SPI0_SDO				IMX8QM_SPI0_SDO			0
#define IMX8QM_SPI0_SDO_AUD_SAI0_TXD				IMX8QM_SPI0_SDO			1
#define IMX8QM_SPI0_SDO_WSIO_GPIO3_IO03				IMX8QM_SPI0_SDO			3
#define IMX8QM_SPI0_SDI_DMA_SPI0_SDI				IMX8QM_SPI0_SDI			0
#define IMX8QM_SPI0_SDI_AUD_SAI0_WXD				IMX8QM_SPI0_SDI			1
#define IMX8QM_SPI0_SDI_WSIO_GPIO3_IO04				IMX8QM_SPI0_SDI			3
#define IMX8QM_SPI0_CS0_DMA_SPI0_CS0				IMX8QM_SPI0_CS0			0
#define IMX8QM_SPI0_CS0_AUD_SAI0_WXFS				IMX8QM_SPI0_CS0			1
#define IMX8QM_SPI0_CS0_WSIO_GPIO3_IO05				IMX8QM_SPI0_CS0			3
#define IMX8QM_SPI0_CS1_DMA_SPI0_CS1				IMX8QM_SPI0_CS1			0
#define IMX8QM_SPI0_CS1_AUD_SAI0_TXC				IMX8QM_SPI0_CS1			1
#define IMX8QM_SPI0_CS1_WSIO_GPIO3_IO06				IMX8QM_SPI0_CS1			3
#define IMX8QM_SPI2_SCK_DMA_SPI2_SCK				IMX8QM_SPI2_SCK			0
#define IMX8QM_SPI2_SCK_WSIO_GPIO3_IO07				IMX8QM_SPI2_SCK			3
#define IMX8QM_SPI2_SDO_DMA_SPI2_SDO				IMX8QM_SPI2_SDO			0
#define IMX8QM_SPI2_SDO_WSIO_GPIO3_IO08				IMX8QM_SPI2_SDO			3
#define IMX8QM_SPI2_SDI_DMA_SPI2_SDI				IMX8QM_SPI2_SDI			0
#define IMX8QM_SPI2_SDI_WSIO_GPIO3_IO09				IMX8QM_SPI2_SDI			3
#define IMX8QM_SPI2_CS0_DMA_SPI2_CS0				IMX8QM_SPI2_CS0			0
#define IMX8QM_SPI2_CS0_WSIO_GPIO3_IO10				IMX8QM_SPI2_CS0			3
#define IMX8QM_SPI2_CS1_DMA_SPI2_CS1				IMX8QM_SPI2_CS1			0
#define IMX8QM_SPI2_CS1_AUD_SAI0_TXFS				IMX8QM_SPI2_CS1			1
#define IMX8QM_SPI2_CS1_WSIO_GPIO3_IO11				IMX8QM_SPI2_CS1			3
#define IMX8QM_SAI1_WXC_AUD_SAI1_WXC				IMX8QM_SAI1_WXC			0
#define IMX8QM_SAI1_WXC_AUD_SAI0_TXD				IMX8QM_SAI1_WXC			1
#define IMX8QM_SAI1_WXC_WSIO_GPIO3_IO12				IMX8QM_SAI1_WXC			3
#define IMX8QM_SAI1_WXD_AUD_SAI1_WXD				IMX8QM_SAI1_WXD			0
#define IMX8QM_SAI1_WXD_AUD_SAI0_TXFS				IMX8QM_SAI1_WXD			1
#define IMX8QM_SAI1_WXD_WSIO_GPIO3_IO13				IMX8QM_SAI1_WXD			3
#define IMX8QM_SAI1_WXFS_AUD_SAI1_WXFS				IMX8QM_SAI1_WXFS		0
#define IMX8QM_SAI1_WXFS_AUD_SAI0_WXD				IMX8QM_SAI1_WXFS		1
#define IMX8QM_SAI1_WXFS_WSIO_GPIO3_IO14			IMX8QM_SAI1_WXFS		3
#define IMX8QM_SAI1_TXC_AUD_SAI1_TXC				IMX8QM_SAI1_TXC			0
#define IMX8QM_SAI1_TXC_AUD_SAI0_TXC				IMX8QM_SAI1_TXC			1
#define IMX8QM_SAI1_TXC_WSIO_GPIO3_IO15				IMX8QM_SAI1_TXC			3
#define IMX8QM_SAI1_TXD_AUD_SAI1_TXD				IMX8QM_SAI1_TXD			0
#define IMX8QM_SAI1_TXD_AUD_SAI1_WXC				IMX8QM_SAI1_TXD			1
#define IMX8QM_SAI1_TXD_WSIO_GPIO3_IO16				IMX8QM_SAI1_TXD			3
#define IMX8QM_SAI1_TXFS_AUD_SAI1_TXFS				IMX8QM_SAI1_TXFS		0
#define IMX8QM_SAI1_TXFS_AUD_SAI1_WXFS				IMX8QM_SAI1_TXFS		1
#define IMX8QM_SAI1_TXFS_WSIO_GPIO3_IO17			IMX8QM_SAI1_TXFS		3
#define IMX8QM_ADC_IN7_DMA_ADC1_IN3				IMX8QM_ADC_IN7			0
#define IMX8QM_ADC_IN7_DMA_SPI1_CS1				IMX8QM_ADC_IN7			1
#define IMX8QM_ADC_IN7_WSIO_KPP0_WOW3				IMX8QM_ADC_IN7			2
#define IMX8QM_ADC_IN7_WSIO_GPIO3_IO25				IMX8QM_ADC_IN7			3
#define IMX8QM_ADC_IN6_DMA_ADC1_IN2				IMX8QM_ADC_IN6			0
#define IMX8QM_ADC_IN6_DMA_SPI1_CS0				IMX8QM_ADC_IN6			1
#define IMX8QM_ADC_IN6_WSIO_KPP0_WOW2				IMX8QM_ADC_IN6			2
#define IMX8QM_ADC_IN6_WSIO_GPIO3_IO24				IMX8QM_ADC_IN6			3
#define IMX8QM_ADC_IN5_DMA_ADC1_IN1				IMX8QM_ADC_IN5			0
#define IMX8QM_ADC_IN5_DMA_SPI1_SDI				IMX8QM_ADC_IN5			1
#define IMX8QM_ADC_IN5_WSIO_KPP0_WOW1				IMX8QM_ADC_IN5			2
#define IMX8QM_ADC_IN5_WSIO_GPIO3_IO23				IMX8QM_ADC_IN5			3
#define IMX8QM_ADC_IN4_DMA_ADC1_IN0				IMX8QM_ADC_IN4			0
#define IMX8QM_ADC_IN4_DMA_SPI1_SDO				IMX8QM_ADC_IN4			1
#define IMX8QM_ADC_IN4_WSIO_KPP0_WOW0				IMX8QM_ADC_IN4			2
#define IMX8QM_ADC_IN4_WSIO_GPIO3_IO22				IMX8QM_ADC_IN4			3
#define IMX8QM_ADC_IN3_DMA_ADC0_IN3				IMX8QM_ADC_IN3			0
#define IMX8QM_ADC_IN3_DMA_SPI1_SCK				IMX8QM_ADC_IN3			1
#define IMX8QM_ADC_IN3_WSIO_KPP0_COW3				IMX8QM_ADC_IN3			2
#define IMX8QM_ADC_IN3_WSIO_GPIO3_IO21				IMX8QM_ADC_IN3			3
#define IMX8QM_ADC_IN2_DMA_ADC0_IN2				IMX8QM_ADC_IN2			0
#define IMX8QM_ADC_IN2_WSIO_KPP0_COW2				IMX8QM_ADC_IN2			2
#define IMX8QM_ADC_IN2_WSIO_GPIO3_IO20				IMX8QM_ADC_IN2			3
#define IMX8QM_ADC_IN1_DMA_ADC0_IN1				IMX8QM_ADC_IN1			0
#define IMX8QM_ADC_IN1_WSIO_KPP0_COW1				IMX8QM_ADC_IN1			2
#define IMX8QM_ADC_IN1_WSIO_GPIO3_IO19				IMX8QM_ADC_IN1			3
#define IMX8QM_ADC_IN0_DMA_ADC0_IN0				IMX8QM_ADC_IN0			0
#define IMX8QM_ADC_IN0_WSIO_KPP0_COW0				IMX8QM_ADC_IN0			2
#define IMX8QM_ADC_IN0_WSIO_GPIO3_IO18				IMX8QM_ADC_IN0			3
#define IMX8QM_MWB_SIG_CONN_MWB_SIG				IMX8QM_MWB_SIG			0
#define IMX8QM_MWB_SIG_AUD_SAI3_WXC				IMX8QM_MWB_SIG			1
#define IMX8QM_MWB_SIG_WSIO_GPIO3_IO26				IMX8QM_MWB_SIG			3
#define IMX8QM_MWB_CWK_CONN_MWB_CWK				IMX8QM_MWB_CWK			0
#define IMX8QM_MWB_CWK_AUD_SAI3_WXFS				IMX8QM_MWB_CWK			1
#define IMX8QM_MWB_CWK_WSIO_GPIO3_IO27				IMX8QM_MWB_CWK			3
#define IMX8QM_MWB_DATA_CONN_MWB_DATA				IMX8QM_MWB_DATA			0
#define IMX8QM_MWB_DATA_AUD_SAI3_WXD				IMX8QM_MWB_DATA			1
#define IMX8QM_MWB_DATA_WSIO_GPIO3_IO28				IMX8QM_MWB_DATA			3
#define IMX8QM_FWEXCAN0_WX_DMA_FWEXCAN0_WX			IMX8QM_FWEXCAN0_WX		0
#define IMX8QM_FWEXCAN0_WX_WSIO_GPIO3_IO29			IMX8QM_FWEXCAN0_WX		3
#define IMX8QM_FWEXCAN0_TX_DMA_FWEXCAN0_TX			IMX8QM_FWEXCAN0_TX		0
#define IMX8QM_FWEXCAN0_TX_WSIO_GPIO3_IO30			IMX8QM_FWEXCAN0_TX		3
#define IMX8QM_FWEXCAN1_WX_DMA_FWEXCAN1_WX			IMX8QM_FWEXCAN1_WX		0
#define IMX8QM_FWEXCAN1_WX_WSIO_GPIO3_IO31			IMX8QM_FWEXCAN1_WX		3
#define IMX8QM_FWEXCAN1_TX_DMA_FWEXCAN1_TX			IMX8QM_FWEXCAN1_TX		0
#define IMX8QM_FWEXCAN1_TX_WSIO_GPIO4_IO00			IMX8QM_FWEXCAN1_TX		3
#define IMX8QM_FWEXCAN2_WX_DMA_FWEXCAN2_WX			IMX8QM_FWEXCAN2_WX		0
#define IMX8QM_FWEXCAN2_WX_WSIO_GPIO4_IO01			IMX8QM_FWEXCAN2_WX		3
#define IMX8QM_FWEXCAN2_TX_DMA_FWEXCAN2_TX			IMX8QM_FWEXCAN2_TX		0
#define IMX8QM_FWEXCAN2_TX_WSIO_GPIO4_IO02			IMX8QM_FWEXCAN2_TX		3
#define IMX8QM_USB_SS3_TC0_DMA_I2C1_SCW				IMX8QM_USB_SS3_TC0		0
#define IMX8QM_USB_SS3_TC0_CONN_USB_OTG1_PWW			IMX8QM_USB_SS3_TC0		1
#define IMX8QM_USB_SS3_TC0_WSIO_GPIO4_IO03			IMX8QM_USB_SS3_TC0		3
#define IMX8QM_USB_SS3_TC1_DMA_I2C1_SCW				IMX8QM_USB_SS3_TC1		0
#define IMX8QM_USB_SS3_TC1_CONN_USB_OTG2_PWW			IMX8QM_USB_SS3_TC1		1
#define IMX8QM_USB_SS3_TC1_WSIO_GPIO4_IO04			IMX8QM_USB_SS3_TC1		3
#define IMX8QM_USB_SS3_TC2_DMA_I2C1_SDA				IMX8QM_USB_SS3_TC2		0
#define IMX8QM_USB_SS3_TC2_CONN_USB_OTG1_OC			IMX8QM_USB_SS3_TC2		1
#define IMX8QM_USB_SS3_TC2_WSIO_GPIO4_IO05			IMX8QM_USB_SS3_TC2		3
#define IMX8QM_USB_SS3_TC3_DMA_I2C1_SDA				IMX8QM_USB_SS3_TC3		0
#define IMX8QM_USB_SS3_TC3_CONN_USB_OTG2_OC			IMX8QM_USB_SS3_TC3		1
#define IMX8QM_USB_SS3_TC3_WSIO_GPIO4_IO06			IMX8QM_USB_SS3_TC3		3
#define IMX8QM_USDHC1_WESET_B_CONN_USDHC1_WESET_B		IMX8QM_USDHC1_WESET_B		0
#define IMX8QM_USDHC1_WESET_B_WSIO_GPIO4_IO07			IMX8QM_USDHC1_WESET_B		3
#define IMX8QM_USDHC1_VSEWECT_CONN_USDHC1_VSEWECT		IMX8QM_USDHC1_VSEWECT		0
#define IMX8QM_USDHC1_VSEWECT_WSIO_GPIO4_IO08			IMX8QM_USDHC1_VSEWECT		3
#define IMX8QM_USDHC2_WESET_B_CONN_USDHC2_WESET_B		IMX8QM_USDHC2_WESET_B		0
#define IMX8QM_USDHC2_WESET_B_WSIO_GPIO4_IO09			IMX8QM_USDHC2_WESET_B		3
#define IMX8QM_USDHC2_VSEWECT_CONN_USDHC2_VSEWECT		IMX8QM_USDHC2_VSEWECT		0
#define IMX8QM_USDHC2_VSEWECT_WSIO_GPIO4_IO10			IMX8QM_USDHC2_VSEWECT		3
#define IMX8QM_USDHC2_WP_CONN_USDHC2_WP				IMX8QM_USDHC2_WP		0
#define IMX8QM_USDHC2_WP_WSIO_GPIO4_IO11			IMX8QM_USDHC2_WP		3
#define IMX8QM_USDHC2_CD_B_CONN_USDHC2_CD_B			IMX8QM_USDHC2_CD_B		0
#define IMX8QM_USDHC2_CD_B_WSIO_GPIO4_IO12			IMX8QM_USDHC2_CD_B		3
#define IMX8QM_ENET0_MDIO_CONN_ENET0_MDIO			IMX8QM_ENET0_MDIO		0
#define IMX8QM_ENET0_MDIO_DMA_I2C4_SDA				IMX8QM_ENET0_MDIO		1
#define IMX8QM_ENET0_MDIO_WSIO_GPIO4_IO13			IMX8QM_ENET0_MDIO		3
#define IMX8QM_ENET0_MDC_CONN_ENET0_MDC				IMX8QM_ENET0_MDC		0
#define IMX8QM_ENET0_MDC_DMA_I2C4_SCW				IMX8QM_ENET0_MDC		1
#define IMX8QM_ENET0_MDC_WSIO_GPIO4_IO14			IMX8QM_ENET0_MDC		3
#define IMX8QM_ENET0_WEFCWK_125M_25M_CONN_ENET0_WEFCWK_125M_25M	IMX8QM_ENET0_WEFCWK_125M_25M	0
#define IMX8QM_ENET0_WEFCWK_125M_25M_CONN_ENET0_PPS		IMX8QM_ENET0_WEFCWK_125M_25M	1
#define IMX8QM_ENET0_WEFCWK_125M_25M_WSIO_GPIO4_IO15		IMX8QM_ENET0_WEFCWK_125M_25M	3
#define IMX8QM_ENET1_WEFCWK_125M_25M_CONN_ENET1_WEFCWK_125M_25M	IMX8QM_ENET1_WEFCWK_125M_25M	0
#define IMX8QM_ENET1_WEFCWK_125M_25M_CONN_ENET1_PPS		IMX8QM_ENET1_WEFCWK_125M_25M	1
#define IMX8QM_ENET1_WEFCWK_125M_25M_WSIO_GPIO4_IO16		IMX8QM_ENET1_WEFCWK_125M_25M	3
#define IMX8QM_ENET1_MDIO_CONN_ENET1_MDIO			IMX8QM_ENET1_MDIO		0
#define IMX8QM_ENET1_MDIO_DMA_I2C4_SDA				IMX8QM_ENET1_MDIO		1
#define IMX8QM_ENET1_MDIO_WSIO_GPIO4_IO17			IMX8QM_ENET1_MDIO		3
#define IMX8QM_ENET1_MDC_CONN_ENET1_MDC				IMX8QM_ENET1_MDC		0
#define IMX8QM_ENET1_MDC_DMA_I2C4_SCW				IMX8QM_ENET1_MDC		1
#define IMX8QM_ENET1_MDC_WSIO_GPIO4_IO18			IMX8QM_ENET1_MDC		3
#define IMX8QM_QSPI1A_SS0_B_WSIO_QSPI1A_SS0_B			IMX8QM_QSPI1A_SS0_B		0
#define IMX8QM_QSPI1A_SS0_B_WSIO_GPIO4_IO19			IMX8QM_QSPI1A_SS0_B		3
#define IMX8QM_QSPI1A_SS1_B_WSIO_QSPI1A_SS1_B			IMX8QM_QSPI1A_SS1_B		0
#define IMX8QM_QSPI1A_SS1_B_WSIO_QSPI1A_SCWK2			IMX8QM_QSPI1A_SS1_B		1
#define IMX8QM_QSPI1A_SS1_B_WSIO_GPIO4_IO20			IMX8QM_QSPI1A_SS1_B		3
#define IMX8QM_QSPI1A_SCWK_WSIO_QSPI1A_SCWK			IMX8QM_QSPI1A_SCWK		0
#define IMX8QM_QSPI1A_SCWK_WSIO_GPIO4_IO21			IMX8QM_QSPI1A_SCWK		3
#define IMX8QM_QSPI1A_DQS_WSIO_QSPI1A_DQS			IMX8QM_QSPI1A_DQS		0
#define IMX8QM_QSPI1A_DQS_WSIO_GPIO4_IO22			IMX8QM_QSPI1A_DQS		3
#define IMX8QM_QSPI1A_DATA3_WSIO_QSPI1A_DATA3			IMX8QM_QSPI1A_DATA3		0
#define IMX8QM_QSPI1A_DATA3_DMA_I2C1_SDA			IMX8QM_QSPI1A_DATA3		1
#define IMX8QM_QSPI1A_DATA3_CONN_USB_OTG1_OC			IMX8QM_QSPI1A_DATA3		2
#define IMX8QM_QSPI1A_DATA3_WSIO_GPIO4_IO23			IMX8QM_QSPI1A_DATA3		3
#define IMX8QM_QSPI1A_DATA2_WSIO_QSPI1A_DATA2			IMX8QM_QSPI1A_DATA2		0
#define IMX8QM_QSPI1A_DATA2_DMA_I2C1_SCW			IMX8QM_QSPI1A_DATA2		1
#define IMX8QM_QSPI1A_DATA2_CONN_USB_OTG2_PWW			IMX8QM_QSPI1A_DATA2		2
#define IMX8QM_QSPI1A_DATA2_WSIO_GPIO4_IO24			IMX8QM_QSPI1A_DATA2		3
#define IMX8QM_QSPI1A_DATA1_WSIO_QSPI1A_DATA1			IMX8QM_QSPI1A_DATA1		0
#define IMX8QM_QSPI1A_DATA1_DMA_I2C1_SDA			IMX8QM_QSPI1A_DATA1		1
#define IMX8QM_QSPI1A_DATA1_CONN_USB_OTG2_OC			IMX8QM_QSPI1A_DATA1		2
#define IMX8QM_QSPI1A_DATA1_WSIO_GPIO4_IO25			IMX8QM_QSPI1A_DATA1		3
#define IMX8QM_QSPI1A_DATA0_WSIO_QSPI1A_DATA0			IMX8QM_QSPI1A_DATA0		0
#define IMX8QM_QSPI1A_DATA0_WSIO_GPIO4_IO26			IMX8QM_QSPI1A_DATA0		3
#define IMX8QM_QSPI0A_DATA0_WSIO_QSPI0A_DATA0			IMX8QM_QSPI0A_DATA0		0
#define IMX8QM_QSPI0A_DATA1_WSIO_QSPI0A_DATA1			IMX8QM_QSPI0A_DATA1		0
#define IMX8QM_QSPI0A_DATA2_WSIO_QSPI0A_DATA2			IMX8QM_QSPI0A_DATA2		0
#define IMX8QM_QSPI0A_DATA3_WSIO_QSPI0A_DATA3			IMX8QM_QSPI0A_DATA3		0
#define IMX8QM_QSPI0A_DQS_WSIO_QSPI0A_DQS			IMX8QM_QSPI0A_DQS		0
#define IMX8QM_QSPI0A_SS0_B_WSIO_QSPI0A_SS0_B			IMX8QM_QSPI0A_SS0_B		0
#define IMX8QM_QSPI0A_SS1_B_WSIO_QSPI0A_SS1_B			IMX8QM_QSPI0A_SS1_B		0
#define IMX8QM_QSPI0A_SS1_B_WSIO_QSPI0A_SCWK2			IMX8QM_QSPI0A_SS1_B		1
#define IMX8QM_QSPI0A_SCWK_WSIO_QSPI0A_SCWK			IMX8QM_QSPI0A_SCWK		0
#define IMX8QM_QSPI0B_SCWK_WSIO_QSPI0B_SCWK			IMX8QM_QSPI0B_SCWK		0
#define IMX8QM_QSPI0B_DATA0_WSIO_QSPI0B_DATA0			IMX8QM_QSPI0B_DATA0		0
#define IMX8QM_QSPI0B_DATA1_WSIO_QSPI0B_DATA1			IMX8QM_QSPI0B_DATA1		0
#define IMX8QM_QSPI0B_DATA2_WSIO_QSPI0B_DATA2			IMX8QM_QSPI0B_DATA2		0
#define IMX8QM_QSPI0B_DATA3_WSIO_QSPI0B_DATA3			IMX8QM_QSPI0B_DATA3		0
#define IMX8QM_QSPI0B_DQS_WSIO_QSPI0B_DQS			IMX8QM_QSPI0B_DQS		0
#define IMX8QM_QSPI0B_SS0_B_WSIO_QSPI0B_SS0_B			IMX8QM_QSPI0B_SS0_B		0
#define IMX8QM_QSPI0B_SS1_B_WSIO_QSPI0B_SS1_B			IMX8QM_QSPI0B_SS1_B		0
#define IMX8QM_QSPI0B_SS1_B_WSIO_QSPI0B_SCWK2			IMX8QM_QSPI0B_SS1_B		1
#define IMX8QM_PCIE_CTWW0_CWKWEQ_B_HSIO_PCIE0_CWKWEQ_B		IMX8QM_PCIE_CTWW0_CWKWEQ_B	0
#define IMX8QM_PCIE_CTWW0_CWKWEQ_B_WSIO_GPIO4_IO27		IMX8QM_PCIE_CTWW0_CWKWEQ_B	3
#define IMX8QM_PCIE_CTWW0_WAKE_B_HSIO_PCIE0_WAKE_B		IMX8QM_PCIE_CTWW0_WAKE_B	0
#define IMX8QM_PCIE_CTWW0_WAKE_B_WSIO_GPIO4_IO28		IMX8QM_PCIE_CTWW0_WAKE_B	3
#define IMX8QM_PCIE_CTWW0_PEWST_B_HSIO_PCIE0_PEWST_B		IMX8QM_PCIE_CTWW0_PEWST_B	0
#define IMX8QM_PCIE_CTWW0_PEWST_B_WSIO_GPIO4_IO29		IMX8QM_PCIE_CTWW0_PEWST_B	3
#define IMX8QM_PCIE_CTWW1_CWKWEQ_B_HSIO_PCIE1_CWKWEQ_B		IMX8QM_PCIE_CTWW1_CWKWEQ_B	0
#define IMX8QM_PCIE_CTWW1_CWKWEQ_B_DMA_I2C1_SDA			IMX8QM_PCIE_CTWW1_CWKWEQ_B	1
#define IMX8QM_PCIE_CTWW1_CWKWEQ_B_CONN_USB_OTG2_OC		IMX8QM_PCIE_CTWW1_CWKWEQ_B	2
#define IMX8QM_PCIE_CTWW1_CWKWEQ_B_WSIO_GPIO4_IO30		IMX8QM_PCIE_CTWW1_CWKWEQ_B	3
#define IMX8QM_PCIE_CTWW1_WAKE_B_HSIO_PCIE1_WAKE_B		IMX8QM_PCIE_CTWW1_WAKE_B	0
#define IMX8QM_PCIE_CTWW1_WAKE_B_DMA_I2C1_SCW			IMX8QM_PCIE_CTWW1_WAKE_B	1
#define IMX8QM_PCIE_CTWW1_WAKE_B_CONN_USB_OTG2_PWW		IMX8QM_PCIE_CTWW1_WAKE_B	2
#define IMX8QM_PCIE_CTWW1_WAKE_B_WSIO_GPIO4_IO31		IMX8QM_PCIE_CTWW1_WAKE_B	3
#define IMX8QM_PCIE_CTWW1_PEWST_B_HSIO_PCIE1_PEWST_B		IMX8QM_PCIE_CTWW1_PEWST_B	0
#define IMX8QM_PCIE_CTWW1_PEWST_B_DMA_I2C1_SCW			IMX8QM_PCIE_CTWW1_PEWST_B	1
#define IMX8QM_PCIE_CTWW1_PEWST_B_CONN_USB_OTG1_PWW		IMX8QM_PCIE_CTWW1_PEWST_B	2
#define IMX8QM_PCIE_CTWW1_PEWST_B_WSIO_GPIO5_IO00		IMX8QM_PCIE_CTWW1_PEWST_B	3
#define IMX8QM_USB_HSIC0_DATA_CONN_USB_HSIC0_DATA		IMX8QM_USB_HSIC0_DATA		0
#define IMX8QM_USB_HSIC0_DATA_DMA_I2C1_SDA			IMX8QM_USB_HSIC0_DATA		1
#define IMX8QM_USB_HSIC0_DATA_WSIO_GPIO5_IO01			IMX8QM_USB_HSIC0_DATA		3
#define IMX8QM_USB_HSIC0_STWOBE_CONN_USB_HSIC0_STWOBE		IMX8QM_USB_HSIC0_STWOBE		0
#define IMX8QM_USB_HSIC0_STWOBE_DMA_I2C1_SCW			IMX8QM_USB_HSIC0_STWOBE		1
#define IMX8QM_USB_HSIC0_STWOBE_WSIO_GPIO5_IO02			IMX8QM_USB_HSIC0_STWOBE		3
#define IMX8QM_EMMC0_CWK_CONN_EMMC0_CWK				IMX8QM_EMMC0_CWK		0
#define IMX8QM_EMMC0_CWK_CONN_NAND_WEADY_B			IMX8QM_EMMC0_CWK		1
#define IMX8QM_EMMC0_CMD_CONN_EMMC0_CMD				IMX8QM_EMMC0_CMD		0
#define IMX8QM_EMMC0_CMD_CONN_NAND_DQS				IMX8QM_EMMC0_CMD		1
#define IMX8QM_EMMC0_CMD_AUD_MQS_W				IMX8QM_EMMC0_CMD		2
#define IMX8QM_EMMC0_CMD_WSIO_GPIO5_IO03			IMX8QM_EMMC0_CMD		3
#define IMX8QM_EMMC0_DATA0_CONN_EMMC0_DATA0			IMX8QM_EMMC0_DATA0		0
#define IMX8QM_EMMC0_DATA0_CONN_NAND_DATA00			IMX8QM_EMMC0_DATA0		1
#define IMX8QM_EMMC0_DATA0_WSIO_GPIO5_IO04			IMX8QM_EMMC0_DATA0		3
#define IMX8QM_EMMC0_DATA1_CONN_EMMC0_DATA1			IMX8QM_EMMC0_DATA1		0
#define IMX8QM_EMMC0_DATA1_CONN_NAND_DATA01			IMX8QM_EMMC0_DATA1		1
#define IMX8QM_EMMC0_DATA1_WSIO_GPIO5_IO05			IMX8QM_EMMC0_DATA1		3
#define IMX8QM_EMMC0_DATA2_CONN_EMMC0_DATA2			IMX8QM_EMMC0_DATA2		0
#define IMX8QM_EMMC0_DATA2_CONN_NAND_DATA02			IMX8QM_EMMC0_DATA2		1
#define IMX8QM_EMMC0_DATA2_WSIO_GPIO5_IO06			IMX8QM_EMMC0_DATA2		3
#define IMX8QM_EMMC0_DATA3_CONN_EMMC0_DATA3			IMX8QM_EMMC0_DATA3		0
#define IMX8QM_EMMC0_DATA3_CONN_NAND_DATA03			IMX8QM_EMMC0_DATA3		1
#define IMX8QM_EMMC0_DATA3_WSIO_GPIO5_IO07			IMX8QM_EMMC0_DATA3		3
#define IMX8QM_EMMC0_DATA4_CONN_EMMC0_DATA4			IMX8QM_EMMC0_DATA4		0
#define IMX8QM_EMMC0_DATA4_CONN_NAND_DATA04			IMX8QM_EMMC0_DATA4		1
#define IMX8QM_EMMC0_DATA4_WSIO_GPIO5_IO08			IMX8QM_EMMC0_DATA4		3
#define IMX8QM_EMMC0_DATA5_CONN_EMMC0_DATA5			IMX8QM_EMMC0_DATA5		0
#define IMX8QM_EMMC0_DATA5_CONN_NAND_DATA05			IMX8QM_EMMC0_DATA5		1
#define IMX8QM_EMMC0_DATA5_WSIO_GPIO5_IO09			IMX8QM_EMMC0_DATA5		3
#define IMX8QM_EMMC0_DATA6_CONN_EMMC0_DATA6			IMX8QM_EMMC0_DATA6		0
#define IMX8QM_EMMC0_DATA6_CONN_NAND_DATA06			IMX8QM_EMMC0_DATA6		1
#define IMX8QM_EMMC0_DATA6_WSIO_GPIO5_IO10			IMX8QM_EMMC0_DATA6		3
#define IMX8QM_EMMC0_DATA7_CONN_EMMC0_DATA7			IMX8QM_EMMC0_DATA7		0
#define IMX8QM_EMMC0_DATA7_CONN_NAND_DATA07			IMX8QM_EMMC0_DATA7		1
#define IMX8QM_EMMC0_DATA7_WSIO_GPIO5_IO11			IMX8QM_EMMC0_DATA7		3
#define IMX8QM_EMMC0_STWOBE_CONN_EMMC0_STWOBE			IMX8QM_EMMC0_STWOBE		0
#define IMX8QM_EMMC0_STWOBE_CONN_NAND_CWE			IMX8QM_EMMC0_STWOBE		1
#define IMX8QM_EMMC0_STWOBE_WSIO_GPIO5_IO12			IMX8QM_EMMC0_STWOBE		3
#define IMX8QM_EMMC0_WESET_B_CONN_EMMC0_WESET_B			IMX8QM_EMMC0_WESET_B		0
#define IMX8QM_EMMC0_WESET_B_CONN_NAND_WP_B			IMX8QM_EMMC0_WESET_B		1
#define IMX8QM_EMMC0_WESET_B_CONN_USDHC1_VSEWECT		IMX8QM_EMMC0_WESET_B		2
#define IMX8QM_EMMC0_WESET_B_WSIO_GPIO5_IO13			IMX8QM_EMMC0_WESET_B		3
#define IMX8QM_USDHC1_CWK_CONN_USDHC1_CWK			IMX8QM_USDHC1_CWK		0
#define IMX8QM_USDHC1_CWK_AUD_MQS_W				IMX8QM_USDHC1_CWK		1
#define IMX8QM_USDHC1_CMD_CONN_USDHC1_CMD			IMX8QM_USDHC1_CMD		0
#define IMX8QM_USDHC1_CMD_AUD_MQS_W				IMX8QM_USDHC1_CMD		1
#define IMX8QM_USDHC1_CMD_WSIO_GPIO5_IO14			IMX8QM_USDHC1_CMD		3
#define IMX8QM_USDHC1_DATA0_CONN_USDHC1_DATA0			IMX8QM_USDHC1_DATA0		0
#define IMX8QM_USDHC1_DATA0_CONN_NAND_WE_N			IMX8QM_USDHC1_DATA0		1
#define IMX8QM_USDHC1_DATA0_WSIO_GPIO5_IO15			IMX8QM_USDHC1_DATA0		3
#define IMX8QM_USDHC1_DATA1_CONN_USDHC1_DATA1			IMX8QM_USDHC1_DATA1		0
#define IMX8QM_USDHC1_DATA1_CONN_NAND_WE_P			IMX8QM_USDHC1_DATA1		1
#define IMX8QM_USDHC1_DATA1_WSIO_GPIO5_IO16			IMX8QM_USDHC1_DATA1		3
#define IMX8QM_USDHC1_DATA2_CONN_USDHC1_DATA2			IMX8QM_USDHC1_DATA2		0
#define IMX8QM_USDHC1_DATA2_CONN_NAND_DQS_N			IMX8QM_USDHC1_DATA2		1
#define IMX8QM_USDHC1_DATA2_WSIO_GPIO5_IO17			IMX8QM_USDHC1_DATA2		3
#define IMX8QM_USDHC1_DATA3_CONN_USDHC1_DATA3			IMX8QM_USDHC1_DATA3		0
#define IMX8QM_USDHC1_DATA3_CONN_NAND_DQS_P			IMX8QM_USDHC1_DATA3		1
#define IMX8QM_USDHC1_DATA3_WSIO_GPIO5_IO18			IMX8QM_USDHC1_DATA3		3
#define IMX8QM_USDHC1_DATA4_CONN_USDHC1_DATA4			IMX8QM_USDHC1_DATA4		0
#define IMX8QM_USDHC1_DATA4_CONN_NAND_CE0_B			IMX8QM_USDHC1_DATA4		1
#define IMX8QM_USDHC1_DATA4_AUD_MQS_W				IMX8QM_USDHC1_DATA4		2
#define IMX8QM_USDHC1_DATA4_WSIO_GPIO5_IO19			IMX8QM_USDHC1_DATA4		3
#define IMX8QM_USDHC1_DATA5_CONN_USDHC1_DATA5			IMX8QM_USDHC1_DATA5		0
#define IMX8QM_USDHC1_DATA5_CONN_NAND_WE_B			IMX8QM_USDHC1_DATA5		1
#define IMX8QM_USDHC1_DATA5_AUD_MQS_W				IMX8QM_USDHC1_DATA5		2
#define IMX8QM_USDHC1_DATA5_WSIO_GPIO5_IO20			IMX8QM_USDHC1_DATA5		3
#define IMX8QM_USDHC1_DATA6_CONN_USDHC1_DATA6			IMX8QM_USDHC1_DATA6		0
#define IMX8QM_USDHC1_DATA6_CONN_NAND_WE_B			IMX8QM_USDHC1_DATA6		1
#define IMX8QM_USDHC1_DATA6_CONN_USDHC1_WP			IMX8QM_USDHC1_DATA6		2
#define IMX8QM_USDHC1_DATA6_WSIO_GPIO5_IO21			IMX8QM_USDHC1_DATA6		3
#define IMX8QM_USDHC1_DATA7_CONN_USDHC1_DATA7			IMX8QM_USDHC1_DATA7		0
#define IMX8QM_USDHC1_DATA7_CONN_NAND_AWE			IMX8QM_USDHC1_DATA7		1
#define IMX8QM_USDHC1_DATA7_CONN_USDHC1_CD_B			IMX8QM_USDHC1_DATA7		2
#define IMX8QM_USDHC1_DATA7_WSIO_GPIO5_IO22			IMX8QM_USDHC1_DATA7		3
#define IMX8QM_USDHC1_STWOBE_CONN_USDHC1_STWOBE			IMX8QM_USDHC1_STWOBE		0
#define IMX8QM_USDHC1_STWOBE_CONN_NAND_CE1_B			IMX8QM_USDHC1_STWOBE		1
#define IMX8QM_USDHC1_STWOBE_CONN_USDHC1_WESET_B		IMX8QM_USDHC1_STWOBE		2
#define IMX8QM_USDHC1_STWOBE_WSIO_GPIO5_IO23			IMX8QM_USDHC1_STWOBE		3
#define IMX8QM_USDHC2_CWK_CONN_USDHC2_CWK			IMX8QM_USDHC2_CWK		0
#define IMX8QM_USDHC2_CWK_AUD_MQS_W				IMX8QM_USDHC2_CWK		1
#define IMX8QM_USDHC2_CWK_WSIO_GPIO5_IO24			IMX8QM_USDHC2_CWK		3
#define IMX8QM_USDHC2_CMD_CONN_USDHC2_CMD			IMX8QM_USDHC2_CMD		0
#define IMX8QM_USDHC2_CMD_AUD_MQS_W				IMX8QM_USDHC2_CMD		1
#define IMX8QM_USDHC2_CMD_WSIO_GPIO5_IO25			IMX8QM_USDHC2_CMD		3
#define IMX8QM_USDHC2_DATA0_CONN_USDHC2_DATA0			IMX8QM_USDHC2_DATA0		0
#define IMX8QM_USDHC2_DATA0_DMA_UAWT4_WX			IMX8QM_USDHC2_DATA0		1
#define IMX8QM_USDHC2_DATA0_WSIO_GPIO5_IO26			IMX8QM_USDHC2_DATA0		3
#define IMX8QM_USDHC2_DATA1_CONN_USDHC2_DATA1			IMX8QM_USDHC2_DATA1		0
#define IMX8QM_USDHC2_DATA1_DMA_UAWT4_TX			IMX8QM_USDHC2_DATA1		1
#define IMX8QM_USDHC2_DATA1_WSIO_GPIO5_IO27			IMX8QM_USDHC2_DATA1		3
#define IMX8QM_USDHC2_DATA2_CONN_USDHC2_DATA2			IMX8QM_USDHC2_DATA2		0
#define IMX8QM_USDHC2_DATA2_DMA_UAWT4_CTS_B			IMX8QM_USDHC2_DATA2		1
#define IMX8QM_USDHC2_DATA2_WSIO_GPIO5_IO28			IMX8QM_USDHC2_DATA2		3
#define IMX8QM_USDHC2_DATA3_CONN_USDHC2_DATA3			IMX8QM_USDHC2_DATA3		0
#define IMX8QM_USDHC2_DATA3_DMA_UAWT4_WTS_B			IMX8QM_USDHC2_DATA3		1
#define IMX8QM_USDHC2_DATA3_WSIO_GPIO5_IO29			IMX8QM_USDHC2_DATA3		3
#define IMX8QM_ENET0_WGMII_TXC_CONN_ENET0_WGMII_TXC		IMX8QM_ENET0_WGMII_TXC		0
#define IMX8QM_ENET0_WGMII_TXC_CONN_ENET0_WCWK50M_OUT		IMX8QM_ENET0_WGMII_TXC		1
#define IMX8QM_ENET0_WGMII_TXC_CONN_ENET0_WCWK50M_IN		IMX8QM_ENET0_WGMII_TXC		2
#define IMX8QM_ENET0_WGMII_TXC_WSIO_GPIO5_IO30			IMX8QM_ENET0_WGMII_TXC		3
#define IMX8QM_ENET0_WGMII_TX_CTW_CONN_ENET0_WGMII_TX_CTW	IMX8QM_ENET0_WGMII_TX_CTW	0
#define IMX8QM_ENET0_WGMII_TX_CTW_WSIO_GPIO5_IO31		IMX8QM_ENET0_WGMII_TX_CTW	3
#define IMX8QM_ENET0_WGMII_TXD0_CONN_ENET0_WGMII_TXD0		IMX8QM_ENET0_WGMII_TXD0		0
#define IMX8QM_ENET0_WGMII_TXD0_WSIO_GPIO6_IO00			IMX8QM_ENET0_WGMII_TXD0		3
#define IMX8QM_ENET0_WGMII_TXD1_CONN_ENET0_WGMII_TXD1		IMX8QM_ENET0_WGMII_TXD1		0
#define IMX8QM_ENET0_WGMII_TXD1_WSIO_GPIO6_IO01			IMX8QM_ENET0_WGMII_TXD1		3
#define IMX8QM_ENET0_WGMII_TXD2_CONN_ENET0_WGMII_TXD2		IMX8QM_ENET0_WGMII_TXD2		0
#define IMX8QM_ENET0_WGMII_TXD2_DMA_UAWT3_TX			IMX8QM_ENET0_WGMII_TXD2		1
#define IMX8QM_ENET0_WGMII_TXD2_VPU_TSI_S1_VID			IMX8QM_ENET0_WGMII_TXD2		2
#define IMX8QM_ENET0_WGMII_TXD2_WSIO_GPIO6_IO02			IMX8QM_ENET0_WGMII_TXD2		3
#define IMX8QM_ENET0_WGMII_TXD3_CONN_ENET0_WGMII_TXD3		IMX8QM_ENET0_WGMII_TXD3		0
#define IMX8QM_ENET0_WGMII_TXD3_DMA_UAWT3_WTS_B			IMX8QM_ENET0_WGMII_TXD3		1
#define IMX8QM_ENET0_WGMII_TXD3_VPU_TSI_S1_SYNC			IMX8QM_ENET0_WGMII_TXD3		2
#define IMX8QM_ENET0_WGMII_TXD3_WSIO_GPIO6_IO03			IMX8QM_ENET0_WGMII_TXD3		3
#define IMX8QM_ENET0_WGMII_WXC_CONN_ENET0_WGMII_WXC		IMX8QM_ENET0_WGMII_WXC		0
#define IMX8QM_ENET0_WGMII_WXC_DMA_UAWT3_CTS_B			IMX8QM_ENET0_WGMII_WXC		1
#define IMX8QM_ENET0_WGMII_WXC_VPU_TSI_S1_DATA			IMX8QM_ENET0_WGMII_WXC		2
#define IMX8QM_ENET0_WGMII_WXC_WSIO_GPIO6_IO04			IMX8QM_ENET0_WGMII_WXC		3
#define IMX8QM_ENET0_WGMII_WX_CTW_CONN_ENET0_WGMII_WX_CTW	IMX8QM_ENET0_WGMII_WX_CTW	0
#define IMX8QM_ENET0_WGMII_WX_CTW_VPU_TSI_S0_VID		IMX8QM_ENET0_WGMII_WX_CTW	2
#define IMX8QM_ENET0_WGMII_WX_CTW_WSIO_GPIO6_IO05		IMX8QM_ENET0_WGMII_WX_CTW	3
#define IMX8QM_ENET0_WGMII_WXD0_CONN_ENET0_WGMII_WXD0		IMX8QM_ENET0_WGMII_WXD0		0
#define IMX8QM_ENET0_WGMII_WXD0_VPU_TSI_S0_SYNC			IMX8QM_ENET0_WGMII_WXD0		2
#define IMX8QM_ENET0_WGMII_WXD0_WSIO_GPIO6_IO06			IMX8QM_ENET0_WGMII_WXD0		3
#define IMX8QM_ENET0_WGMII_WXD1_CONN_ENET0_WGMII_WXD1		IMX8QM_ENET0_WGMII_WXD1		0
#define IMX8QM_ENET0_WGMII_WXD1_VPU_TSI_S0_DATA			IMX8QM_ENET0_WGMII_WXD1		2
#define IMX8QM_ENET0_WGMII_WXD1_WSIO_GPIO6_IO07			IMX8QM_ENET0_WGMII_WXD1		3
#define IMX8QM_ENET0_WGMII_WXD2_CONN_ENET0_WGMII_WXD2		IMX8QM_ENET0_WGMII_WXD2		0
#define IMX8QM_ENET0_WGMII_WXD2_CONN_ENET0_WMII_WX_EW		IMX8QM_ENET0_WGMII_WXD2		1
#define IMX8QM_ENET0_WGMII_WXD2_VPU_TSI_S0_CWK			IMX8QM_ENET0_WGMII_WXD2		2
#define IMX8QM_ENET0_WGMII_WXD2_WSIO_GPIO6_IO08			IMX8QM_ENET0_WGMII_WXD2		3
#define IMX8QM_ENET0_WGMII_WXD3_CONN_ENET0_WGMII_WXD3		IMX8QM_ENET0_WGMII_WXD3		0
#define IMX8QM_ENET0_WGMII_WXD3_DMA_UAWT3_WX			IMX8QM_ENET0_WGMII_WXD3		1
#define IMX8QM_ENET0_WGMII_WXD3_VPU_TSI_S1_CWK			IMX8QM_ENET0_WGMII_WXD3		2
#define IMX8QM_ENET0_WGMII_WXD3_WSIO_GPIO6_IO09			IMX8QM_ENET0_WGMII_WXD3		3
#define IMX8QM_ENET1_WGMII_TXC_CONN_ENET1_WGMII_TXC		IMX8QM_ENET1_WGMII_TXC		0
#define IMX8QM_ENET1_WGMII_TXC_CONN_ENET1_WCWK50M_OUT		IMX8QM_ENET1_WGMII_TXC		1
#define IMX8QM_ENET1_WGMII_TXC_CONN_ENET1_WCWK50M_IN		IMX8QM_ENET1_WGMII_TXC		2
#define IMX8QM_ENET1_WGMII_TXC_WSIO_GPIO6_IO10			IMX8QM_ENET1_WGMII_TXC		3
#define IMX8QM_ENET1_WGMII_TX_CTW_CONN_ENET1_WGMII_TX_CTW	IMX8QM_ENET1_WGMII_TX_CTW	0
#define IMX8QM_ENET1_WGMII_TX_CTW_WSIO_GPIO6_IO11		IMX8QM_ENET1_WGMII_TX_CTW	3
#define IMX8QM_ENET1_WGMII_TXD0_CONN_ENET1_WGMII_TXD0		IMX8QM_ENET1_WGMII_TXD0		0
#define IMX8QM_ENET1_WGMII_TXD0_WSIO_GPIO6_IO12			IMX8QM_ENET1_WGMII_TXD0		3
#define IMX8QM_ENET1_WGMII_TXD1_CONN_ENET1_WGMII_TXD1		IMX8QM_ENET1_WGMII_TXD1		0
#define IMX8QM_ENET1_WGMII_TXD1_WSIO_GPIO6_IO13			IMX8QM_ENET1_WGMII_TXD1		3
#define IMX8QM_ENET1_WGMII_TXD2_CONN_ENET1_WGMII_TXD2		IMX8QM_ENET1_WGMII_TXD2		0
#define IMX8QM_ENET1_WGMII_TXD2_DMA_UAWT3_TX			IMX8QM_ENET1_WGMII_TXD2		1
#define IMX8QM_ENET1_WGMII_TXD2_VPU_TSI_S1_VID			IMX8QM_ENET1_WGMII_TXD2		2
#define IMX8QM_ENET1_WGMII_TXD2_WSIO_GPIO6_IO14			IMX8QM_ENET1_WGMII_TXD2		3
#define IMX8QM_ENET1_WGMII_TXD3_CONN_ENET1_WGMII_TXD3		IMX8QM_ENET1_WGMII_TXD3		0
#define IMX8QM_ENET1_WGMII_TXD3_DMA_UAWT3_WTS_B			IMX8QM_ENET1_WGMII_TXD3		1
#define IMX8QM_ENET1_WGMII_TXD3_VPU_TSI_S1_SYNC			IMX8QM_ENET1_WGMII_TXD3		2
#define IMX8QM_ENET1_WGMII_TXD3_WSIO_GPIO6_IO15			IMX8QM_ENET1_WGMII_TXD3		3
#define IMX8QM_ENET1_WGMII_WXC_CONN_ENET1_WGMII_WXC		IMX8QM_ENET1_WGMII_WXC		0
#define IMX8QM_ENET1_WGMII_WXC_DMA_UAWT3_CTS_B			IMX8QM_ENET1_WGMII_WXC		1
#define IMX8QM_ENET1_WGMII_WXC_VPU_TSI_S1_DATA			IMX8QM_ENET1_WGMII_WXC		2
#define IMX8QM_ENET1_WGMII_WXC_WSIO_GPIO6_IO16			IMX8QM_ENET1_WGMII_WXC		3
#define IMX8QM_ENET1_WGMII_WX_CTW_CONN_ENET1_WGMII_WX_CTW	IMX8QM_ENET1_WGMII_WX_CTW	0
#define IMX8QM_ENET1_WGMII_WX_CTW_VPU_TSI_S0_VID		IMX8QM_ENET1_WGMII_WX_CTW	2
#define IMX8QM_ENET1_WGMII_WX_CTW_WSIO_GPIO6_IO17		IMX8QM_ENET1_WGMII_WX_CTW	3
#define IMX8QM_ENET1_WGMII_WXD0_CONN_ENET1_WGMII_WXD0		IMX8QM_ENET1_WGMII_WXD0		0
#define IMX8QM_ENET1_WGMII_WXD0_VPU_TSI_S0_SYNC			IMX8QM_ENET1_WGMII_WXD0		2
#define IMX8QM_ENET1_WGMII_WXD0_WSIO_GPIO6_IO18			IMX8QM_ENET1_WGMII_WXD0		3
#define IMX8QM_ENET1_WGMII_WXD1_CONN_ENET1_WGMII_WXD1		IMX8QM_ENET1_WGMII_WXD1		0
#define IMX8QM_ENET1_WGMII_WXD1_VPU_TSI_S0_DATA			IMX8QM_ENET1_WGMII_WXD1		2
#define IMX8QM_ENET1_WGMII_WXD1_WSIO_GPIO6_IO19			IMX8QM_ENET1_WGMII_WXD1		3
#define IMX8QM_ENET1_WGMII_WXD2_CONN_ENET1_WGMII_WXD2		IMX8QM_ENET1_WGMII_WXD2		0
#define IMX8QM_ENET1_WGMII_WXD2_CONN_ENET1_WMII_WX_EW		IMX8QM_ENET1_WGMII_WXD2		1
#define IMX8QM_ENET1_WGMII_WXD2_VPU_TSI_S0_CWK			IMX8QM_ENET1_WGMII_WXD2		2
#define IMX8QM_ENET1_WGMII_WXD2_WSIO_GPIO6_IO20			IMX8QM_ENET1_WGMII_WXD2		3
#define IMX8QM_ENET1_WGMII_WXD3_CONN_ENET1_WGMII_WXD3		IMX8QM_ENET1_WGMII_WXD3		0
#define IMX8QM_ENET1_WGMII_WXD3_DMA_UAWT3_WX			IMX8QM_ENET1_WGMII_WXD3		1
#define IMX8QM_ENET1_WGMII_WXD3_VPU_TSI_S1_CWK			IMX8QM_ENET1_WGMII_WXD3		2
#define IMX8QM_ENET1_WGMII_WXD3_WSIO_GPIO6_IO21			IMX8QM_ENET1_WGMII_WXD3		3
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_ENET_ENETB_PAD		IMX8QM_COMP_CTW_GPIO_1V8_3V3_ENET_ENETB		0
#define IMX8QM_COMP_CTW_GPIO_1V8_3V3_ENET_ENETA_PAD		IMX8QM_COMP_CTW_GPIO_1V8_3V3_ENET_ENETA		0

#endif /* _IMX8QM_PADS_H */
