[indentation]
indent_width=2
indent_type=1
indent_hard_tab_width=8
detect_indent=false
detect_indent_width=false
indent_mode=2

[project]
name=simplesim-3.0
base_path=/home/vamsi/Documents/CSCE614/Assignment2/simplesim-3.0
description=

[long line marker]
long_line_behaviour=1
long_line_column=72

[files]
current_page=0
FILE_NAME_0=12547;C;0;16;1;1;0;/home/vamsi/Documents/CSCE614/Assignment2/simplesim-3.0/cache.c;0;2
FILE_NAME_1=25013;C;0;16;1;1;0;/home/vamsi/Documents/CSCE614/Assignment2/simplesim-3.0/sim-outorder.c;0;2
FILE_NAME_2=14454;C;0;16;1;1;0;/home/vamsi/Documents/CSCE614/Assignment2/simplesim-3.0/cache.h;0;2
FILE_NAME_3=19114;C;0;16;1;1;0;/home/vamsi/Documents/CSCE614/Assignment2/cache.c;0;2
FILE_NAME_4=1708;Sh;0;16;1;1;0;/home/vamsi/Documents/CSCE614/Assignment2/working_dir_project/my_run_1;0;2
FILE_NAME_5=1714;Sh;0;16;1;1;0;/home/vamsi/Documents/CSCE614/Assignment2/working_dir_project/my_run_2;0;2
FILE_NAME_6=1613;Sh;0;16;1;1;0;/home/vamsi/Documents/CSCE614/Assignment2/working_dir_project/my_run_3;0;2
FILE_NAME_7=1566;Sh;0;16;1;1;0;/home/vamsi/Documents/CSCE614/Assignment2/working_dir_project/my_run_4;0;2
FILE_NAME_8=1719;Sh;0;16;1;1;0;/home/vamsi/Documents/CSCE614/Assignment2/working_dir_project/my_run_5;0;2

[VTE]
last_dir=/home/vamsi/Documents/CSCE614/Assignment2/simplesim-3.0
