0.6
2018.3
Dec  7 2018
00:33:28
D:/Project/verilog_pro/Project Module/rgb2gray/512x512_pic/addr.v,1571018907,verilog,,D:/Project/verilog_pro/Project Module/rgb2gray/512x512_pic/rgb2gray.v,,addr,,,,,,,,
D:/Project/verilog_pro/Project Module/rgb2gray/512x512_pic/rgb2gray.v,1571018925,verilog,,D:/Project/verilog_pro/Project Module/rgb2gray/512x512_pic/top.v,,rgb2gray,,,,,,,,
D:/Project/verilog_pro/Project Module/rgb2gray/512x512_pic/tb.v,1571017590,verilog,,,,tb,,,,,,,,
D:/Project/verilog_pro/Project Module/rgb2gray/512x512_pic/top.v,1571017519,verilog,,D:/Project/verilog_pro/Project Module/rgb2gray/512x512_pic/tb.v,,top,,,,,,,,
D:/Project/vivado_pro/project_picture_512x512_rgb2gray/project_picture_512x512_rgb2gray.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Project/vivado_pro/project_picture_512x512_rgb2gray/project_picture_512x512_rgb2gray.srcs/sources_1/ip/picture_512x512_b/sim/picture_512x512_b.v,1571016817,verilog,,D:/Project/vivado_pro/project_picture_512x512_rgb2gray/project_picture_512x512_rgb2gray.srcs/sources_1/ip/picture_512x512_g/sim/picture_512x512_g.v,,picture_512x512_b,,,,,,,,
D:/Project/vivado_pro/project_picture_512x512_rgb2gray/project_picture_512x512_rgb2gray.srcs/sources_1/ip/picture_512x512_g/sim/picture_512x512_g.v,1571016680,verilog,,D:/Project/vivado_pro/project_picture_512x512_rgb2gray/project_picture_512x512_rgb2gray.srcs/sources_1/ip/picture_512x512_r/sim/picture_512x512_r.v,,picture_512x512_g,,,,,,,,
D:/Project/vivado_pro/project_picture_512x512_rgb2gray/project_picture_512x512_rgb2gray.srcs/sources_1/ip/picture_512x512_r/sim/picture_512x512_r.v,1571016560,verilog,,D:/Project/verilog_pro/Project Module/rgb2gray/512x512_pic/addr.v,,picture_512x512_r,,,,,,,,
