Return-Path: <linux-usb+bounces-38140-lists+linux-usb=lfdr.de@vger.kernel.org>
Delivered-To: lists+linux-usb@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id mDJODwWjGGrJlggAu9opvQ
	(envelope-from <linux-usb+bounces-38140-lists+linux-usb=lfdr.de@vger.kernel.org>)
	for <lists+linux-usb@lfdr.de>; Thu, 28 May 2026 22:18:13 +0200
X-Original-To: lists+linux-usb@lfdr.de
Received: from sto.lore.kernel.org (sto.lore.kernel.org [IPv6:2600:3c09:e001:a7::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id D3EDD5F856C
	for <lists+linux-usb@lfdr.de>; Thu, 28 May 2026 22:18:12 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sto.lore.kernel.org (Postfix) with ESMTP id 800023007B89
	for <lists+linux-usb@lfdr.de>; Thu, 28 May 2026 20:18:06 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 93FC33101B0;
	Thu, 28 May 2026 20:18:03 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=collabora.com header.i=nicolas.frattaroli@collabora.com header.b="P9x7M7m+"
X-Original-To: linux-usb@vger.kernel.org
Received: from sender4-pp-f112.zoho.com (sender4-pp-f112.zoho.com [136.143.188.112])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 381362C11F9;
	Thu, 28 May 2026 20:18:01 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=136.143.188.112
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1779999483; cv=pass; b=U4nFE74uUb2rfEpBlJxWdtpg/ng5Ccoh7g4cmVnm1QaZQmWrQ4jPziiSp/DKN7gdvxeClqeAJ4T4KdrML/Gt1ikwppEUzeVKY64Gw/3XnY/g3LaVdY4LHkftn2U3OlZqCTJsUkClux9VaIMKjBfEwwBAWxQoCeB6RQp1T8MKRYg=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1779999483; c=relaxed/simple;
	bh=Z6Rt0Kjmqp10BkKcE/TFM0pVKSnjAQR0OH7cfUP1a2E=;
	h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version:Content-Type; b=lCiqnq+cm55aQ++917R/BUh09we9V1hR3B/4H1jFVbHKsXfIukpPSOknEr31DXWHI9hlW6bvIZQ2bOUFVAqC6dz2w8Bio36q2cXU+5yADoMcb4LM4bCJpRGp65xMf4r58e6pTD8izObjkvpZGPAhDQNY8oyfVFq7oQVjrc/fun4=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=collabora.com; spf=pass smtp.mailfrom=collabora.com; dkim=pass (1024-bit key) header.d=collabora.com header.i=nicolas.frattaroli@collabora.com header.b=P9x7M7m+; arc=pass smtp.client-ip=136.143.188.112
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=collabora.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=collabora.com
ARC-Seal: i=1; a=rsa-sha256; t=1779999428; cv=none; 
	d=zohomail.com; s=zohoarc; 
	b=hO7EMcWALGGpNl2r4ScnlHfRAMrdn4uMtSNFVQReoYnu3jmDA6b3y2HUxrYYqTcllzlopY4rS8IaVfdeyvzgILuz/crAcPm6K2F6KP+6706SVnYlDVVSpX04PpK4cdrRrtdrZimFFwfutcyKVCCiEd8w3gNM6WX86BQyYxJL02w=
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; 
	t=1779999428; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:MIME-Version:Message-ID:References:Subject:Subject:To:To:Message-Id:Reply-To; 
	bh=g2I/0B90iuMZt2lMl1WShEK0wHDf0J0tBU2FGvcmifY=; 
	b=BGry+lluu2inwPMISU7VSm3+rj7j2ITSPGRW7Sw37rax6iXLSOoRi5DziimWeltU+gTwWNaA/RR/8Om1rGQNfx/UQ19jyZhN8R42706AYF7QT6XgexBC5doicT2PpTMSWjQ4rPJar/QX/OW6uAecOLoiFMtBkoNucaytfTZVXaY=
ARC-Authentication-Results: i=1; mx.zohomail.com;
	dkim=pass  header.i=collabora.com;
	spf=pass  smtp.mailfrom=nicolas.frattaroli@collabora.com;
	dmarc=pass header.from=<nicolas.frattaroli@collabora.com>
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; t=1779999428;
	s=zohomail; d=collabora.com; i=nicolas.frattaroli@collabora.com;
	h=From:From:To:To:Cc:Cc:Subject:Subject:Date:Date:Message-ID:In-Reply-To:References:MIME-Version:Content-Transfer-Encoding:Content-Type:Message-Id:Reply-To;
	bh=g2I/0B90iuMZt2lMl1WShEK0wHDf0J0tBU2FGvcmifY=;
	b=P9x7M7m+7snIRykKLCX3FsTmdo/AjaiZyBpG6aek5szlLshDxiIYjUgw8AnnuBqn
	bQXG0XGQlu64phJTMcezy4uLLZ6reh6g6fDKeWLkwxMtwYvjaXWADlVCZd+i/XpN/Ff
	0B0d+UZ/S2orfi8cVDCQJQWr0Kd0fs24DfUIu37g=
Received: by mx.zohomail.com with SMTPS id 1779999425938448.1741445689263;
	Thu, 28 May 2026 13:17:05 -0700 (PDT)
From: Nicolas Frattaroli <nicolas.frattaroli@collabora.com>
To: Heikki Krogerus <heikki.krogerus@linux.intel.com>,
 Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
 Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>,
 Peter Chen <hzpeterchen@gmail.com>,
 Luca Ceresoli <luca.ceresoli@bootlin.com>, Rob Herring <robh@kernel.org>,
 Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley <conor+dt@kernel.org>,
 Vinod Koul <vkoul@kernel.org>, Kishon Vijay Abraham I <kishon@kernel.org>,
 Heiko Stuebner <heiko@sntech.de>, Sandy Huang <hjc@rock-chips.com>,
 Andy Yan <andy.yan@rock-chips.com>,
 Yubing Zhang <yubing.zhang@rock-chips.com>,
 Frank Wang <frank.wang@rock-chips.com>,
 Andrzej Hajda <andrzej.hajda@intel.com>,
 Neil Armstrong <neil.armstrong@linaro.org>, Robert Foss <rfoss@kernel.org>,
 Laurent Pinchart <Laurent.pinchart@ideasonboard.com>,
 Jonas Karlman <jonas@kwiboo.se>, Jernej Skrabec <jernej.skrabec@gmail.com>,
 Maarten Lankhorst <maarten.lankhorst@linux.intel.com>,
 Maxime Ripard <mripard@kernel.org>, Thomas Zimmermann <tzimmermann@suse.de>,
 David Airlie <airlied@gmail.com>, Simona Vetter <simona@ffwll.ch>,
 Amit Sunil Dhamne <amitsd@google.com>, Dragan Simic <dsimic@manjaro.org>,
 Johan Jonker <jbx6244@gmail.com>, Diederik de Haas <didi.debian@cknow.org>,
 Peter Robinson <pbrobinson@gmail.com>, Hugh Cole-Baker <sigmaris@gmail.com>,
 dri-devel@lists.freedesktop.org, Chaoyi Chen <kernel@airkyi.com>
Cc: linux-usb@vger.kernel.org, devicetree@vger.kernel.org,
 linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org,
 linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org,
 dri-devel@lists.freedesktop.org, Chaoyi Chen <chaoyi.chen@rock-chips.com>
Subject:
 Re: [PATCH v15 4/9] phy: rockchip: phy-rockchip-typec: Add
 typec_mux/typec_switch support
Date: Thu, 28 May 2026 22:16:51 +0200
Message-ID: <Ueak618ET1-5Ceu6vq06lg@collabora.com>
In-Reply-To: <20260304094152.92-5-kernel@airkyi.com>
References:
 <20260304094152.92-1-kernel@airkyi.com>
 <20260304094152.92-5-kernel@airkyi.com>
Precedence: bulk
X-Mailing-List: linux-usb@vger.kernel.org
List-Id: <linux-usb.vger.kernel.org>
List-Subscribe: <mailto:linux-usb+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-usb+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 7Bit
Content-Type: text/plain; charset="utf-8"
X-Spamd-Result: default: False [-0.16 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=2];
	CTE_CASE(0.50)[];
	DMARC_POLICY_ALLOW(-0.50)[collabora.com,none];
	R_DKIM_ALLOW(-0.20)[collabora.com:s=zohomail];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c09:e001:a7::/64:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	TAGGED_FROM(0.00)[bounces-38140-lists,linux-usb=lfdr.de];
	RCVD_COUNT_THREE(0.00)[4];
	FORGED_SENDER_MAILLIST(0.00)[];
	FREEMAIL_TO(0.00)[linux.intel.com,linuxfoundation.org,oss.qualcomm.com,gmail.com,bootlin.com,kernel.org,sntech.de,rock-chips.com,intel.com,linaro.org,ideasonboard.com,kwiboo.se,suse.de,ffwll.ch,google.com,manjaro.org,cknow.org,lists.freedesktop.org,airkyi.com];
	RCPT_COUNT_TWELVE(0.00)[42];
	MIME_TRACE(0.00)[0:+];
	FROM_HAS_DN(0.00)[];
	MISSING_XM_UA(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	NEURAL_HAM(-0.00)[-1.000];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[nicolas.frattaroli@collabora.com,linux-usb@vger.kernel.org];
	DKIM_TRACE(0.00)[collabora.com:+];
	MID_RHS_MATCH_FROM(0.00)[];
	ASN(0.00)[asn:63949, ipnet:2600:3c09::/32, country:SG];
	TAGGED_RCPT(0.00)[linux-usb,dt];
	TO_DN_SOME(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[sto.lore.kernel.org:rdns,sto.lore.kernel.org:helo,collabora.com:mid,collabora.com:dkim,rock-chips.com:email]
X-Rspamd-Queue-Id: D3EDD5F856C
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

On Wednesday, 4 March 2026 10:41:47 Central European Summer Time Chaoyi Chen wrote:
> From: Chaoyi Chen <chaoyi.chen@rock-chips.com>
> 
> This patch add support for Type-C Port Controller Manager. Each PHY
> will register typec_mux and typec_switch when external Type-C
> controller is present. Type-C events are handled by TCPM without
> extcon.
> 
> The extcon device should still be supported.
> 
> Signed-off-by: Chaoyi Chen <chaoyi.chen@rock-chips.com>
> ---
> 
> (no changes since v7)
> 
> Changes in v6:
> - Fix depend in Kconfig.
> - Check DP svid in tcphy_typec_mux_set().
> - Remove mode setting in tcphy_orien_sw_set().
> 
> (no changes since v5)
> 
> Changes in v4:
> - Remove notify DP HPD state by USB/DP PHY.
> 
> (no changes since v3)
> 
> Changes in v2:
> - Fix compile error when CONFIG_TYPEC is not enabled.
> - Notify DP HPD state by USB/DP PHY.
> ---
> 
>  drivers/phy/rockchip/Kconfig              |   1 +
>  drivers/phy/rockchip/phy-rockchip-typec.c | 368 +++++++++++++++++++++-
>  2 files changed, 353 insertions(+), 16 deletions(-)
> 
> diff --git a/drivers/phy/rockchip/Kconfig b/drivers/phy/rockchip/Kconfig
> index 14698571b607..db4adc7c53da 100644
> --- a/drivers/phy/rockchip/Kconfig
> +++ b/drivers/phy/rockchip/Kconfig
> @@ -119,6 +119,7 @@ config PHY_ROCKCHIP_SNPS_PCIE3
>  config PHY_ROCKCHIP_TYPEC
>  	tristate "Rockchip TYPEC PHY Driver"
>  	depends on OF && (ARCH_ROCKCHIP || COMPILE_TEST)
> +	depends on TYPEC || TYPEC=n
>  	select EXTCON
>  	select GENERIC_PHY
>  	select RESET_CONTROLLER
> diff --git a/drivers/phy/rockchip/phy-rockchip-typec.c b/drivers/phy/rockchip/phy-rockchip-typec.c
> index d9701b6106d5..1f5b4142cbe4 100644
> --- a/drivers/phy/rockchip/phy-rockchip-typec.c
> +++ b/drivers/phy/rockchip/phy-rockchip-typec.c
> @@ -54,6 +54,8 @@
>  
>  #include <linux/mfd/syscon.h>
>  #include <linux/phy/phy.h>
> +#include <linux/usb/typec_dp.h>
> +#include <linux/usb/typec_mux.h>
>  
>  #define CMN_SSM_BANDGAP			(0x21 << 2)
>  #define CMN_SSM_BIAS			(0x22 << 2)
> @@ -286,12 +288,23 @@
>  #define RX_DIAG_SC2C_DELAY		(0x81e1 << 2)
>  
>  #define PMA_LANE_CFG			(0xc000 << 2)
> +#define PMA_LANE3_DP_LANE_SEL(x)	(((x) & 0x3) << 14)
> +#define PMA_LANE3_INTERFACE_SEL(x)	(((x) & 0x1) << 12)
> +#define PMA_LANE2_DP_LANE_SEL(x)	(((x) & 0x3) << 10)
> +#define PMA_LANE2_INTERFACE_SEL(x)	(((x) & 0x1) << 8)
> +#define PMA_LANE1_DP_LANE_SEL(x)	(((x) & 0x3) << 6)
> +#define PMA_LANE1_INTERFACE_SEL(x)	(((x) & 0x1) << 4)
> +#define PMA_LANE0_DP_LANE_SEL(x)	(((x) & 0x3) << 2)
> +#define PMA_LANE0_INTERFACE_SEL(x)	(((x) & 0x1) << 0)
>  #define PIPE_CMN_CTRL1			(0xc001 << 2)
>  #define PIPE_CMN_CTRL2			(0xc002 << 2)
>  #define PIPE_COM_LOCK_CFG1		(0xc003 << 2)
>  #define PIPE_COM_LOCK_CFG2		(0xc004 << 2)
>  #define PIPE_RCV_DET_INH		(0xc005 << 2)
>  #define DP_MODE_CTL			(0xc008 << 2)
> +#define PHY_DP_POWER_STATE_ACK_MASK	GENMASK(7, 4)
> +#define PHY_DP_POWER_STATE_ACK_SHIFT	4
> +#define PHY_DP_POWER_STATE_MASK		GENMASK(3, 0)
>  #define DP_CLK_CTL			(0xc009 << 2)
>  #define STS				(0xc00F << 2)
>  #define PHY_ISO_CMN_CTRL		(0xc010 << 2)
> @@ -327,8 +340,15 @@
>  
>  #define DP_MODE_A0			BIT(4)
>  #define DP_MODE_A2			BIT(6)
> -#define DP_MODE_ENTER_A0		0xc101
> -#define DP_MODE_ENTER_A2		0xc104
> +
> +#define DP_MODE_MASK			0xf
> +#define DP_MODE_ENTER_A0		BIT(0)
> +#define DP_MODE_ENTER_A2		BIT(2)
> +#define DP_MODE_ENTER_A3		BIT(3)
> +#define DP_MODE_A0_ACK			BIT(4)
> +#define DP_MODE_A2_ACK			BIT(6)
> +#define DP_MODE_A3_ACK			BIT(7)
> +#define DP_LINK_RESET_DEASSERTED	BIT(8)
>  
>  #define PHY_MODE_SET_TIMEOUT		100000
>  
> @@ -340,6 +360,31 @@
>  #define MODE_DFP_USB			BIT(1)
>  #define MODE_DFP_DP			BIT(2)
>  
> +enum phy_dp_lane_num {
> +	PHY_DP_LANE_0 = 0,
> +	PHY_DP_LANE_1,
> +	PHY_DP_LANE_2,
> +	PHY_DP_LANE_3,
> +};
> +
> +enum phy_pma_if {
> +	PMA_IF_PIPE_PCS = 0,
> +	PMA_IF_PHY_DP,
> +};
> +
> +enum phy_typec_role {
> +	TYPEC_PHY_USB = 0,
> +	TYPEC_PHY_DP,
> +	TYPEC_PHY_MAX,
> +};
> +
> +enum phy_dp_power_state {
> +	PHY_DP_POWER_STATE_A0 = 0,
> +	PHY_DP_POWER_STATE_A1,
> +	PHY_DP_POWER_STATE_A2,
> +	PHY_DP_POWER_STATE_A3,
> +};
> +
>  struct usb3phy_reg {
>  	u32 offset;
>  	u32 enable_bit;
> @@ -372,18 +417,22 @@ struct rockchip_typec_phy {
>  	struct device *dev;
>  	void __iomem *base;
>  	struct extcon_dev *extcon;
> +	struct typec_mux_dev *mux;
> +	struct typec_switch_dev *sw;
>  	struct regmap *grf_regs;
>  	struct clk *clk_core;
>  	struct clk *clk_ref;
>  	struct reset_control *uphy_rst;
>  	struct reset_control *pipe_rst;
>  	struct reset_control *tcphy_rst;
> +	struct phy *phys[TYPEC_PHY_MAX];
>  	const struct rockchip_usb3phy_port_cfg *port_cfgs;
>  	/* mutex to protect access to individual PHYs */
>  	struct mutex lock;
>  
>  	bool flip;
>  	u8 mode;
> +	u8 new_mode;
>  };
>  
>  struct phy_reg {
> @@ -454,6 +503,99 @@ static const struct rockchip_usb3phy_port_cfg rk3399_usb3phy_port_cfgs[] = {
>  	{ /* sentinel */ }
>  };
>  
> +static int tcphy_cfg_usb3_to_usb2_only(struct rockchip_typec_phy *tcphy,
> +				       bool value);
> +

If possible, please avoid forward declarations of this static
function and just move the implementation here if it needs to
be declared earlier.

> +static int tcphy_dp_set_power_state(struct rockchip_typec_phy *tcphy,
> +				    enum phy_dp_power_state state)
> +{
> +	u32 ack, reg, sts = BIT(state);
> +	int ret;
> +
> +	/*
> +	 * Power state changes must not be requested until after the cmn_ready
> +	 * signal has gone active.
> +	 */
> +	reg = readl(tcphy->base + PMA_CMN_CTRL1);
> +	if (!(reg & CMN_READY)) {
> +		dev_err(tcphy->dev, "cmn_ready in the inactive state\n");
> +		return -EINVAL;
> +	}

You can use readl in the if condition directly here, since reg
isn't used otherwise, but I'm also fine with it as-is if you think
it helps readability.

> +
> +	reg = readl(tcphy->base + DP_MODE_CTL);
> +	reg &= ~PHY_DP_POWER_STATE_MASK;
> +	reg |= sts;
> +	writel(reg, tcphy->base + DP_MODE_CTL);
> +
> +	ret = readl_poll_timeout(tcphy->base + DP_MODE_CTL,
> +				 ack, (((ack & PHY_DP_POWER_STATE_ACK_MASK) >>
> +				 PHY_DP_POWER_STATE_ACK_SHIFT) == sts), 10,
> +				 PHY_MODE_SET_TIMEOUT);

Here please use FIELD_GET() from <linux/bitfield.h> like this:

	ret = readl_poll_timeout(tcphy->base + DP_MODE_CTL, ack,
				 FIELD_GET(PHY_DP_POWER_STATE_ACK_MASK, ack) == sts,
				 10, PHY_MODE_SET_TIMEOUT);

PHY_DP_POWER_STATE_ACK_SHIFT is then no longer needed.

> +	if (ret < 0) {

Nitpick: `if (ret) {` suffices here, readl_poll_timeout returns 0 on
success and negative errno on failure.

> +		dev_err(tcphy->dev, "failed to enter power state %d\n", state);
> +		return ret;
> +	}
> +
> +	return 0;
> +}
> +
> +/*
> + * For the TypeC PHY, the 4 lanes are mapping to the USB TypeC receptacle pins
> + * as follows:
> + *   -------------------------------------------------------------------
> + *	PHY Lanes/Module Pins			TypeC Receptacle Pins
> + *   -------------------------------------------------------------------
> + *	Lane0 (tx_p/m_ln_0)			TX1+/TX1- (pins A2/A3)
> + *	Lane1 (tx_rx_p/m_ln_1)			RX1+/RX1- (pins B11/B10)
> + *	Lane2 (tx_rx_p/m_ln_2)			RX2+/RX2- (pins A11/A10)
> + *	Lane3 (tx_p/m_ln_3)			TX2+/TX2- (pins B2/B3)
> + *   -------------------------------------------------------------------
> + *
> + * USB and DP lanes mapping to TypeC PHY lanes for each of pin assignment
> + * options (normal connector orientation) described in the VESA DisplayPort
> + * Alt Mode on USB TypeC Standard as follows:
> + *
> + * ----------------------------------------------------------------------
> + *	PHY Lanes	A	B	C	D	E	F
> + * ----------------------------------------------------------------------
> + *	  0	       ML1     SSTX    ML2     SSTX    ML2     SSTX
> + *	  1	       ML3     SSRX    ML3     SSRX    ML3     SSRX
> + *	  2	       ML2     ML1     ML0     ML0     ML0     ML0
> + *	  3	       ML0     ML0     ML1     ML1     ML1     ML1
> + * ----------------------------------------------------------------------
> + */
> +static void tcphy_set_lane_mapping(struct rockchip_typec_phy *tcphy, u8 mode)
> +{
> +	/*
> +	 * The PMA_LANE_CFG register is used to select whether a PMA lane
> +	 * is mapped for USB or PHY DP. The PMA_LANE_CFG register is
> +	 * configured based on a normal connector orientation. Logic in the
> +	 * PHY automatically handles the flipped connector case based on the
> +	 * setting of orientation of TypeC PHY.
> +	 */
> +	if (mode == MODE_DFP_DP) {
> +		/* This maps to VESA DP Alt Mode pin assignments C and E. */
> +		writel(PMA_LANE3_DP_LANE_SEL(PHY_DP_LANE_1) |
> +		       PMA_LANE3_INTERFACE_SEL(PMA_IF_PHY_DP) |
> +		       PMA_LANE2_DP_LANE_SEL(PHY_DP_LANE_0) |
> +		       PMA_LANE2_INTERFACE_SEL(PMA_IF_PHY_DP) |
> +		       PMA_LANE1_DP_LANE_SEL(PHY_DP_LANE_3) |
> +		       PMA_LANE1_INTERFACE_SEL(PMA_IF_PHY_DP) |
> +		       PMA_LANE0_DP_LANE_SEL(PHY_DP_LANE_2) |
> +		       PMA_LANE0_INTERFACE_SEL(PMA_IF_PHY_DP),
> +		       tcphy->base + PMA_LANE_CFG);
> +	} else {
> +		/* This maps to VESA DP Alt Mode pin assignments D and F. */
> +		writel(PMA_LANE3_DP_LANE_SEL(PHY_DP_LANE_1) |
> +		       PMA_LANE3_INTERFACE_SEL(PMA_IF_PHY_DP) |
> +		       PMA_LANE2_DP_LANE_SEL(PHY_DP_LANE_0) |
> +		       PMA_LANE2_INTERFACE_SEL(PMA_IF_PHY_DP) |
> +		       PMA_LANE1_INTERFACE_SEL(PMA_IF_PIPE_PCS) |
> +		       PMA_LANE0_INTERFACE_SEL(PMA_IF_PIPE_PCS),
> +		       tcphy->base + PMA_LANE_CFG);
> +	}
> +}
> +
>  static void tcphy_cfg_24m(struct rockchip_typec_phy *tcphy)
>  {
>  	u32 i, rdata;
> @@ -743,8 +885,10 @@ static int tcphy_phy_init(struct rockchip_typec_phy *tcphy, u8 mode)
>  	tcphy_dp_aux_set_flip(tcphy);
>  
>  	tcphy_cfg_24m(tcphy);
> +	tcphy_set_lane_mapping(tcphy, mode);
>  
>  	if (mode == MODE_DFP_DP) {
> +		tcphy_cfg_usb3_to_usb2_only(tcphy, true);
>  		tcphy_cfg_dp_pll(tcphy);
>  		for (i = 0; i < 4; i++)
>  			tcphy_dp_cfg_lane(tcphy, i);

Is there a difference between the values tcphy_set_lane_mapping() writes
to PMA_LANE_CFG, and what this if block writes to PMA_LANE_CFG at the
end (either PIN_ASSIGN_C_E or PIN_ASSIGN_D_F)?

If not, then I think think the second write to it may be redundant.

> @@ -768,7 +912,10 @@ static int tcphy_phy_init(struct rockchip_typec_phy *tcphy, u8 mode)
>  		writel(PIN_ASSIGN_D_F, tcphy->base + PMA_LANE_CFG);
>  	}
>  
> -	writel(DP_MODE_ENTER_A2, tcphy->base + DP_MODE_CTL);
> +	val = readl(tcphy->base + DP_MODE_CTL);
> +	val &= ~DP_MODE_MASK;
> +	val |= DP_MODE_ENTER_A2 | DP_LINK_RESET_DEASSERTED;
> +	writel(val, tcphy->base + DP_MODE_CTL);
>  
>  	reset_control_deassert(tcphy->uphy_rst);
>  
> @@ -811,8 +958,9 @@ static int tcphy_get_mode(struct rockchip_typec_phy *tcphy)
>  	u8 mode;
>  	int ret, ufp, dp;
>  
> +	/* If extcon not exist, try to use tcpm mode */
>  	if (!edev)
> -		return MODE_DFP_USB;
> +		return tcphy->new_mode;
>  
>  	ufp = extcon_get_state(edev, EXTCON_USB);
>  	dp = extcon_get_state(edev, EXTCON_DISP_DP);
> @@ -850,6 +998,71 @@ static int tcphy_get_mode(struct rockchip_typec_phy *tcphy)
>  	return mode;
>  }
>  
> +#if IS_ENABLED(CONFIG_TYPEC)
> +static int tcphy_orien_sw_set(struct typec_switch_dev *sw,
> +			      enum typec_orientation orien)
> +{
> +	struct rockchip_typec_phy *tcphy = typec_switch_get_drvdata(sw);
> +
> +	mutex_lock(&tcphy->lock);

Instead of this you can use

	guard(mutex)(&tcphy->lock);

from <linux/cleanup.h>

and get rid of the manual unlock and goto. The lock held by the guard
statement will be dropped as soon as the scope of automatic variable
declaration is left, so no manual goto unwind needs to be done.

> +
> +	if (orien == TYPEC_ORIENTATION_NONE) {
> +		tcphy->new_mode = MODE_DISCONNECT;
> +		goto unlock_ret;
> +	}
> +
> +	tcphy->flip = (orien == TYPEC_ORIENTATION_REVERSE) ? true : false;
> +
> +unlock_ret:
> +	mutex_unlock(&tcphy->lock);
> +	return 0;
> +}
> +
> +static void udphy_orien_switch_unregister(void *data)
> +{
> +	struct rockchip_typec_phy *tcphy = data;
> +
> +	typec_switch_unregister(tcphy->sw);
> +}
> +
> +static int tcphy_setup_orien_switch(struct rockchip_typec_phy *tcphy)
> +{
> +	struct typec_switch_desc sw_desc = { };
> +	struct device_node *np;
> +	int ret = 0;
> +
> +	np = of_get_child_by_name(tcphy->dev->of_node, "usb3-port");
> +	if (!np)
> +		return 0;
> +
> +	if (!of_property_read_bool(np, "orientation-switch"))
> +		goto put_np;

np isn't needed after this check. Instead of manual freeing of np
with a goto, you can use the `__free(device_node)` attribute.

	static int foo(struct rockchip_typec_phy *tcphy)
	{
		/* if return can happen before np assigned, NULL-init it here */
		struct device_node __free(device_node) *np;
		
		np = of_get_child_by_name(tcphy->dev->of_node, "usb3-port");
		if (!np)
			return 0;

		if (!of_property_read_bool(np, "orientation-switch"))
			return 0; /* no more manual put needed, done when scope left */

		/* ... etc etc. ... */

		return devm_add_action_or_reset(tcphy->dev, ...)
	}

> +
> +	sw_desc.drvdata = tcphy;
> +	sw_desc.fwnode = device_get_named_child_node(tcphy->dev, "usb3-port");
> +	sw_desc.set = tcphy_orien_sw_set;
> +
> +	tcphy->sw = typec_switch_register(tcphy->dev, &sw_desc);
> +	if (IS_ERR(tcphy->sw)) {
> +		dev_err(tcphy->dev, "Error register typec orientation switch: %ld\n",
> +			PTR_ERR(tcphy->sw));

Instead of %ld, use %pe and drop the `PTR_ERR()`, so just:

	dev_err(tcphy->dev, "Error register typec orientation switch: %pe\n",
	        tcphy->sw);

> +		ret = PTR_ERR(tcphy->sw);
> +		goto put_np;
> +	}
> +
> +	ret = devm_add_action_or_reset(tcphy->dev, udphy_orien_switch_unregister, tcphy);
> +
> +put_np:
> +	of_node_put(np);
> +	return ret;
> +}
> +#else
> +static int tcphy_setup_orien_switch(struct rockchip_typec_phy *tcphy)
> +{
> +	return 0;
> +}
> +#endif
> +
>  static int tcphy_cfg_usb3_to_usb2_only(struct rockchip_typec_phy *tcphy,
>  				       bool value)
>  {
> @@ -989,14 +1202,9 @@ static int rockchip_dp_phy_power_on(struct phy *phy)
>  
>  	tcphy_dp_aux_calibration(tcphy);
>  
> -	writel(DP_MODE_ENTER_A0, tcphy->base + DP_MODE_CTL);
> -
> -	ret = readx_poll_timeout(readl, tcphy->base + DP_MODE_CTL,
> -				 val, val & DP_MODE_A0, 1000,
> -				 PHY_MODE_SET_TIMEOUT);
> -	if (ret < 0) {
> -		writel(DP_MODE_ENTER_A2, tcphy->base + DP_MODE_CTL);
> -		dev_err(tcphy->dev, "failed to wait TCPHY enter A0\n");
> +	ret = tcphy_dp_set_power_state(tcphy, PHY_DP_POWER_STATE_A0);
> +	if (ret) {
> +		dev_err(tcphy->dev, "failed to enter A0 power state\n");
>  		goto power_on_finish;
>  	}
>  
> @@ -1013,6 +1221,7 @@ static int rockchip_dp_phy_power_on(struct phy *phy)
>  static int rockchip_dp_phy_power_off(struct phy *phy)
>  {
>  	struct rockchip_typec_phy *tcphy = phy_get_drvdata(phy);
> +	int ret;
>  
>  	mutex_lock(&tcphy->lock);
>  
> @@ -1021,7 +1230,11 @@ static int rockchip_dp_phy_power_off(struct phy *phy)
>  
>  	tcphy->mode &= ~MODE_DFP_DP;
>  
> -	writel(DP_MODE_ENTER_A2, tcphy->base + DP_MODE_CTL);
> +	ret = tcphy_dp_set_power_state(tcphy, PHY_DP_POWER_STATE_A2);
> +	if (ret) {
> +		dev_err(tcphy->dev, "failed to enter A2 power state\n");
> +		goto unlock;
> +	}
>  
>  	if (tcphy->mode == MODE_DISCONNECT)
>  		tcphy_phy_deinit(tcphy);
> @@ -1037,6 +1250,93 @@ static const struct phy_ops rockchip_dp_phy_ops = {
>  	.owner		= THIS_MODULE,
>  };
>  
> +#if IS_ENABLED(CONFIG_TYPEC)
> +static int tcphy_typec_mux_set(struct typec_mux_dev *mux, struct typec_mux_state *state)
> +{
> +	struct rockchip_typec_phy *tcphy = typec_mux_get_drvdata(mux);
> +	struct typec_displayport_data *data;
> +	int hpd = 0;

hpd doesn't need to be initialised here.

> +
> +	mutex_lock(&tcphy->lock);

Prefer guard(mutex)(&tcphy->lock); here to combat potential for
future lock leaking bugs.

> +
> +	switch (state->mode) {
> +	case TYPEC_STATE_SAFE:
> +		fallthrough;
> +	case TYPEC_STATE_USB:
> +		tcphy->new_mode = MODE_DFP_USB;
> +		phy_set_bus_width(tcphy->phys[TYPEC_PHY_DP], 0);
> +		break;
> +	case TYPEC_DP_STATE_C:
> +	case TYPEC_DP_STATE_E:
> +		if (state->alt->svid != USB_TYPEC_DP_SID)
> +			break;
> +		tcphy->new_mode = MODE_DFP_DP;
> +		data = state->data;
> +		hpd = !!(data->status & DP_STATUS_HPD_STATE);
> +		phy_set_bus_width(tcphy->phys[TYPEC_PHY_DP], hpd ? 4 : 0);
> +		break;
> +	case TYPEC_DP_STATE_D:
> +		if (state->alt->svid != USB_TYPEC_DP_SID)
> +			break;
> +		tcphy->new_mode = MODE_DFP_DP | MODE_DFP_USB;
> +		data = state->data;
> +		hpd = !!(data->status & DP_STATUS_HPD_STATE);
> +		phy_set_bus_width(tcphy->phys[TYPEC_PHY_DP], hpd ? 2 : 0);
> +		break;
> +	default:
> +		break;

Might be good to return -EINVAL here. No additional ret local needed
with above guard statement. :)

> +	}
> +
> +	mutex_unlock(&tcphy->lock);
> +
> +	return 0;
> +}
> +
> +static void tcphy_typec_mux_unregister(void *data)
> +{
> +	struct rockchip_typec_phy *tcphy = data;
> +
> +	typec_mux_unregister(tcphy->mux);
> +}
> +
> +static int tcphy_setup_typec_mux(struct rockchip_typec_phy *tcphy)
> +{
> +	struct typec_mux_desc mux_desc = {};
> +	struct device_node *np;
> +	int ret = 0;
> +
> +	np = of_get_child_by_name(tcphy->dev->of_node, "dp-port");
> +	if (!np)
> +		return 0;
> +
> +	if (!of_property_read_bool(np, "mode-switch"))
> +		goto put_np;

__free attribute on np can get rid of the manual goto put_np stuff
here as well.

> +
> +	mux_desc.drvdata = tcphy;
> +	mux_desc.fwnode = device_get_named_child_node(tcphy->dev, "dp-port");
> +	mux_desc.set = tcphy_typec_mux_set;
> +
> +	tcphy->mux = typec_mux_register(tcphy->dev, &mux_desc);
> +	if (IS_ERR(tcphy->mux)) {
> +		dev_err(tcphy->dev, "Error register typec mux: %ld\n",
> +			PTR_ERR(tcphy->mux));

%pe format specifier again.

> +		ret = PTR_ERR(tcphy->mux);
> +		goto put_np;
> +	}
> +
> +	ret = devm_add_action_or_reset(tcphy->dev, tcphy_typec_mux_unregister, tcphy);
> +
> +put_np:
> +	of_node_put(np);
> +	return ret;
> +}
> +#else
> +static int tcphy_setup_typec_mux(struct rockchip_typec_phy *tcphy)
> +{
> +	return 0;
> +}
> +#endif
> +
>  static int tcphy_parse_dt(struct rockchip_typec_phy *tcphy,
>  			  struct device *dev)
>  {
> @@ -1095,6 +1395,25 @@ static void typec_phy_pre_init(struct rockchip_typec_phy *tcphy)
>  	tcphy->mode = MODE_DISCONNECT;
>  }
>  
> +static int typec_dp_lane_get(struct rockchip_typec_phy *tcphy)
> +{
> +	int dp_lanes;
> +
> +	switch (tcphy->new_mode) {
> +	case MODE_DFP_DP:
> +		dp_lanes = 4;
> +		break;
> +	case MODE_DFP_DP | MODE_DFP_USB:
> +		dp_lanes = 2;
> +		break;
> +	default:
> +		dp_lanes = 0;
> +		break;
> +	}
> +
> +	return dp_lanes;

dp_lanes local doesn't need to exist here, you
can just return from the switch statement directly:

	static int typec_dp_lane_get(struct rockchip_typec_phy *tcphy)
	{
		switch (tcphy->new_mode) {
		case MODE_DFP_DP:
			return 4;
		case MODE_DFP_DP | MODE_DFP_USB:
			return 2;
		default:
			return 0;
		}
	}


> +}
> +
>  static int rockchip_typec_phy_probe(struct platform_device *pdev)
>  {
>  	struct device *dev = &pdev->dev;
> @@ -1142,6 +1461,7 @@ static int rockchip_typec_phy_probe(struct platform_device *pdev)
>  		return ret;
>  
>  	tcphy->dev = dev;
> +	tcphy->new_mode = MODE_DFP_USB;
>  	platform_set_drvdata(pdev, tcphy);
>  	mutex_init(&tcphy->lock);
>  
> @@ -1151,6 +1471,7 @@ static int rockchip_typec_phy_probe(struct platform_device *pdev)
>  	if (IS_ERR(tcphy->extcon)) {
>  		if (PTR_ERR(tcphy->extcon) == -ENODEV) {
>  			tcphy->extcon = NULL;
> +			dev_info(dev, "extcon not exist, try to use typec mux\n");
>  		} else {
>  			if (PTR_ERR(tcphy->extcon) != -EPROBE_DEFER)
>  				dev_err(dev, "Invalid or missing extcon\n");
> @@ -1158,19 +1479,34 @@ static int rockchip_typec_phy_probe(struct platform_device *pdev)
>  		}
>  	}
>  
> +	ret = tcphy_setup_orien_switch(tcphy);
> +	if (ret)
> +		return ret;
> +
> +	ret = tcphy_setup_typec_mux(tcphy);
> +	if (ret)
> +		return ret;

If they are just used in the probe function, you can make the error
prints in tcphy_setup_orien_switch() and tcphy_setup_typec_mux()
use dev_err_probe instead. That way, if the probe function fails,
the error message is shown in the devices_deferred debugfs file.

> +
>  	pm_runtime_enable(dev);
>  
>  	for_each_available_child_of_node(np, child_np) {
>  		struct phy *phy;
>  
> -		if (of_node_name_eq(child_np, "dp-port"))
> +		if (of_node_name_eq(child_np, "dp-port")) {
>  			phy = devm_phy_create(dev, child_np,
>  					      &rockchip_dp_phy_ops);
> -		else if (of_node_name_eq(child_np, "usb3-port"))
> +			if (!IS_ERR(phy)) {
> +				tcphy->phys[TYPEC_PHY_DP] = phy;
> +				phy_set_bus_width(phy, typec_dp_lane_get(tcphy));
> +			}
> +		} else if (of_node_name_eq(child_np, "usb3-port")) {
>  			phy = devm_phy_create(dev, child_np,
>  					      &rockchip_usb3_phy_ops);
> -		else
> +			if (!IS_ERR(phy))
> +				tcphy->phys[TYPEC_PHY_USB] = phy;
> +		} else {
>  			continue;
> +		}
>  
>  		if (IS_ERR(phy)) {
>  			dev_err(dev, "failed to create phy: %pOFn\n",
> 

Kind regards,
Nicolas Frattaroli



