design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
fifo_generator_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_fifo_16_1024_0_0/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
fifo_16_1024.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/1628/sources_1/new/fifo_16_1024.v,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_fifo_16_1024_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_fifo_16_1024_0_0/sim/design_1_fifo_16_1024_0_0.v,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
AXI_FIFOIN_v1_0_M00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/7fb6/hdl/AXI_FIFOIN_v1_0_M00_AXI.v,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
AXI_FIFOIN_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/7fb6/hdl/AXI_FIFOIN_v1_0.v,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_AXI_FIFOIN_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_AXI_FIFOIN_0_0/sim/design_1_AXI_FIFOIN_0_0.v,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
bd_afc3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
bd_afc3_one_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
bd_afc3_psr_aclk_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
bd_afc3_s00mmu_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
bd_afc3_s00tr_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
bd_afc3_s00sic_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
bd_afc3_s00a2s_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
bd_afc3_sarn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
bd_afc3_srn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
bd_afc3_sawn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
bd_afc3_swn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
bd_afc3_sbn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
bd_afc3_m00s2a_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
bd_afc3_m00e_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_axi_smc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_util_vector_logic_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_util_vector_logic_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_util_vector_logic_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
AD_Sample.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/32a1/AD_Sample.v,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_AD_Sample_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_AD_Sample_0_0/sim/design_1_AD_Sample_0_0.v,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
