# 2-bit-half-adder example

_A 2-bit half-adder.._

[GitHub Webpage](https://jeffdecola.github.io/my-systemverilog-examples/)

## SCHEMATIC

_coming soon_
