Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Apr 17 05:54:21 2024
| Host         : binh-GF63 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -file reports/impl_report_timing_summary.rpt
| Design       : pulpemu_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.990        0.000                      0                33179        0.036        0.000                      0                33179        0.000        0.000                       0                 12190  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk                              {0.000 25.000}       50.000          20.000          
clk_fpga_0                       {0.000 10.000}       20.000          50.000          
  clk_o_xilinx_clock_manager     {0.000 100.000}      200.000         5.000           
  clkfbout_xilinx_clock_manager  {0.000 50.000}       100.000         10.000          
spi_sck                          {0.000 20.000}       40.000          25.000          
tck                              {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                   20.722        0.000                      0                16239        0.036        0.000                      0                16239       24.020        0.000                       0                  8397  
clk_fpga_0                             6.923        0.000                      0                 6879        0.050        0.000                      0                 6879        7.000        0.000                       0                  2878  
  clk_o_xilinx_clock_manager                                                                                                                                                      13.360        0.000                       0                     2  
  clkfbout_xilinx_clock_manager                                                                                                                                                    0.000        0.000                       0                     3  
spi_sck                               16.414        0.000                      0                  917        0.141        0.000                      0                  917       19.500        0.000                       0                   498  
tck                                   11.785        0.000                      0                  793        0.072        0.000                      0                  793       19.500        0.000                       0                   412  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk                 2.415        0.000                      0                   12        0.203        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     24.088        0.000                      0                 8323        0.482        0.000                      0                 8323  
**async_default**  clk_fpga_0         clk                      1.990        0.000                      0                   16        0.300        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       20.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.722ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        28.677ns  (logic 4.874ns (16.996%)  route 23.803ns (83.004%))
  Logic Levels:           31  (LUT2=5 LUT3=4 LUT4=3 LUT5=7 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 51.617 - 50.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.726     1.726    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
    SLICE_X89Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDCE (Prop_fdce_C_Q)         0.456     2.182 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[4]/Q
                         net (fo=69, routed)          1.413     3.595    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CompInv_SP_reg[4]
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.124     3.719 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT3/O
                         net (fo=5, routed)           0.589     4.309    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net
    SLICE_X65Y38         LUT4 (Prop_lut4_I3_O)        0.124     4.433 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT4/O
                         net (fo=34, routed)          1.202     5.635    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_4
    SLICE_X69Y35         LUT5 (Prop_lut5_I2_O)        0.124     5.759 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_4/O
                         net (fo=2, routed)           0.414     6.172    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_13
    SLICE_X69Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.296 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_3/O
                         net (fo=2, routed)           0.448     6.744    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_16
    SLICE_X66Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.868 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT2_3/O
                         net (fo=3, routed)           0.475     7.344    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_20
    SLICE_X66Y36         LUT5 (Prop_lut5_I3_O)        0.124     7.468 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_20/O
                         net (fo=3, routed)           0.679     8.147    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_46
    SLICE_X66Y37         LUT2 (Prop_lut2_I1_O)        0.124     8.271 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT2_5/O
                         net (fo=6, routed)           0.658     8.929    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_54
    SLICE_X66Y36         MUXF7 (Prop_muxf7_S_O)       0.292     9.221 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP_reg[1]_i_4/O
                         net (fo=3, routed)           0.702     9.923    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ff1_result[1]
    SLICE_X67Y38         LUT2 (Prop_lut2_I1_O)        0.297    10.220 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT2_7/O
                         net (fo=3, routed)           0.455    10.675    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i_n_234
    SLICE_X68Y39         LUT3 (Prop_lut3_I2_O)        0.124    10.799 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/riscv_id_stage_LUT3_33/O
                         net (fo=4, routed)           0.720    11.519    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/Cnt_DP[0]_i_2[1]
    SLICE_X69Y39         LUT2 (Prop_lut2_I0_O)        0.149    11.668 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/riscv_id_stage_LUT2_3/O
                         net (fo=4, routed)           1.033    12.701    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP_reg[3]
    SLICE_X69Y39         LUT2 (Prop_lut2_I0_O)        0.332    13.033 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT2_58/O
                         net (fo=2, routed)           0.442    13.475    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/div_shift[0]
    SLICE_X71Y39         LUT3 (Prop_lut3_I2_O)        0.124    13.599 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT3_88/O
                         net (fo=2, routed)           0.418    14.017    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_186
    SLICE_X71Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.141 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_88/O
                         net (fo=53, routed)          1.175    15.316    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_198
    SLICE_X75Y29         LUT5 (Prop_lut5_I0_O)        0.124    15.440 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_137/O
                         net (fo=1, routed)           0.426    15.866    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_388
    SLICE_X74Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.990 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_132/O
                         net (fo=3, routed)           0.499    16.489    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_391
    SLICE_X74Y29         LUT5 (Prop_lut5_I3_O)        0.124    16.613 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_179/O
                         net (fo=2, routed)           0.445    17.058    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_505
    SLICE_X74Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.182 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_189/O
                         net (fo=2, routed)           0.844    18.026    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_536
    SLICE_X80Y31         LUT6 (Prop_lut6_I2_O)        0.124    18.150 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_174/O
                         net (fo=3, routed)           0.822    18.971    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_541
    SLICE_X78Y37         LUT3 (Prop_lut3_I2_O)        0.124    19.095 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT3_204/O
                         net (fo=2, routed)           0.679    19.774    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_559
    SLICE_X78Y37         LUT6 (Prop_lut6_I2_O)        0.124    19.898 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_181/O
                         net (fo=1, routed)           0.771    20.669    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_575
    SLICE_X85Y38         LUT6 (Prop_lut6_I2_O)        0.124    20.793 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_185/O
                         net (fo=1, routed)           0.546    21.340    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_581
    SLICE_X85Y41         LUT6 (Prop_lut6_I5_O)        0.124    21.464 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_186/O
                         net (fo=32, routed)          0.917    22.381    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_583
    SLICE_X75Y38         LUT6 (Prop_lut6_I5_O)        0.124    22.505 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_591/O
                         net (fo=1, routed)           0.497    23.002    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_1057
    SLICE_X74Y38         LUT6 (Prop_lut6_I3_O)        0.124    23.126 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_599/O
                         net (fo=1, routed)           0.420    23.546    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_1060
    SLICE_X74Y39         LUT5 (Prop_lut5_I4_O)        0.124    23.670 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_310/O
                         net (fo=1, routed)           0.436    24.106    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_1061
    SLICE_X73Y39         LUT4 (Prop_lut4_I3_O)        0.124    24.230 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT4_101/O
                         net (fo=1, routed)           0.826    25.056    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/rf_gen[27].mem_reg[27][2]
    SLICE_X86Y39         LUT4 (Prop_lut4_I3_O)        0.124    25.180 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/rf_gen[31].mem[31][2]_i_2/O
                         net (fo=34, routed)          1.303    26.483    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o_reg[2]_0
    SLICE_X80Y62         LUT5 (Prop_lut5_I1_O)        0.124    26.607 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_367/O
                         net (fo=4, routed)           0.912    27.519    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o_reg[2]_0
    SLICE_X82Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.643 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/riscv_if_stage_LUT6_123/O
                         net (fo=6, routed)           0.875    28.519    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/riscv_if_stage_net_270
    SLICE_X88Y59         LUT6 (Prop_lut6_I3_O)        0.124    28.643 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/riscv_if_stage_LUT6_139/O
                         net (fo=3, routed)           1.761    30.403    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[31]_17[23]
    SLICE_X100Y36        FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.617    51.617    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
    SLICE_X100Y36        FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[26]/C
                         clock pessimism              0.000    51.617    
                         clock uncertainty           -0.462    51.156    
    SLICE_X100Y36        FDCE (Setup_fdce_C_D)       -0.031    51.125    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[26]
  -------------------------------------------------------------------
                         required time                         51.125    
                         arrival time                         -30.403    
  -------------------------------------------------------------------
                         slack                                 20.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_TXFF/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iTSR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.492%)  route 0.216ns (60.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        0.640     0.640    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_TXFF/clk_IBUF_BUFG
    SLICE_X45Y144        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_TXFF/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDCE (Prop_fdce_C_Q)         0.141     0.781 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/UART_TXFF/Q_reg[3]/Q
                         net (fo=1, routed)           0.216     0.997    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iTXFIFOQ[3]
    SLICE_X50Y142        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iTSR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        0.907     0.907    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/clk_IBUF_BUFG
    SLICE_X50Y142        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iTSR_reg[3]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X50Y142        FDCE (Hold_fdce_C_D)         0.063     0.961    pulpino_wrap_i/pulpino_i/peripherals_i/apb_uart_i/iTSR_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y4   pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X54Y49  pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X30Y63  pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.714ns  (logic 0.963ns (7.575%)  route 11.751ns (92.425%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 22.805 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.882     3.176    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X110Y6         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y6         FDRE (Prop_fdre_C_Q)         0.419     3.595 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=115, routed)         6.117     9.712    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X64Y116        LUT2 (Prop_lut2_I0_O)        0.296    10.008 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT2_15/O
                         net (fo=2, routed)           0.170    10.178    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_232
    SLICE_X64Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.302 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT2_16/O
                         net (fo=3, routed)           5.464    15.766    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_238
    SLICE_X102Y5         LUT6 (Prop_lut6_I3_O)        0.124    15.890 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_213/O
                         net (fo=1, routed)           0.000    15.890    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35]
    SLICE_X102Y5         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.625    22.805    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X102Y5         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[35]/C
                         clock pessimism              0.230    23.034    
                         clock uncertainty           -0.302    22.732    
    SLICE_X102Y5         FDRE (Setup_fdre_C_D)        0.081    22.813    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[35]
  -------------------------------------------------------------------
                         required time                         22.813    
                         arrival time                         -15.890    
  -------------------------------------------------------------------
                         slack                                  6.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.148ns (35.784%)  route 0.266ns (64.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        0.559     0.895    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y97         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.266     1.308    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/gpio_io_i_d2[21]
    SLICE_X37Y102        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        0.911     1.277    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y102        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[21]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y102        FDRE (Hold_fdre_C_D)         0.016     1.258    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999         20.000      15.001     MMCME2_ADV_X1Y0  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_o_xilinx_clock_manager
  To Clock:  clk_o_xilinx_clock_manager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_o_xilinx_clock_manager
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_clock_manager
  To Clock:  clkfbout_xilinx_clock_manager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_clock_manager
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y0  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  spi_sck
  To Clock:  spi_sck

Setup :            0  Failing Endpoints,  Worst Slack       16.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.414ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_sck rise@40.000ns - spi_sck fall@20.000ns)
  Data Path Delay:        3.573ns  (logic 1.263ns (35.345%)  route 2.310ns (64.655%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 45.043 - 40.000 ) 
    Source Clock Delay      (SCD):    5.848ns = ( 25.848 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck fall edge)   20.000    20.000 f  
    PS7_X0Y0             PS7                          0.000    20.000 f  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/EMIOSPI0SCLKO
                         net (fo=1, routed)           4.092    24.092    pulpino_wrap_i/spi_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    24.193 f  pulpino_wrap_i/spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.655    25.848    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[31]_0
    SLICE_X34Y31         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.484    26.332 r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[0]/Q
                         net (fo=7, routed)           0.883    27.216    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[0]
    SLICE_X35Y31         LUT4 (Prop_lut4_I0_O)        0.329    27.545 f  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_done_reg_i_4/O
                         net (fo=1, routed)           0.436    27.981    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_done_reg_i_4_n_0
    SLICE_X35Y31         LUT4 (Prop_lut4_I3_O)        0.326    28.307 r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_done_reg_i_2/O
                         net (fo=6, routed)           0.990    29.298    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[7]_0
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.124    29.422 r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_done_reg_i_1/O
                         net (fo=1, routed)           0.000    29.422    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_done
    SLICE_X36Y31         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck rise edge)   40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/EMIOSPI0SCLKO
                         net (fo=1, routed)           3.469    43.469    pulpino_wrap_i/spi_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.560 r  pulpino_wrap_i/spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.482    45.043    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/spi_clk_i_IBUF_BUFG
    SLICE_X36Y31         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_done_reg_reg/C
                         clock pessimism              0.748    45.790    
                         clock uncertainty           -0.035    45.755    
    SLICE_X36Y31         FDCE (Setup_fdce_C_D)        0.081    45.836    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_done_reg_reg
  -------------------------------------------------------------------
                         required time                         45.836    
                         arrival time                         -29.422    
  -------------------------------------------------------------------
                         slack                                 16.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_sck fall@20.000ns - spi_sck fall@20.000ns)
  Data Path Delay:        0.253ns  (logic 0.191ns (75.484%)  route 0.062ns (24.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 22.809 - 20.000 ) 
    Source Clock Delay      (SCD):    2.267ns = ( 22.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck fall edge)   20.000    20.000 f  
    PS7_X0Y0             PS7                          0.000    20.000 f  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/EMIOSPI0SCLKO
                         net (fo=1, routed)           1.666    21.666    pulpino_wrap_i/spi_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.692 f  pulpino_wrap_i/spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.575    22.267    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[31]_0
    SLICE_X60Y30         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDCE (Prop_fdce_C_Q)         0.146    22.413 r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[12]/Q
                         net (fo=2, routed)           0.062    22.475    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/spi_sdo3_o[12]
    SLICE_X61Y30         LUT5 (Prop_lut5_I2_O)        0.045    22.520 r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/data_int[16]_i_1__0/O
                         net (fo=1, routed)           0.000    22.520    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[31]_1[16]
    SLICE_X61Y30         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    PS7_X0Y0             PS7                          0.000    20.000 f  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/EMIOSPI0SCLKO
                         net (fo=1, routed)           1.939    21.939    pulpino_wrap_i/spi_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.968 f  pulpino_wrap_i/spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.841    22.809    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[31]_0
    SLICE_X61Y30         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.529    22.280    
    SLICE_X61Y30         FDCE (Hold_fdce_C_D)         0.099    22.379    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[16]
  -------------------------------------------------------------------
                         required time                        -22.379    
                         arrival time                          22.520    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_sck
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/EMIOSPI0SCLKO }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  pulpino_wrap_i/spi_clk_i_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X32Y35   pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X20Y38   pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack       11.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.785ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/D
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck fall@20.000ns - tck rise@0.000ns)
  Data Path Delay:        8.192ns  (logic 1.751ns (21.376%)  route 6.441ns (78.624%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 24.397 - 20.000 ) 
    Source Clock Delay      (SCD):    5.016ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    Y10                  IBUF                         0.000     0.000 r  ext_tck_i_IBUF_inst/O
                         net (fo=1, routed)           3.268     3.268    pulpino_wrap_i/tck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.369 r  pulpino_wrap_i/tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.647     5.016    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X32Y83         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDCE (Prop_fdce_C_Q)         0.478     5.494 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[1]/Q
                         net (fo=12, routed)          0.778     6.273    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state[1]
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.295     6.568 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_module_state[3]_i_2__0/O
                         net (fo=30, routed)          1.861     8.429    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/FSM_sequential_module_state_reg[1]_1
    SLICE_X37Y75         LUT3 (Prop_lut3_I0_O)        0.124     8.553 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/FSM_sequential_module_state[1]_i_5__0/O
                         net (fo=3, routed)           0.655     9.208    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/FSM_sequential_module_state_reg[0]_1
    SLICE_X37Y77         LUT4 (Prop_lut4_I0_O)        0.124     9.332 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/FSM_sequential_module_state[1]_i_2__0/O
                         net (fo=2, routed)           0.808    10.140    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/FSM_sequential_module_state_reg[3]
    SLICE_X37Y76         LUT5 (Prop_lut5_I4_O)        0.150    10.290 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc[31]_i_8/O
                         net (fo=2, routed)           0.679    10.970    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/FSM_sequential_module_state_reg[1]
    SLICE_X37Y72         LUT6 (Prop_lut6_I4_O)        0.332    11.302 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/tdo_pad_o_i_3/O
                         net (fo=1, routed)           1.197    12.498    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg_1
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.124    12.622 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_2/O
                         net (fo=1, routed)           0.462    13.084    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_2_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.208 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_1/O
                         net (fo=1, routed)           0.000    13.208    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_1_n_0
    SLICE_X33Y85         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tck fall edge)       20.000    20.000 f  
    Y10                  IBUF                         0.000    20.000 f  ext_tck_i_IBUF_inst/O
                         net (fo=1, routed)           2.829    22.829    pulpino_wrap_i/tck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    22.920 f  pulpino_wrap_i/tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.477    24.397    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/s_tck_inv
    SLICE_X33Y85         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/C  (IS_INVERTED)
                         clock pessimism              0.597    24.994    
                         clock uncertainty           -0.035    24.959    
    SLICE_X33Y85         FDCE (Setup_fdce_C_D)        0.034    24.993    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                         -13.208    
  -------------------------------------------------------------------
                         slack                                 11.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.174%)  route 0.245ns (56.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    Y10                  IBUF                         0.000     0.000 r  ext_tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.479     1.479    pulpino_wrap_i/tck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.505 r  pulpino_wrap_i/tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.559     2.064    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/CLK
    SLICE_X41Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.141     2.205 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[17]/Q
                         net (fo=1, routed)           0.245     2.450    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg_reg[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.045     2.495 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/adbg_axi_biu_LUT5_10/O
                         net (fo=1, routed)           0.000     2.495    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_24
    SLICE_X43Y44         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    Y10                  IBUF                         0.000     0.000 r  ext_tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.678     1.678    pulpino_wrap_i/tck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.707 r  pulpino_wrap_i/tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.827     2.534    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/CLK
    SLICE_X43Y44         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[17]/C
                         clock pessimism             -0.202     2.332    
    SLICE_X43Y44         FDCE (Hold_fdce_C_D)         0.091     2.423    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ext_tck_i_IBUF_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2  pulpino_wrap_i/tck_i_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X32Y83   pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X32Y83   pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 fetch_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.645ns  (logic 0.456ns (9.816%)  route 4.189ns (90.184%))
  Logic Levels:           0  
  Clock Path Skew:        -1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 51.713 - 50.000 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 43.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.842    43.136    ref_clk_i
    SLICE_X48Y104        FDCE                                         r  fetch_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDCE (Prop_fdce_C_Q)         0.456    43.592 r  fetch_en_r_reg/Q
                         net (fo=1, routed)           4.189    47.781    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_i
    SLICE_X55Y103        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.713    51.713    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/clk_IBUF_BUFG
    SLICE_X55Y103        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg/C
                         clock pessimism              0.000    51.713    
                         clock uncertainty           -1.470    50.243    
    SLICE_X55Y103        FDCE (Setup_fdce_C_D)       -0.047    50.196    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg
  -------------------------------------------------------------------
                         required time                         50.196    
                         arrival time                         -47.781    
  -------------------------------------------------------------------
                         slack                                  2.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.141ns (8.387%)  route 1.540ns (91.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        0.638     0.974    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y106        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           1.540     2.655    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[30]
    SLICE_X43Y104        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        0.912     0.912    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X43Y104        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[30]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            1.470     2.382    
    SLICE_X43Y104        FDCE (Hold_fdce_C_D)         0.070     2.452    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       24.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.088ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[2].mem_reg[2][3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        24.812ns  (logic 0.718ns (2.894%)  route 24.094ns (97.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 51.597 - 50.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.844     1.844    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X45Y109        FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.419     2.263 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.154     2.417    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X45Y109        LUT1 (Prop_lut1_I0_O)        0.299     2.716 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=8646, routed)       23.939    26.656    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].mem_reg[1][31]_0
    SLICE_X93Y71         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[2].mem_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.597    51.597    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_IBUF_BUFG
    SLICE_X93Y71         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[2].mem_reg[2][3]/C
                         clock pessimism              0.014    51.611    
                         clock uncertainty           -0.462    51.149    
    SLICE_X93Y71         FDCE (Recov_fdce_C_CLR)     -0.405    50.744    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[2].mem_reg[2][3]
  -------------------------------------------------------------------
                         required time                         50.744    
                         arrival time                         -26.656    
  -------------------------------------------------------------------
                         slack                                 24.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.227ns (52.647%)  route 0.204ns (47.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        0.639     0.639    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X45Y109        FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.128     0.767 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.053     0.821    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X45Y109        LUT1 (Prop_lut1_I0_O)        0.099     0.920 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=8646, routed)        0.151     1.070    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[0]_0
    SLICE_X46Y109        FDCE                                         f  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        0.911     0.911    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X46Y109        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[31]/C
                         clock pessimism             -0.256     0.655    
    SLICE_X46Y109        FDCE (Remov_fdce_C_CLR)     -0.067     0.588    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.482    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            oled_dc_o_q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.521ns  (logic 0.580ns (12.829%)  route 3.941ns (87.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 51.521 - 50.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 43.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.841    43.135    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y109        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    43.591 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.072    44.663    ps7_wrapper_i/fetch_enable[1]
    SLICE_X44Y109        LUT1 (Prop_lut1_I0_O)        0.124    44.787 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.869    47.656    ps7_wrapper_i_n_83
    SLICE_X27Y61         FDCE                                         f  oled_dc_o_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.521    51.521    s_clk_pulpino
    SLICE_X27Y61         FDCE                                         r  oled_dc_o_q_reg/C
                         clock pessimism              0.000    51.521    
                         clock uncertainty           -1.470    50.051    
    SLICE_X27Y61         FDCE (Recov_fdce_C_CLR)     -0.405    49.646    oled_dc_o_q_reg
  -------------------------------------------------------------------
                         required time                         49.646    
                         arrival time                         -47.656    
  -------------------------------------------------------------------
                         slack                                  1.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.186ns (12.153%)  route 1.344ns (87.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        0.637     0.973    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y109        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.441     1.555    ps7_wrapper_i/fetch_enable[1]
    SLICE_X44Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.600 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          0.904     2.503    ps7_wrapper_i_n_83
    SLICE_X40Y90         FDCE                                         f  LD_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        0.825     0.825    s_clk_pulpino
    SLICE_X40Y90         FDCE                                         r  LD_q_reg[4]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            1.470     2.295    
    SLICE_X40Y90         FDCE (Remov_fdce_C_CLR)     -0.092     2.203    LD_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.300    





