vendor_name = ModelSim
source_file = 1, C:/Users/eisak/OneDrive/Desktop/Lab 6/ALU3/ALU3.vhd
source_file = 1, C:/Users/eisak/OneDrive/Desktop/Lab 6/ALU3/db/ALU3.cbx.xml
source_file = 1, c:/users/eisak/downloads/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/users/eisak/downloads/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/users/eisak/downloads/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/users/eisak/downloads/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = ALU3
instance = comp, \studentidin[2]~I , studentidin[2], ALU3, 1
instance = comp, \clk~I , clk, ALU3, 1
instance = comp, \clk~clkctrl , clk~clkctrl, ALU3, 1
instance = comp, \studentidin[1]~I , studentidin[1], ALU3, 1
instance = comp, \studentidin[0]~I , studentidin[0], ALU3, 1
instance = comp, \studentidin[3]~I , studentidin[3], ALU3, 1
instance = comp, \count~0 , count~0, ALU3, 1
instance = comp, \R1[0]~reg0 , R1[0]~reg0, ALU3, 1
instance = comp, \R1[1]~reg0feeder , R1[1]~reg0feeder, ALU3, 1
instance = comp, \R1[1]~reg0 , R1[1]~reg0, ALU3, 1
instance = comp, \R1[2]~reg0feeder , R1[2]~reg0feeder, ALU3, 1
instance = comp, \R1[2]~reg0 , R1[2]~reg0, ALU3, 1
instance = comp, \R1[3]~reg0feeder , R1[3]~reg0feeder, ALU3, 1
instance = comp, \R1[3]~reg0 , R1[3]~reg0, ALU3, 1
instance = comp, \res~I , res, ALU3, 1
instance = comp, \Reg1[0]~I , Reg1[0], ALU3, 1
instance = comp, \Reg1[1]~I , Reg1[1], ALU3, 1
instance = comp, \Reg1[2]~I , Reg1[2], ALU3, 1
instance = comp, \Reg1[3]~I , Reg1[3], ALU3, 1
instance = comp, \Reg1[4]~I , Reg1[4], ALU3, 1
instance = comp, \Reg1[5]~I , Reg1[5], ALU3, 1
instance = comp, \Reg1[6]~I , Reg1[6], ALU3, 1
instance = comp, \Reg1[7]~I , Reg1[7], ALU3, 1
instance = comp, \Reg2[0]~I , Reg2[0], ALU3, 1
instance = comp, \Reg2[1]~I , Reg2[1], ALU3, 1
instance = comp, \Reg2[2]~I , Reg2[2], ALU3, 1
instance = comp, \Reg2[3]~I , Reg2[3], ALU3, 1
instance = comp, \Reg2[4]~I , Reg2[4], ALU3, 1
instance = comp, \Reg2[5]~I , Reg2[5], ALU3, 1
instance = comp, \Reg2[6]~I , Reg2[6], ALU3, 1
instance = comp, \Reg2[7]~I , Reg2[7], ALU3, 1
instance = comp, \opcode[0]~I , opcode[0], ALU3, 1
instance = comp, \opcode[1]~I , opcode[1], ALU3, 1
instance = comp, \opcode[2]~I , opcode[2], ALU3, 1
instance = comp, \opcode[3]~I , opcode[3], ALU3, 1
instance = comp, \opcode[4]~I , opcode[4], ALU3, 1
instance = comp, \opcode[5]~I , opcode[5], ALU3, 1
instance = comp, \opcode[6]~I , opcode[6], ALU3, 1
instance = comp, \opcode[7]~I , opcode[7], ALU3, 1
instance = comp, \opcode[8]~I , opcode[8], ALU3, 1
instance = comp, \opcode[9]~I , opcode[9], ALU3, 1
instance = comp, \opcode[10]~I , opcode[10], ALU3, 1
instance = comp, \opcode[11]~I , opcode[11], ALU3, 1
instance = comp, \opcode[12]~I , opcode[12], ALU3, 1
instance = comp, \opcode[13]~I , opcode[13], ALU3, 1
instance = comp, \opcode[14]~I , opcode[14], ALU3, 1
instance = comp, \opcode[15]~I , opcode[15], ALU3, 1
instance = comp, \R1[0]~I , R1[0], ALU3, 1
instance = comp, \R1[1]~I , R1[1], ALU3, 1
instance = comp, \R1[2]~I , R1[2], ALU3, 1
instance = comp, \R1[3]~I , R1[3], ALU3, 1
