$comment
	File created using the following command:
		vcd file Lab2.msim.vcd -direction
$end
$date
	Wed Feb 26 20:33:49 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module testing_reg_file_vlg_vec_tst $end
$var reg 3 ! Read_reg_1 [2:0] $end
$var reg 3 " Read_reg_2 [2:0] $end
$var reg 8 # write_data [7:0] $end
$var reg 3 $ Write_reg [2:0] $end
$var wire 1 % read_o_1 [7] $end
$var wire 1 & read_o_1 [6] $end
$var wire 1 ' read_o_1 [5] $end
$var wire 1 ( read_o_1 [4] $end
$var wire 1 ) read_o_1 [3] $end
$var wire 1 * read_o_1 [2] $end
$var wire 1 + read_o_1 [1] $end
$var wire 1 , read_o_1 [0] $end
$var wire 1 - read_o_2 [7] $end
$var wire 1 . read_o_2 [6] $end
$var wire 1 / read_o_2 [5] $end
$var wire 1 0 read_o_2 [4] $end
$var wire 1 1 read_o_2 [3] $end
$var wire 1 2 read_o_2 [2] $end
$var wire 1 3 read_o_2 [1] $end
$var wire 1 4 read_o_2 [0] $end
$var wire 1 5 sampler $end
$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < read_o_1[7]~output_o $end
$var wire 1 = read_o_1[6]~output_o $end
$var wire 1 > read_o_1[5]~output_o $end
$var wire 1 ? read_o_1[4]~output_o $end
$var wire 1 @ read_o_1[3]~output_o $end
$var wire 1 A read_o_1[2]~output_o $end
$var wire 1 B read_o_1[1]~output_o $end
$var wire 1 C read_o_1[0]~output_o $end
$var wire 1 D read_o_2[7]~output_o $end
$var wire 1 E read_o_2[6]~output_o $end
$var wire 1 F read_o_2[5]~output_o $end
$var wire 1 G read_o_2[4]~output_o $end
$var wire 1 H read_o_2[3]~output_o $end
$var wire 1 I read_o_2[2]~output_o $end
$var wire 1 J read_o_2[1]~output_o $end
$var wire 1 K read_o_2[0]~output_o $end
$var wire 1 L write_data[7]~input_o $end
$var wire 1 M Write_reg[2]~input_o $end
$var wire 1 N Write_reg[1]~input_o $end
$var wire 1 O Write_reg[0]~input_o $end
$var wire 1 P inst|dec_inst|Equal0~3_combout $end
$var wire 1 Q inst|dec_inst|Equal0~3clkctrl_outclk $end
$var wire 1 R inst|GEN_REG:7:reg_inst|REG7|int_q~0_combout $end
$var wire 1 S inst|dec_inst|Equal0~0_combout $end
$var wire 1 T inst|dec_inst|Equal0~0clkctrl_outclk $end
$var wire 1 U inst|GEN_REG:5:reg_inst|REG7|int_q~0_combout $end
$var wire 1 V Read_reg_1[1]~input_o $end
$var wire 1 W inst|dec_inst|Equal0~1_combout $end
$var wire 1 X inst|dec_inst|Equal0~1clkctrl_outclk $end
$var wire 1 Y inst|GEN_REG:6:reg_inst|REG7|int_q~0_combout $end
$var wire 1 Z inst|dec_inst|Equal0~2_combout $end
$var wire 1 [ inst|dec_inst|Equal0~2clkctrl_outclk $end
$var wire 1 \ inst|GEN_REG:4:reg_inst|REG7|int_q~0_combout $end
$var wire 1 ] Read_reg_1[0]~input_o $end
$var wire 1 ^ inst|mux_read1|mux_final_inst|o_data[7]~0_combout $end
$var wire 1 _ inst|mux_read1|mux_final_inst|o_data[7]~1_combout $end
$var wire 1 ` inst|dec_inst|Equal0~7_combout $end
$var wire 1 a inst|dec_inst|Equal0~7clkctrl_outclk $end
$var wire 1 b inst|GEN_REG:3:reg_inst|REG7|int_q~0_combout $end
$var wire 1 c inst|dec_inst|Equal0~5_combout $end
$var wire 1 d inst|dec_inst|Equal0~5clkctrl_outclk $end
$var wire 1 e inst|GEN_REG:1:reg_inst|REG7|int_q~0_combout $end
$var wire 1 f inst|dec_inst|Equal0~6_combout $end
$var wire 1 g inst|dec_inst|Equal0~6clkctrl_outclk $end
$var wire 1 h inst|GEN_REG:0:reg_inst|REG7|int_q~0_combout $end
$var wire 1 i inst|mux_read1|mux_final_inst|o_data[7]~2_combout $end
$var wire 1 j inst|dec_inst|Equal0~4_combout $end
$var wire 1 k inst|dec_inst|Equal0~4clkctrl_outclk $end
$var wire 1 l inst|GEN_REG:2:reg_inst|REG7|int_q~0_combout $end
$var wire 1 m inst|mux_read1|mux_final_inst|o_data[7]~3_combout $end
$var wire 1 n Read_reg_1[2]~input_o $end
$var wire 1 o inst|mux_read1|mux_final_inst|o_data[7]~4_combout $end
$var wire 1 p write_data[6]~input_o $end
$var wire 1 q inst|GEN_REG:2:reg_inst|REG6|int_q~0_combout $end
$var wire 1 r inst|GEN_REG:0:reg_inst|REG6|int_q~0_combout $end
$var wire 1 s inst|GEN_REG:1:reg_inst|REG6|int_q~0_combout $end
$var wire 1 t inst|mux_read1|mux_final_inst|o_data[6]~7_combout $end
$var wire 1 u inst|GEN_REG:3:reg_inst|REG6|int_q~0_combout $end
$var wire 1 v inst|mux_read1|mux_final_inst|o_data[6]~8_combout $end
$var wire 1 w inst|GEN_REG:7:reg_inst|REG6|int_q~0_combout $end
$var wire 1 x inst|GEN_REG:4:reg_inst|REG6|int_q~0_combout $end
$var wire 1 y inst|GEN_REG:6:reg_inst|REG6|int_q~0_combout $end
$var wire 1 z inst|mux_read1|mux_final_inst|o_data[6]~5_combout $end
$var wire 1 { inst|GEN_REG:5:reg_inst|REG6|int_q~0_combout $end
$var wire 1 | inst|mux_read1|mux_final_inst|o_data[6]~6_combout $end
$var wire 1 } inst|mux_read1|mux_final_inst|o_data[6]~9_combout $end
$var wire 1 ~ write_data[5]~input_o $end
$var wire 1 !! inst|GEN_REG:5:reg_inst|REG5|int_q~0_combout $end
$var wire 1 "! inst|GEN_REG:7:reg_inst|REG5|int_q~0_combout $end
$var wire 1 #! inst|GEN_REG:4:reg_inst|REG5|int_q~0_combout $end
$var wire 1 $! inst|GEN_REG:6:reg_inst|REG5|int_q~0_combout $end
$var wire 1 %! inst|mux_read1|mux_final_inst|o_data[5]~10_combout $end
$var wire 1 &! inst|mux_read1|mux_final_inst|o_data[5]~11_combout $end
$var wire 1 '! inst|GEN_REG:2:reg_inst|REG5|int_q~0_combout $end
$var wire 1 (! inst|GEN_REG:0:reg_inst|REG5|int_q~0_combout $end
$var wire 1 )! inst|GEN_REG:1:reg_inst|REG5|int_q~0_combout $end
$var wire 1 *! inst|mux_read1|mux_final_inst|o_data[5]~12_combout $end
$var wire 1 +! inst|GEN_REG:3:reg_inst|REG5|int_q~0_combout $end
$var wire 1 ,! inst|mux_read1|mux_final_inst|o_data[5]~13_combout $end
$var wire 1 -! inst|mux_read1|mux_final_inst|o_data[5]~14_combout $end
$var wire 1 .! write_data[4]~input_o $end
$var wire 1 /! inst|GEN_REG:1:reg_inst|REG4|int_q~0_combout $end
$var wire 1 0! inst|GEN_REG:0:reg_inst|REG4|int_q~0_combout $end
$var wire 1 1! inst|mux_read1|mux_final_inst|o_data[4]~17_combout $end
$var wire 1 2! inst|GEN_REG:3:reg_inst|REG4|int_q~0_combout $end
$var wire 1 3! inst|GEN_REG:2:reg_inst|REG4|int_q~0_combout $end
$var wire 1 4! inst|mux_read1|mux_final_inst|o_data[4]~18_combout $end
$var wire 1 5! inst|GEN_REG:5:reg_inst|REG4|int_q~0_combout $end
$var wire 1 6! inst|GEN_REG:7:reg_inst|REG4|int_q~0_combout $end
$var wire 1 7! inst|GEN_REG:6:reg_inst|REG4|int_q~0_combout $end
$var wire 1 8! inst|GEN_REG:4:reg_inst|REG4|int_q~0_combout $end
$var wire 1 9! inst|mux_read1|mux_final_inst|o_data[4]~15_combout $end
$var wire 1 :! inst|mux_read1|mux_final_inst|o_data[4]~16_combout $end
$var wire 1 ;! inst|mux_read1|mux_final_inst|o_data[4]~19_combout $end
$var wire 1 <! write_data[3]~input_o $end
$var wire 1 =! inst|GEN_REG:5:reg_inst|REG3|int_q~0_combout $end
$var wire 1 >! inst|GEN_REG:7:reg_inst|REG3|int_q~0_combout $end
$var wire 1 ?! inst|GEN_REG:6:reg_inst|REG3|int_q~0_combout $end
$var wire 1 @! inst|GEN_REG:4:reg_inst|REG3|int_q~0_combout $end
$var wire 1 A! inst|mux_read1|mux_final_inst|o_data[3]~20_combout $end
$var wire 1 B! inst|mux_read1|mux_final_inst|o_data[3]~21_combout $end
$var wire 1 C! inst|GEN_REG:2:reg_inst|REG3|int_q~0_combout $end
$var wire 1 D! inst|GEN_REG:0:reg_inst|REG3|int_q~0_combout $end
$var wire 1 E! inst|GEN_REG:1:reg_inst|REG3|int_q~0_combout $end
$var wire 1 F! inst|mux_read1|mux_final_inst|o_data[3]~22_combout $end
$var wire 1 G! inst|GEN_REG:3:reg_inst|REG3|int_q~0_combout $end
$var wire 1 H! inst|mux_read1|mux_final_inst|o_data[3]~23_combout $end
$var wire 1 I! inst|mux_read1|mux_final_inst|o_data[3]~24_combout $end
$var wire 1 J! write_data[2]~input_o $end
$var wire 1 K! inst|GEN_REG:7:reg_inst|REG2|int_q~0_combout $end
$var wire 1 L! inst|GEN_REG:6:reg_inst|REG2|int_q~0_combout $end
$var wire 1 M! inst|GEN_REG:4:reg_inst|REG2|int_q~0_combout $end
$var wire 1 N! inst|mux_read1|mux_final_inst|o_data[2]~25_combout $end
$var wire 1 O! inst|GEN_REG:5:reg_inst|REG2|int_q~0_combout $end
$var wire 1 P! inst|mux_read1|mux_final_inst|o_data[2]~26_combout $end
$var wire 1 Q! inst|GEN_REG:2:reg_inst|REG2|int_q~0_combout $end
$var wire 1 R! inst|GEN_REG:0:reg_inst|REG2|int_q~0_combout $end
$var wire 1 S! inst|GEN_REG:1:reg_inst|REG2|int_q~0_combout $end
$var wire 1 T! inst|mux_read1|mux_final_inst|o_data[2]~27_combout $end
$var wire 1 U! inst|GEN_REG:3:reg_inst|REG2|int_q~0_combout $end
$var wire 1 V! inst|mux_read1|mux_final_inst|o_data[2]~28_combout $end
$var wire 1 W! inst|mux_read1|mux_final_inst|o_data[2]~29_combout $end
$var wire 1 X! write_data[1]~input_o $end
$var wire 1 Y! inst|GEN_REG:7:reg_inst|REG1|int_q~0_combout $end
$var wire 1 Z! inst|GEN_REG:6:reg_inst|REG1|int_q~0_combout $end
$var wire 1 [! inst|GEN_REG:4:reg_inst|REG1|int_q~0_combout $end
$var wire 1 \! inst|mux_read1|mux_final_inst|o_data[1]~30_combout $end
$var wire 1 ]! inst|GEN_REG:5:reg_inst|REG1|int_q~0_combout $end
$var wire 1 ^! inst|mux_read1|mux_final_inst|o_data[1]~31_combout $end
$var wire 1 _! inst|GEN_REG:2:reg_inst|REG1|int_q~0_combout $end
$var wire 1 `! inst|GEN_REG:3:reg_inst|REG1|int_q~0_combout $end
$var wire 1 a! inst|GEN_REG:0:reg_inst|REG1|int_q~0_combout $end
$var wire 1 b! inst|GEN_REG:1:reg_inst|REG1|int_q~0_combout $end
$var wire 1 c! inst|mux_read1|mux_final_inst|o_data[1]~32_combout $end
$var wire 1 d! inst|mux_read1|mux_final_inst|o_data[1]~33_combout $end
$var wire 1 e! inst|mux_read1|mux_final_inst|o_data[1]~34_combout $end
$var wire 1 f! write_data[0]~input_o $end
$var wire 1 g! inst|GEN_REG:7:reg_inst|REG0|int_q~0_combout $end
$var wire 1 h! inst|GEN_REG:5:reg_inst|REG0|int_q~0_combout $end
$var wire 1 i! inst|GEN_REG:6:reg_inst|REG0|int_q~0_combout $end
$var wire 1 j! inst|GEN_REG:4:reg_inst|REG0|int_q~0_combout $end
$var wire 1 k! inst|mux_read1|mux_final_inst|o_data[0]~35_combout $end
$var wire 1 l! inst|mux_read1|mux_final_inst|o_data[0]~36_combout $end
$var wire 1 m! inst|GEN_REG:0:reg_inst|REG0|int_q~0_combout $end
$var wire 1 n! inst|GEN_REG:1:reg_inst|REG0|int_q~0_combout $end
$var wire 1 o! inst|mux_read1|mux_final_inst|o_data[0]~37_combout $end
$var wire 1 p! inst|GEN_REG:3:reg_inst|REG0|int_q~0_combout $end
$var wire 1 q! inst|GEN_REG:2:reg_inst|REG0|int_q~0_combout $end
$var wire 1 r! inst|mux_read1|mux_final_inst|o_data[0]~38_combout $end
$var wire 1 s! inst|mux_read1|mux_final_inst|o_data[0]~39_combout $end
$var wire 1 t! Read_reg_2[1]~input_o $end
$var wire 1 u! Read_reg_2[0]~input_o $end
$var wire 1 v! inst|mux_read2|mux_final_inst|o_data[7]~2_combout $end
$var wire 1 w! inst|mux_read2|mux_final_inst|o_data[7]~3_combout $end
$var wire 1 x! inst|mux_read2|mux_final_inst|o_data[7]~0_combout $end
$var wire 1 y! inst|mux_read2|mux_final_inst|o_data[7]~1_combout $end
$var wire 1 z! Read_reg_2[2]~input_o $end
$var wire 1 {! inst|mux_read2|mux_final_inst|o_data[7]~4_combout $end
$var wire 1 |! inst|mux_read2|mux_final_inst|o_data[6]~5_combout $end
$var wire 1 }! inst|mux_read2|mux_final_inst|o_data[6]~6_combout $end
$var wire 1 ~! inst|mux_read2|mux_final_inst|o_data[6]~7_combout $end
$var wire 1 !" inst|mux_read2|mux_final_inst|o_data[6]~8_combout $end
$var wire 1 "" inst|mux_read2|mux_final_inst|o_data[6]~9_combout $end
$var wire 1 #" inst|mux_read2|mux_final_inst|o_data[5]~12_combout $end
$var wire 1 $" inst|mux_read2|mux_final_inst|o_data[5]~13_combout $end
$var wire 1 %" inst|mux_read2|mux_final_inst|o_data[5]~10_combout $end
$var wire 1 &" inst|mux_read2|mux_final_inst|o_data[5]~11_combout $end
$var wire 1 '" inst|mux_read2|mux_final_inst|o_data[5]~14_combout $end
$var wire 1 (" inst|mux_read2|mux_final_inst|o_data[4]~17_combout $end
$var wire 1 )" inst|mux_read2|mux_final_inst|o_data[4]~18_combout $end
$var wire 1 *" inst|mux_read2|mux_final_inst|o_data[4]~15_combout $end
$var wire 1 +" inst|mux_read2|mux_final_inst|o_data[4]~16_combout $end
$var wire 1 ," inst|mux_read2|mux_final_inst|o_data[4]~19_combout $end
$var wire 1 -" inst|mux_read2|mux_final_inst|o_data[3]~22_combout $end
$var wire 1 ." inst|mux_read2|mux_final_inst|o_data[3]~23_combout $end
$var wire 1 /" inst|mux_read2|mux_final_inst|o_data[3]~20_combout $end
$var wire 1 0" inst|mux_read2|mux_final_inst|o_data[3]~21_combout $end
$var wire 1 1" inst|mux_read2|mux_final_inst|o_data[3]~24_combout $end
$var wire 1 2" inst|mux_read2|mux_final_inst|o_data[2]~27_combout $end
$var wire 1 3" inst|mux_read2|mux_final_inst|o_data[2]~28_combout $end
$var wire 1 4" inst|mux_read2|mux_final_inst|o_data[2]~25_combout $end
$var wire 1 5" inst|mux_read2|mux_final_inst|o_data[2]~26_combout $end
$var wire 1 6" inst|mux_read2|mux_final_inst|o_data[2]~29_combout $end
$var wire 1 7" inst|mux_read2|mux_final_inst|o_data[1]~30_combout $end
$var wire 1 8" inst|mux_read2|mux_final_inst|o_data[1]~31_combout $end
$var wire 1 9" inst|mux_read2|mux_final_inst|o_data[1]~32_combout $end
$var wire 1 :" inst|mux_read2|mux_final_inst|o_data[1]~33_combout $end
$var wire 1 ;" inst|mux_read2|mux_final_inst|o_data[1]~34_combout $end
$var wire 1 <" inst|mux_read2|mux_final_inst|o_data[0]~35_combout $end
$var wire 1 =" inst|mux_read2|mux_final_inst|o_data[0]~36_combout $end
$var wire 1 >" inst|mux_read2|mux_final_inst|o_data[0]~37_combout $end
$var wire 1 ?" inst|mux_read2|mux_final_inst|o_data[0]~38_combout $end
$var wire 1 @" inst|mux_read2|mux_final_inst|o_data[0]~39_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
b111000 #
b100 $
x,
x+
x*
x)
x(
x'
x&
x%
x4
x3
x2
x1
x0
x/
x.
x-
x5
06
17
x8
19
1:
1;
x<
x=
x>
x?
x@
xA
xB
xC
xD
xE
xF
xG
xH
xI
xJ
xK
0L
1M
0N
0O
0P
0Q
xR
0S
0T
xU
0V
0W
0X
xY
1Z
1[
1\
0]
0^
0_
0`
0a
xb
0c
0d
xe
0f
0g
xh
xi
0j
0k
xl
xm
0n
xo
0p
xq
xr
xs
xt
xu
xv
xw
1x
xy
0z
x{
0|
x}
1~
x!!
x"!
0#!
x$!
1%!
1&!
x'!
x(!
x)!
x*!
x+!
x,!
x-!
1.!
x/!
x0!
x1!
x2!
x3!
x4!
x5!
x6!
x7!
08!
19!
1:!
x;!
1<!
x=!
x>!
x?!
0@!
1A!
1B!
xC!
xD!
xE!
xF!
xG!
xH!
xI!
0J!
xK!
xL!
1M!
0N!
xO!
0P!
xQ!
xR!
xS!
xT!
xU!
xV!
xW!
0X!
xY!
xZ!
1[!
0\!
x]!
0^!
x_!
x`!
xa!
xb!
xc!
xd!
xe!
0f!
xg!
xh!
xi!
1j!
0k!
0l!
xm!
xn!
xo!
xp!
xq!
xr!
xs!
0t!
0u!
xv!
xw!
0x!
0y!
0z!
x{!
0|!
0}!
x~!
x!"
x""
x#"
x$"
1%"
1&"
x'"
x("
x)"
1*"
1+"
x,"
x-"
x."
1/"
10"
x1"
x2"
x3"
04"
05"
x6"
07"
08"
x9"
x:"
x;"
0<"
0="
x>"
x?"
x@"
$end
#30000
b0 $
0M
05
1f
0Z
1g
0[
1m!
1a!
1R!
0D!
00!
0(!
1r
1h
0>"
0o!
09"
0c!
02"
0T!
1-"
1F!
1("
11!
1#"
1*!
0~!
0t
0v!
0i
0?"
0r!
0:"
0d!
03"
0V!
1."
1H!
1)"
14!
1$"
1,!
0!"
0v
0w!
0m
0@"
0s!
0;"
0e!
06"
0W!
11"
1I!
1,"
1;!
1'"
1-!
0""
0}
0{!
0o
0K
0C
0J
0B
0I
0A
1H
1@
1G
1?
1F
1>
0E
0=
0D
0<
04
0,
03
0+
02
0*
11
1)
10
1(
1/
1'
0.
0&
0-
0%
#80000
b100 "
1z!
15
#210000
b0 "
0z!
05
#1000000
