<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>xLowLayer Peripheral Memmap</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xLowLayer Peripheral Memmap<div class="ingroups"><a class="el" href="group__x_low_layer.html">XLowLayer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>The following are definitions for the base addresses of the memories and peripherals.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga0f2f8870d9fa61ca251ed69464081b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga0f2f8870d9fa61ca251ed69464081b08">xETH_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</a></td></tr>
<tr class="separator:ga0f2f8870d9fa61ca251ed69464081b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafda4b759514fb7c3875ebe1eaf9a28d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#gafda4b759514fb7c3875ebe1eaf9a28d1">xDMA0_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab04dd812f37907dc8bd6ed82e346b563">DMA_BASE</a></td></tr>
<tr class="separator:gafda4b759514fb7c3875ebe1eaf9a28d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46de39ad1686d7a1d36a2ff33eb3a690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga46de39ad1686d7a1d36a2ff33eb3a690">xUSB_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a></td></tr>
<tr class="separator:ga46de39ad1686d7a1d36a2ff33eb3a690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36cf8b166896fcc956f8728d1d34ed26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga36cf8b166896fcc956f8728d1d34ed26">xGPIO_PORTA_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a></td></tr>
<tr class="separator:ga36cf8b166896fcc956f8728d1d34ed26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8062c9b2fdc67580c0c4aa8926a1174a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga8062c9b2fdc67580c0c4aa8926a1174a">xGPIO_PORTB_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a></td></tr>
<tr class="separator:ga8062c9b2fdc67580c0c4aa8926a1174a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64c871cd6013470585155343c56b2a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#gaa64c871cd6013470585155343c56b2a7">xGPIO_PORTC_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a></td></tr>
<tr class="separator:gaa64c871cd6013470585155343c56b2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1688fddb4bd2e9bf4db0ebd7aba4ed4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga1688fddb4bd2e9bf4db0ebd7aba4ed4b">xGPIO_PORTD_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a></td></tr>
<tr class="separator:ga1688fddb4bd2e9bf4db0ebd7aba4ed4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c4c8bd6e98f0a97205b0c83e79e135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#gad7c4c8bd6e98f0a97205b0c83e79e135">xGPIO_PORTE_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a></td></tr>
<tr class="separator:gad7c4c8bd6e98f0a97205b0c83e79e135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a491cb8edec03f59c9f1a57f7748d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gaf99229879e6e3249a0ab9bcefcaf208b">WDT_BASE</a></td></tr>
<tr class="separator:ga6a491cb8edec03f59c9f1a57f7748d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd55ba061c883ad93a015be7d14ff01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#gaebd55ba061c883ad93a015be7d14ff01">xTIMER0_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a5c55fc79dee34c91502b0503404375">TIMER0_BASE</a></td></tr>
<tr class="separator:gaebd55ba061c883ad93a015be7d14ff01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga192043878b7458363afc6770da6f5713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga192043878b7458363afc6770da6f5713">xTIMER1_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a4bd01d91a70285f0bec70f4e9e88bb">TIMER1_BASE</a></td></tr>
<tr class="separator:ga192043878b7458363afc6770da6f5713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6230342aee6b974fc19d48a109565c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#gac6230342aee6b974fc19d48a109565c0">xUART0_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></td></tr>
<tr class="separator:gac6230342aee6b974fc19d48a109565c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga332ce7535bdbacf4b79b7d23adbb618e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga332ce7535bdbacf4b79b7d23adbb618e">xUART1_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></td></tr>
<tr class="separator:ga332ce7535bdbacf4b79b7d23adbb618e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d22dbcb56975d0696ba6d8b908c525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga33d22dbcb56975d0696ba6d8b908c525">xPWM1_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga8b7b369c2f714ba8ed9f34f1af48118b">PWM1_BASE</a></td></tr>
<tr class="separator:ga33d22dbcb56975d0696ba6d8b908c525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb04e98ecf989e4b2aee6126d6454a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#gacb04e98ecf989e4b2aee6126d6454a08">xI2C0_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gabf0928baf4e4350633ca9050b65d1939">I2C0_BASE</a></td></tr>
<tr class="separator:gacb04e98ecf989e4b2aee6126d6454a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a192e230d89432dd43d4ca2d4365807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></td></tr>
<tr class="separator:ga2a192e230d89432dd43d4ca2d4365807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f647b0c3173009d474bf73cef91d487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga8f647b0c3173009d474bf73cef91d487">xRTC_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a></td></tr>
<tr class="separator:ga8f647b0c3173009d474bf73cef91d487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6b76cd78111523c38651c2920e294f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#gac6b76cd78111523c38651c2920e294f1">xSSP1_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac071f483e44c2839bce3691134e35122">SSP1_BASE</a></td></tr>
<tr class="separator:gac6b76cd78111523c38651c2920e294f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf29d7c86a8409cdb9abdefa07cd984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a></td></tr>
<tr class="separator:gabcf29d7c86a8409cdb9abdefa07cd984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc7db29c2a5361dab3c087e53cd5bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga4fc7db29c2a5361dab3c087e53cd5bbb">xCAN1_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad8e45ea6c032d9fce1b0516fff9d8eaa">CAN1_BASE</a></td></tr>
<tr class="separator:ga4fc7db29c2a5361dab3c087e53cd5bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c91d04e04d207ddf73ebbd315ee3ee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga8c91d04e04d207ddf73ebbd315ee3ee6">xCAN2_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gaf7b8267b0d439f8f3e82f86be4b9fba1">CAN2_BASE</a></td></tr>
<tr class="separator:ga8c91d04e04d207ddf73ebbd315ee3ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313f2fbff4105ffa511d67792ae007bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga313f2fbff4105ffa511d67792ae007bc">xI2C1_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a></td></tr>
<tr class="separator:ga313f2fbff4105ffa511d67792ae007bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9414c10252d772abd46c3d4e3dcba10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#gad9414c10252d772abd46c3d4e3dcba10">xSSP0_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga438689791bcb764cbb8a0aa6a69a4c97">SSP0_BASE</a></td></tr>
<tr class="separator:gad9414c10252d772abd46c3d4e3dcba10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78e88653d308e007e8cbaae8fc8a989c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga78e88653d308e007e8cbaae8fc8a989c">xDAC0_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a></td></tr>
<tr class="separator:ga78e88653d308e007e8cbaae8fc8a989c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d97cc2b1d381d6e75ae8e745d37751"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga28d97cc2b1d381d6e75ae8e745d37751">xTIMER2_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga933376d74e94dae8f42e17c09bd91faa">TIMER2_BASE</a></td></tr>
<tr class="separator:ga28d97cc2b1d381d6e75ae8e745d37751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e1735c33195602f45161adfd6b3d0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga48e1735c33195602f45161adfd6b3d0c">xTIMER3_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2bcbc0fe8296511a1a9d12caff242819">TIMER3_BASE</a></td></tr>
<tr class="separator:ga48e1735c33195602f45161adfd6b3d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb753727f2bae0b4634d8ed1280ab983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#gafb753727f2bae0b4634d8ed1280ab983">xUART2_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></td></tr>
<tr class="separator:gafb753727f2bae0b4634d8ed1280ab983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0fee14cf0a02a5027534cdbb1224b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#gab0fee14cf0a02a5027534cdbb1224b30">xUART3_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></td></tr>
<tr class="separator:gab0fee14cf0a02a5027534cdbb1224b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab486716472adca8ab98e89dede261548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#gab486716472adca8ab98e89dede261548">xI2C2_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a></td></tr>
<tr class="separator:gab486716472adca8ab98e89dede261548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41ee52a5bf224157db55b2890bff3846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga41ee52a5bf224157db55b2890bff3846">xI2S_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga50a0c7eb1c7f533adb639599dbad7020">I2S_BASE</a></td></tr>
<tr class="separator:ga41ee52a5bf224157db55b2890bff3846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d09fca03de4a91bd51ae4a48f75205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga83d09fca03de4a91bd51ae4a48f75205">xRIT_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2b0a8cf7ac4d9730fdaa3d2e809e85e9">RIT_BASE</a></td></tr>
<tr class="separator:ga83d09fca03de4a91bd51ae4a48f75205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73ce9c0c90239ecb2dc238702893759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#gab73ce9c0c90239ecb2dc238702893759">xMCPWM_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gaea229c083f633f9876bac041a82ad8e6">MCPWM_BASE</a></td></tr>
<tr class="separator:gab73ce9c0c90239ecb2dc238702893759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadd50b28c75dec3429292ad03f75530e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_low_layer___peripheral___memmap.html#gaadd50b28c75dec3429292ad03f75530e">xQEI_BASE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gae806b5e2054111ec113777562541bbbb">QEI_BASE</a></td></tr>
<tr class="separator:gaadd50b28c75dec3429292ad03f75530e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>The following are definitions for the base addresses of the memories and peripherals. </p>
<p>They are always used as ulBase parameters in the peripheral library. The name of a macro for the base address of a peripheral is in general format as x$Namen$_BASE, e.g. xUART0_BASE. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gabcf29d7c86a8409cdb9abdefa07cd984"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xADC0_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00094">94</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4fc7db29c2a5361dab3c087e53cd5bbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xCAN1_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad8e45ea6c032d9fce1b0516fff9d8eaa">CAN1_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00095">95</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c91d04e04d207ddf73ebbd315ee3ee6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xCAN2_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gaf7b8267b0d439f8f3e82f86be4b9fba1">CAN2_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00096">96</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78e88653d308e007e8cbaae8fc8a989c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xDAC0_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00099">99</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafda4b759514fb7c3875ebe1eaf9a28d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xDMA0_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab04dd812f37907dc8bd6ed82e346b563">DMA_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00077">77</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f2f8870d9fa61ca251ed69464081b08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xETH_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00076">76</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36cf8b166896fcc956f8728d1d34ed26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xGPIO_PORTA_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00079">79</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8062c9b2fdc67580c0c4aa8926a1174a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xGPIO_PORTB_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00080">80</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa64c871cd6013470585155343c56b2a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xGPIO_PORTC_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00081">81</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1688fddb4bd2e9bf4db0ebd7aba4ed4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xGPIO_PORTD_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00082">82</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad7c4c8bd6e98f0a97205b0c83e79e135"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xGPIO_PORTE_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00083">83</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb04e98ecf989e4b2aee6126d6454a08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xI2C0_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gabf0928baf4e4350633ca9050b65d1939">I2C0_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00090">90</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga313f2fbff4105ffa511d67792ae007bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xI2C1_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00097">97</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab486716472adca8ab98e89dede261548"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xI2C2_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00104">104</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41ee52a5bf224157db55b2890bff3846"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xI2S_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga50a0c7eb1c7f533adb639599dbad7020">I2S_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00105">105</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab73ce9c0c90239ecb2dc238702893759"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xMCPWM_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gaea229c083f633f9876bac041a82ad8e6">MCPWM_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00107">107</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga33d22dbcb56975d0696ba6d8b908c525"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xPWM1_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga8b7b369c2f714ba8ed9f34f1af48118b">PWM1_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00089">89</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaadd50b28c75dec3429292ad03f75530e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xQEI_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gae806b5e2054111ec113777562541bbbb">QEI_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00108">108</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga83d09fca03de4a91bd51ae4a48f75205"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xRIT_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2b0a8cf7ac4d9730fdaa3d2e809e85e9">RIT_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00106">106</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f647b0c3173009d474bf73cef91d487"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xRTC_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00092">92</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a192e230d89432dd43d4ca2d4365807"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSPI0_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00091">91</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9414c10252d772abd46c3d4e3dcba10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSSP0_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga438689791bcb764cbb8a0aa6a69a4c97">SSP0_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00098">98</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac6b76cd78111523c38651c2920e294f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSSP1_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac071f483e44c2839bce3691134e35122">SSP1_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00093">93</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaebd55ba061c883ad93a015be7d14ff01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xTIMER0_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a5c55fc79dee34c91502b0503404375">TIMER0_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00085">85</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga192043878b7458363afc6770da6f5713"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xTIMER1_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a4bd01d91a70285f0bec70f4e9e88bb">TIMER1_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00086">86</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28d97cc2b1d381d6e75ae8e745d37751"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xTIMER2_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga933376d74e94dae8f42e17c09bd91faa">TIMER2_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00100">100</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga48e1735c33195602f45161adfd6b3d0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xTIMER3_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2bcbc0fe8296511a1a9d12caff242819">TIMER3_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00101">101</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac6230342aee6b974fc19d48a109565c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xUART0_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00087">87</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga332ce7535bdbacf4b79b7d23adbb618e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xUART1_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00088">88</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb753727f2bae0b4634d8ed1280ab983"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xUART2_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00102">102</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab0fee14cf0a02a5027534cdbb1224b30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xUART3_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00103">103</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga46de39ad1686d7a1d36a2ff33eb3a690"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xUSB_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00078">78</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a491cb8edec03f59c9f1a57f7748d00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xWDT_BASE&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gaf99229879e6e3249a0ab9bcefcaf208b">WDT_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__memmap_8h_source.html#l00084">84</a> of file <a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
