<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.11.21.13:09:49"
 outputDirectory="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex 7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB027R24C2E3V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="3"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BOARD"
     type="String"
     defaultValue="default"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CSR_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CSR_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CSR_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DSP_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DSP_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DSP_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="csr_in_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="csr_in_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="dsp_in_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="dsp_in_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="soft_rst" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="soft_rst_rst_soft_n"
       direction="input"
       role="rst_soft_n"
       width="1" />
  </interface>
  <interface name="ifft_duc_sink_l1" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="dsp_in_clk" />
   <property name="associatedReset" value="dsp_in_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="ifft_duc_sink_l1_valid"
       direction="input"
       role="valid"
       width="1" />
   <port name="ifft_duc_sink_l1_data" direction="input" role="data" width="32" />
   <port
       name="ifft_duc_sink_l1_channel"
       direction="input"
       role="channel"
       width="8" />
  </interface>
  <interface name="ifft_duc_sink_l2" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="dsp_in_clk" />
   <property name="associatedReset" value="dsp_in_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="ifft_duc_sink_l2_valid"
       direction="input"
       role="valid"
       width="1" />
   <port name="ifft_duc_sink_l2_data" direction="input" role="data" width="32" />
   <port
       name="ifft_duc_sink_l2_channel"
       direction="input"
       role="channel"
       width="8" />
  </interface>
  <interface name="ddc_avst_sink" kind="conduit" start="0">
   <property name="associatedClock" value="dsp_in_clk" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ddc_avst_sink_avst_sink_valid"
       direction="input"
       role="avst_sink_valid"
       width="1" />
   <port
       name="ddc_avst_sink_avst_sink_channel"
       direction="input"
       role="avst_sink_channel"
       width="8" />
   <port
       name="ddc_avst_sink_avst_sink_data_l1"
       direction="input"
       role="avst_sink_data_l1"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l2"
       direction="input"
       role="avst_sink_data_l2"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l3"
       direction="input"
       role="avst_sink_data_l3"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l4"
       direction="input"
       role="avst_sink_data_l4"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l5"
       direction="input"
       role="avst_sink_data_l5"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l6"
       direction="input"
       role="avst_sink_data_l6"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l7"
       direction="input"
       role="avst_sink_data_l7"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l8"
       direction="input"
       role="avst_sink_data_l8"
       width="32" />
  </interface>
  <interface name="duc_avst_source" kind="conduit" start="0">
   <property name="associatedClock" value="dsp_in_clk" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="duc_avst_source_duc_avst_source_valid"
       direction="output"
       role="duc_avst_source_valid"
       width="1" />
   <port
       name="duc_avst_source_duc_avst_source_data0"
       direction="output"
       role="duc_avst_source_data0"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data1"
       direction="output"
       role="duc_avst_source_data1"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data2"
       direction="output"
       role="duc_avst_source_data2"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data3"
       direction="output"
       role="duc_avst_source_data3"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data4"
       direction="output"
       role="duc_avst_source_data4"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data5"
       direction="output"
       role="duc_avst_source_data5"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data6"
       direction="output"
       role="duc_avst_source_data6"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data7"
       direction="output"
       role="duc_avst_source_data7"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_channel"
       direction="output"
       role="duc_avst_source_channel"
       width="8" />
  </interface>
  <interface name="ddc_source_l1" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="dsp_in_clk" />
   <property name="associatedReset" value="dsp_in_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="ddc_source_l1_valid" direction="output" role="valid" width="1" />
   <port name="ddc_source_l1_data" direction="output" role="data" width="32" />
   <port
       name="ddc_source_l1_channel"
       direction="output"
       role="channel"
       width="8" />
  </interface>
  <interface name="ddc_source_l2" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="dsp_in_clk" />
   <property name="associatedReset" value="dsp_in_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="ddc_source_l2_valid" direction="output" role="valid" width="1" />
   <port name="ddc_source_l2_data" direction="output" role="data" width="32" />
   <port
       name="ddc_source_l2_channel"
       direction="output"
       role="channel"
       width="8" />
  </interface>
  <interface name="rfp_pulse" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rfp_pulse_data" direction="input" role="data" width="1" />
  </interface>
  <interface name="bw_config_cc1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="bw_config_cc1_bw_config_cc1"
       direction="input"
       role="bw_config_cc1"
       width="8" />
  </interface>
  <interface name="bw_config_cc2" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="bw_config_cc2_bw_config_cc2"
       direction="input"
       role="bw_config_cc2"
       width="8" />
  </interface>
  <interface name="dxc_avst_selctd_cap_intf" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="dsp_in_clk" />
   <property name="associatedReset" value="dsp_in_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="dxc_avst_selctd_cap_intf_valid"
       direction="output"
       role="valid"
       width="1" />
   <port
       name="dxc_avst_selctd_cap_intf_data"
       direction="output"
       role="data"
       width="32" />
   <port
       name="dxc_avst_selctd_cap_intf_channel"
       direction="output"
       role="channel"
       width="3" />
  </interface>
  <interface name="dxc_ss_0_interface_sel" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="dxc_ss_0_interface_sel_data"
       direction="input"
       role="data"
       width="32" />
  </interface>
  <interface name="h2f_lw_bridge_s0" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="131072" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="csr_in_clk" />
   <property name="associatedReset" value="csr_in_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="4" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <property name="dfhFeatureGuid" value="0" />
   <property name="dfhGroupId" value="0" />
   <property name="dfhParameterId" value="" />
   <property name="dfhParameterName" value="" />
   <property name="dfhParameterVersion" value="" />
   <property name="dfhParameterData" value="" />
   <property name="dfhParameterDataLength" value="" />
   <property name="dfhFeatureMajorVersion" value="0" />
   <property name="dfhFeatureMinorVersion" value="0" />
   <property name="dfhFeatureId" value="35" />
   <property name="dfhFeatureType" value="3" />
   <port
       name="h2f_lw_bridge_s0_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="h2f_lw_bridge_s0_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="h2f_lw_bridge_s0_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="h2f_lw_bridge_s0_burstcount"
       direction="input"
       role="burstcount"
       width="1" />
   <port
       name="h2f_lw_bridge_s0_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="h2f_lw_bridge_s0_address"
       direction="input"
       role="address"
       width="17" />
   <port
       name="h2f_lw_bridge_s0_write"
       direction="input"
       role="write"
       width="1" />
   <port name="h2f_lw_bridge_s0_read" direction="input" role="read" width="1" />
   <port
       name="h2f_lw_bridge_s0_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
   <port
       name="h2f_lw_bridge_s0_debugaccess"
       direction="input"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="csr_in_reset" kind="reset" start="0">
   <property name="associatedClock" value="csr_in_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="csr_in_reset_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="dsp_in_reset" kind="reset" start="0">
   <property name="associatedClock" value="dsp_in_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="dsp_in_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
 </perimeter>
 <entity kind="dxc_ss_top" version="1.0" name="dxc_ss_top">
  <parameter name="AUTO_CSR_IN_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CSR_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DSP_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DSP_IN_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_CSR_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DSP_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/synth/dxc_ss_top.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/synth/dxc_ss_top.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: clk_bridge_csr"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: clk_bridge_dsp"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_dxc_ss_0"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_mm_bridge_0"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: rst_bridge_csr"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: rst_bridge_dsp"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_mm_interconnect_1920_666ssxa"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_slave_agent_1921_b6r3djy"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_router_1921_tgakkfa"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_router_1921_ikwl4uy"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_traffic_limiter_1921_js7yfey"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_demultiplexer_1921_cmilary"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_multiplexer_1922_p25q2xy"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_demultiplexer_1921_zp55myy"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_multiplexer_1922_cxravzi"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="clk_bridge_csr">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="cpuInfo" value="" />
  <parameter name="logicalView" value="ip/dxc_ss_top/clk_bridge_csr.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;clk_bridge_csr&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;clk_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;clk_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;clk_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;clk_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;clk_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="clk_bridge_csr" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="dxc_ss_top" as="clock_bridge_csr" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: clk_bridge_csr"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="clk_bridge_dsp">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;50000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="50000000" />
  <parameter name="cpuInfo" value="" />
  <parameter name="logicalView" value="ip/dxc_ss_top/clk_bridge_dsp.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;clk_bridge_dsp&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;clk_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;clk_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;clk_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;clk_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;clk_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="clk_bridge_dsp" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="dxc_ss_top" as="clock_bridge_dsp" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: clk_bridge_dsp"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="dxc_ss_top_dxc_ss_0">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock_csr&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk_csr&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clock_dsp&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk_dsp&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;rst_csr_n&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rst_csr_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_csr&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;rst_dsp_n&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rst_dsp_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_dsp&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;soft_rst&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rst_soft_n&lt;/name&gt;
                    &lt;role&gt;rst_soft_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;ifft_duc_sink_l1&lt;/name&gt;
            &lt;type&gt;avalon_streaming&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ifft_duc_sink_valid1&lt;/name&gt;
                    &lt;role&gt;valid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ifft_duc_sink_data1&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ifft_duc_sink_channel1&lt;/name&gt;
                    &lt;role&gt;channel&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_dsp&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;rst_dsp_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;beatsPerCycle&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;errorDescriptor&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxChannel&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;packetDescription&lt;/key&gt;
                        &lt;value&gt;&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;ifft_duc_sink_l2&lt;/name&gt;
            &lt;type&gt;avalon_streaming&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ifft_duc_sink_valid2&lt;/name&gt;
                    &lt;role&gt;valid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ifft_duc_sink_data2&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ifft_duc_sink_channel2&lt;/name&gt;
                    &lt;role&gt;channel&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_dsp&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;rst_dsp_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;beatsPerCycle&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;errorDescriptor&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxChannel&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;packetDescription&lt;/key&gt;
                        &lt;value&gt;&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;ddc_avst_sink&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;avst_sink_valid&lt;/name&gt;
                    &lt;role&gt;avst_sink_valid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avst_sink_channel&lt;/name&gt;
                    &lt;role&gt;avst_sink_channel&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avst_sink_data_l1&lt;/name&gt;
                    &lt;role&gt;avst_sink_data_l1&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avst_sink_data_l2&lt;/name&gt;
                    &lt;role&gt;avst_sink_data_l2&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avst_sink_data_l3&lt;/name&gt;
                    &lt;role&gt;avst_sink_data_l3&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avst_sink_data_l4&lt;/name&gt;
                    &lt;role&gt;avst_sink_data_l4&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avst_sink_data_l5&lt;/name&gt;
                    &lt;role&gt;avst_sink_data_l5&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avst_sink_data_l6&lt;/name&gt;
                    &lt;role&gt;avst_sink_data_l6&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avst_sink_data_l7&lt;/name&gt;
                    &lt;role&gt;avst_sink_data_l7&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avst_sink_data_l8&lt;/name&gt;
                    &lt;role&gt;avst_sink_data_l8&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_dsp&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;duc_avst_source&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_avst_source_valid&lt;/name&gt;
                    &lt;role&gt;duc_avst_source_valid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_avst_source_data0&lt;/name&gt;
                    &lt;role&gt;duc_avst_source_data0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_avst_source_data1&lt;/name&gt;
                    &lt;role&gt;duc_avst_source_data1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_avst_source_data2&lt;/name&gt;
                    &lt;role&gt;duc_avst_source_data2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_avst_source_data3&lt;/name&gt;
                    &lt;role&gt;duc_avst_source_data3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_avst_source_data4&lt;/name&gt;
                    &lt;role&gt;duc_avst_source_data4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_avst_source_data5&lt;/name&gt;
                    &lt;role&gt;duc_avst_source_data5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_avst_source_data6&lt;/name&gt;
                    &lt;role&gt;duc_avst_source_data6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_avst_source_data7&lt;/name&gt;
                    &lt;role&gt;duc_avst_source_data7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_avst_source_channel&lt;/name&gt;
                    &lt;role&gt;duc_avst_source_channel&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_dsp&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;ddc_source_l1&lt;/name&gt;
            &lt;type&gt;avalon_streaming&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_source_valid1&lt;/name&gt;
                    &lt;role&gt;valid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_source_data1&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_source_channel1&lt;/name&gt;
                    &lt;role&gt;channel&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_dsp&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;rst_dsp_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;beatsPerCycle&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;errorDescriptor&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxChannel&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;packetDescription&lt;/key&gt;
                        &lt;value&gt;&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;ddc_source_l2&lt;/name&gt;
            &lt;type&gt;avalon_streaming&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_source_valid2&lt;/name&gt;
                    &lt;role&gt;valid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_source_data2&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_source_channel2&lt;/name&gt;
                    &lt;role&gt;channel&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_dsp&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;rst_dsp_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;beatsPerCycle&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;errorDescriptor&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxChannel&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;packetDescription&lt;/key&gt;
                        &lt;value&gt;&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;rfp_pulse&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rfp_pul&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;bw_config_cc1&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;bw_config_cc1&lt;/name&gt;
                    &lt;role&gt;bw_config_cc1&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;bw_config_cc2&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;bw_config_cc2&lt;/name&gt;
                    &lt;role&gt;bw_config_cc2&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;dxc_avst_selctd_cap_intf&lt;/name&gt;
            &lt;type&gt;avalon_streaming&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;dxc_avst_selctd_cap_intf_valid&lt;/name&gt;
                    &lt;role&gt;valid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;dxc_avst_selctd_cap_intf_data&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;dxc_avst_selctd_cap_intf_chan&lt;/name&gt;
                    &lt;role&gt;channel&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_dsp&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;rst_dsp_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;beatsPerCycle&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;errorDescriptor&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxChannel&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;packetDescription&lt;/key&gt;
                        &lt;value&gt;&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;dxc_ss_config_csr&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;dxc_ss_config_csr_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;7&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;dxc_ss_config_csr_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;dxc_ss_config_csr_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;dxc_ss_config_csr_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;dxc_ss_config_csr_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;dxc_ss_config_csr_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;dxc_ss_config_csr_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;512&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_csr&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;rst_csr_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;duc_csr_l1&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_l1_busIn_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_l1_busIn_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;12&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_l1_busIn_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_l1_busIn_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_l1_busOut_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_l1_busOut_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_l1_busOut_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;16384&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_csr&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;rst_csr_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;ddc_csr_l1&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_l1_busIn_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_l1_busIn_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;12&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_l1_busIn_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_l1_busIn_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_l1_busOut_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_l1_busOut_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_l1_busOut_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;16384&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_csr&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;rst_csr_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;duc_csr_l2&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_l2_busIn_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_l2_busIn_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;12&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_l2_busIn_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_l2_busIn_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_l2_busOut_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_l2_busOut_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;duc_l2_busOut_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;16384&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_csr&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;rst_csr_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;ddc_csr_l2&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_l2_busIn_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_l2_busIn_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;12&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_l2_busIn_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_l2_busIn_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_l2_busOut_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_l2_busOut_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ddc_l2_busOut_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;16384&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_csr&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;rst_csr_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;ca_interp_csr&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ca_interp_busIn_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ca_interp_busIn_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;7&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ca_interp_busIn_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ca_interp_busIn_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ca_interp_busOut_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ca_interp_busOut_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ca_interp_busOut_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;512&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_csr&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;rst_csr_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;dec_dly_comp_csr&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;dec_dly_comp_busIn_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;dec_dly_comp_busIn_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;7&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;dec_dly_comp_busIn_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;dec_dly_comp_busIn_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;dec_dly_comp_busOut_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;dec_dly_comp_busOut_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;dec_dly_comp_busOut_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;512&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_csr&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;rst_csr_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;interface_sel&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;interface_sel&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock_csr&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk_csr&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clock_dsp&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk_dsp&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;rst_csr_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rst_csr_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_csr&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;rst_dsp_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rst_dsp_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_dsp&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;soft_rst&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rst_soft_n&lt;/name&gt;
                        &lt;role&gt;rst_soft_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;ifft_duc_sink_l1&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ifft_duc_sink_valid1&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ifft_duc_sink_data1&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ifft_duc_sink_channel1&lt;/name&gt;
                        &lt;role&gt;channel&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_dsp&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;rst_dsp_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;ifft_duc_sink_l2&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ifft_duc_sink_valid2&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ifft_duc_sink_data2&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ifft_duc_sink_channel2&lt;/name&gt;
                        &lt;role&gt;channel&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_dsp&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;rst_dsp_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;ddc_avst_sink&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avst_sink_valid&lt;/name&gt;
                        &lt;role&gt;avst_sink_valid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avst_sink_channel&lt;/name&gt;
                        &lt;role&gt;avst_sink_channel&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avst_sink_data_l1&lt;/name&gt;
                        &lt;role&gt;avst_sink_data_l1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avst_sink_data_l2&lt;/name&gt;
                        &lt;role&gt;avst_sink_data_l2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avst_sink_data_l3&lt;/name&gt;
                        &lt;role&gt;avst_sink_data_l3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avst_sink_data_l4&lt;/name&gt;
                        &lt;role&gt;avst_sink_data_l4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avst_sink_data_l5&lt;/name&gt;
                        &lt;role&gt;avst_sink_data_l5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avst_sink_data_l6&lt;/name&gt;
                        &lt;role&gt;avst_sink_data_l6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avst_sink_data_l7&lt;/name&gt;
                        &lt;role&gt;avst_sink_data_l7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avst_sink_data_l8&lt;/name&gt;
                        &lt;role&gt;avst_sink_data_l8&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_dsp&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;duc_avst_source&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_avst_source_valid&lt;/name&gt;
                        &lt;role&gt;duc_avst_source_valid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_avst_source_data0&lt;/name&gt;
                        &lt;role&gt;duc_avst_source_data0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_avst_source_data1&lt;/name&gt;
                        &lt;role&gt;duc_avst_source_data1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_avst_source_data2&lt;/name&gt;
                        &lt;role&gt;duc_avst_source_data2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_avst_source_data3&lt;/name&gt;
                        &lt;role&gt;duc_avst_source_data3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_avst_source_data4&lt;/name&gt;
                        &lt;role&gt;duc_avst_source_data4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_avst_source_data5&lt;/name&gt;
                        &lt;role&gt;duc_avst_source_data5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_avst_source_data6&lt;/name&gt;
                        &lt;role&gt;duc_avst_source_data6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_avst_source_data7&lt;/name&gt;
                        &lt;role&gt;duc_avst_source_data7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_avst_source_channel&lt;/name&gt;
                        &lt;role&gt;duc_avst_source_channel&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_dsp&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;ddc_source_l1&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_source_valid1&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_source_data1&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_source_channel1&lt;/name&gt;
                        &lt;role&gt;channel&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_dsp&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;rst_dsp_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;ddc_source_l2&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_source_valid2&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_source_data2&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_source_channel2&lt;/name&gt;
                        &lt;role&gt;channel&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_dsp&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;rst_dsp_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;rfp_pulse&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rfp_pul&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;bw_config_cc1&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;bw_config_cc1&lt;/name&gt;
                        &lt;role&gt;bw_config_cc1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;bw_config_cc2&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;bw_config_cc2&lt;/name&gt;
                        &lt;role&gt;bw_config_cc2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;dxc_avst_selctd_cap_intf&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;dxc_avst_selctd_cap_intf_valid&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;dxc_avst_selctd_cap_intf_data&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;dxc_avst_selctd_cap_intf_chan&lt;/name&gt;
                        &lt;role&gt;channel&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_dsp&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;rst_dsp_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;dxc_ss_config_csr&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;dxc_ss_config_csr_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;dxc_ss_config_csr_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;dxc_ss_config_csr_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;dxc_ss_config_csr_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;dxc_ss_config_csr_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;dxc_ss_config_csr_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;dxc_ss_config_csr_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_csr&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;rst_csr_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;duc_csr_l1&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_l1_busIn_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_l1_busIn_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;12&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_l1_busIn_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_l1_busIn_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_l1_busOut_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_l1_busOut_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_l1_busOut_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;16384&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_csr&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;rst_csr_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;ddc_csr_l1&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_l1_busIn_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_l1_busIn_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;12&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_l1_busIn_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_l1_busIn_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_l1_busOut_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_l1_busOut_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_l1_busOut_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;16384&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_csr&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;rst_csr_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;duc_csr_l2&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_l2_busIn_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_l2_busIn_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;12&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_l2_busIn_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_l2_busIn_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_l2_busOut_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_l2_busOut_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;duc_l2_busOut_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;16384&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_csr&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;rst_csr_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;ddc_csr_l2&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_l2_busIn_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_l2_busIn_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;12&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_l2_busIn_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_l2_busIn_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_l2_busOut_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_l2_busOut_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ddc_l2_busOut_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;16384&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_csr&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;rst_csr_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;ca_interp_csr&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ca_interp_busIn_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ca_interp_busIn_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ca_interp_busIn_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ca_interp_busIn_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ca_interp_busOut_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ca_interp_busOut_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ca_interp_busOut_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_csr&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;rst_csr_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;dec_dly_comp_csr&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;dec_dly_comp_busIn_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;dec_dly_comp_busIn_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;dec_dly_comp_busIn_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;dec_dly_comp_busIn_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;dec_dly_comp_busOut_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;dec_dly_comp_busOut_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;dec_dly_comp_busOut_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_csr&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;rst_csr_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;interface_sel&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;interface_sel&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;dxc_ss&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;dxc_ss&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;ca_interp_csr&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;ca_interp_csr&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;ca_interp_csr&apos; start=&apos;0x0&apos; end=&apos;0x200&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;9&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;ddc_csr_l1&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;ddc_csr_l1&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;ddc_csr_l1&apos; start=&apos;0x0&apos; end=&apos;0x4000&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;14&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;ddc_csr_l2&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;ddc_csr_l2&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;ddc_csr_l2&apos; start=&apos;0x0&apos; end=&apos;0x4000&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;14&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;dec_dly_comp_csr&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;dec_dly_comp_csr&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;dec_dly_comp_csr&apos; start=&apos;0x0&apos; end=&apos;0x200&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;9&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;duc_csr_l1&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;duc_csr_l1&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;duc_csr_l1&apos; start=&apos;0x0&apos; end=&apos;0x4000&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;14&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;duc_csr_l2&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;duc_csr_l2&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;duc_csr_l2&apos; start=&apos;0x0&apos; end=&apos;0x4000&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;14&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;dxc_ss_config_csr&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;dxc_ss_config_csr&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;dxc_ss_config_csr&apos; start=&apos;0x0&apos; end=&apos;0x200&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;9&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter name="logicalView" value="ip/dxc_ss_top/dxc_ss_top_dxc_ss_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;NUM_OF_ANT&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;NUM_OF_FFT&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;2&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;CPRI_ETH_DATAWIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;128&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;XRAN_ETH_DATAWIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;128&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;CH_DW&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;NUM_OF_PRACH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;2&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;CAPTURE_DMA_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;512&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;IQ_DATAWIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;32&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;CPRI_FRAME_DATAWIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;64&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;ECPRI_CAPTURE_INSTANCES&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;2&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DSP_CAPTURE_INSTANCES&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;30&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DXC_DSP_CAPTURE_INST&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;22&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;dxc_ss_top_dxc_ss_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dxc_ss_top_dxc_ss_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dxc_ss_top_dxc_ss_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dxc_ss_top_dxc_ss_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dxc_ss_top_dxc_ss_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dxc_ss_top_dxc_ss_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dxc_ss_top_dxc_ss_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dxc_ss_top_dxc_ss_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dxc_ss_top_dxc_ss_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dxc_ss_top_dxc_ss_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dxc_ss_top_dxc_ss_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="dxc_ss_0" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="dxc_ss_top" as="dxc_ss_0" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_dxc_ss_0"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="dxc_ss_top_mm_bridge_0">
  <parameter name="hlsFile" value="" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="17" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;17&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;131072&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;h2f_lw_bridge.m0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;4&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;17&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;17&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;131072&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;h2f_lw_bridge.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;17&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;20.1.0&lt;/version&gt;
        &lt;displayName&gt;Avalon Memory Mapped Pipeline Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;17&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter name="logicalView" value="ip/dxc_ss_top/dxc_ss_top_mm_bridge_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Bridge data width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DATA_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;32&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Symbol (byte) width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYMBOL_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;HDL_ADDR_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;17&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Bridge burstcount width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BURSTCOUNT_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;When enabled, the command (or response) networks are pipelined, potentially increasing the frequency at the expense of increase logic and latency.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;PIPELINE_COMMAND&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;When enabled, the command (or response) networks are pipelined, potentially increasing the frequency at the expense of increase logic and latency.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;PIPELINE_RESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means allows asynchronous resets, 1 means internal reset synchronization &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYNC_RESET&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means writeresponsvalid is disabled, 1 means writeresponsevalid is enabled &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_WRITERESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;S0_WAITREQUEST_ALLOWANCE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;M0_WAITREQUEST_ALLOWANCE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;dxc_ss_top_mm_bridge_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dxc_ss_top_mm_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dxc_ss_top_mm_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dxc_ss_top_mm_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dxc_ss_top_mm_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dxc_ss_top_mm_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dxc_ss_top_mm_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dxc_ss_top_mm_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dxc_ss_top_mm_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dxc_ss_top_mm_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dxc_ss_top_mm_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="mm_bridge_0" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="dxc_ss_top" as="h2f_lw_bridge" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_mm_bridge_0"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="rst_bridge_csr">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;-1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter name="logicalView" value="ip/dxc_ss_top/rst_bridge_csr.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;rst_bridge_csr&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="rst_bridge_csr" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="dxc_ss_top" as="rst_bridge_csr" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: rst_bridge_csr"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="rst_bridge_dsp">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter name="logicalView" value="ip/dxc_ss_top/rst_bridge_dsp.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;rst_bridge_dsp&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="rst_bridge_dsp" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="dxc_ss_top" as="rst_bridge_dsp" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: rst_bridge_dsp"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="dxc_ss_top_altera_mm_interconnect_1920_666ssxa">
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {h2f_lw_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_ADDRESS_W} {17};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {UAV_ADDRESS_W} {17};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {SYNC_RESET} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_OUTPUTENABLE} {0};add_instance {dxc_ss_0_ca_interp_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {UAV_ADDRESS_W} {17};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_READ} {1};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_translator} {SYNC_RESET} {1};add_instance {dxc_ss_0_ddc_csr_l1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_DATA_W} {32};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {UAV_ADDRESS_W} {17};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_READDATA} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_READ} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_WRITE} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_LOCK} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_translator} {SYNC_RESET} {1};add_instance {dxc_ss_0_ddc_csr_l2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_DATA_W} {32};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {UAV_ADDRESS_W} {17};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_READDATA} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_READ} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_WRITE} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_LOCK} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_translator} {SYNC_RESET} {1};add_instance {dxc_ss_0_dec_dly_comp_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {UAV_ADDRESS_W} {17};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_READ} {1};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_translator} {SYNC_RESET} {1};add_instance {dxc_ss_0_duc_csr_l1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_DATA_W} {32};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {UAV_ADDRESS_W} {17};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_READDATA} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_READ} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_WRITE} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_LOCK} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_translator} {SYNC_RESET} {1};add_instance {dxc_ss_0_duc_csr_l2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_DATA_W} {32};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {UAV_ADDRESS_W} {17};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_READDATA} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_READ} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_WRITE} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_LOCK} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_translator} {SYNC_RESET} {1};add_instance {dxc_ss_0_dxc_ss_config_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {UAV_ADDRESS_W} {17};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_READ} {1};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_translator} {SYNC_RESET} {1};add_instance {h2f_lw_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_WUNIQUE} {99};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DOMAIN_H} {98};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DOMAIN_L} {97};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SNOOP_H} {96};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SNOOP_L} {93};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BARRIER_H} {92};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BARRIER_L} {91};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_QOS_H} {71};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_QOS_L} {71};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {69};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {69};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {68};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {68};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BURST_TYPE_H} {67};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BURST_TYPE_L} {66};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_CACHE_H} {85};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_CACHE_L} {82};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {58};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_LOCK} {57};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BURSTWRAP_L} {62};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BYTE_CNT_H} {61};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BYTE_CNT_L} {59};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ADDR_H} {52};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {53};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_POSTED} {54};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_WRITE} {55};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_READ} {56};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_POISON_H} {100};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_POISON_L} {100};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DATACHK_H} {101};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DATACHK_L} {101};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ADDRCHK_H} {104};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ADDRCHK_L} {103};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SAI_H} {105};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SAI_L} {105};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_EOP_OOO} {106};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SOP_OOO} {107};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_SEQ_H} {114};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_SEQ_L} {108};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_USER_DATA_H} {102};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_USER_DATA_L} {102};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {ST_DATA_W} {115};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000011000&quot;
   end=&quot;0x00000000000011200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000010200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000008000&quot;
   end=&quot;0x0000000000000c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000012000&quot;
   end=&quot;0x00000000000012200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {ID} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {SYNC_RESET} {1};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {ROLE_BASED_USER} {0};add_instance {dxc_ss_0_ca_interp_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_TRANS_LOCK} {57};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_BURSTWRAP_L} {62};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_BYTE_CNT_H} {61};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_BYTE_CNT_L} {59};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_ADDR_H} {52};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_TRANS_COMPRESSED_READ} {53};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_TRANS_POSTED} {54};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_TRANS_WRITE} {55};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_TRANS_READ} {56};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_POISON_H} {100};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_POISON_L} {100};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_DATACHK_H} {101};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_DATACHK_L} {101};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_SAI_H} {105};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_SAI_L} {105};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_ADDRCHK_H} {104};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_ADDRCHK_L} {103};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_EOP_OOO} {106};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_SOP_OOO} {107};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_TRANS_SEQ_H} {114};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_TRANS_SEQ_L} {108};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_USER_DATA_H} {102};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_USER_DATA_L} {102};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {ST_DATA_W} {115};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {ID} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {SYNC_RESET} {1};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent} {ROLE_BASED_USER} {0};add_instance {dxc_ss_0_ca_interp_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {dxc_ss_0_ddc_csr_l1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_TRANS_LOCK} {57};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_BURSTWRAP_L} {62};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_BYTE_CNT_H} {61};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_BYTE_CNT_L} {59};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_ADDR_H} {52};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_TRANS_COMPRESSED_READ} {53};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_TRANS_POSTED} {54};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_TRANS_WRITE} {55};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_TRANS_READ} {56};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_POISON_H} {100};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_POISON_L} {100};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_DATACHK_H} {101};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_DATACHK_L} {101};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_SAI_H} {105};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_SAI_L} {105};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_ADDRCHK_H} {104};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_ADDRCHK_L} {103};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_EOP_OOO} {106};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_SOP_OOO} {107};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_TRANS_SEQ_H} {114};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_TRANS_SEQ_L} {108};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_USER_DATA_H} {102};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_USER_DATA_L} {102};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {ST_DATA_W} {115};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {ID} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {SYNC_RESET} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent} {ROLE_BASED_USER} {0};add_instance {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {dxc_ss_0_ddc_csr_l2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_TRANS_LOCK} {57};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_BURSTWRAP_L} {62};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_BYTE_CNT_H} {61};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_BYTE_CNT_L} {59};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_ADDR_H} {52};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_TRANS_COMPRESSED_READ} {53};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_TRANS_POSTED} {54};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_TRANS_WRITE} {55};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_TRANS_READ} {56};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_POISON_H} {100};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_POISON_L} {100};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_DATACHK_H} {101};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_DATACHK_L} {101};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_SAI_H} {105};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_SAI_L} {105};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_ADDRCHK_H} {104};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_ADDRCHK_L} {103};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_EOP_OOO} {106};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_SOP_OOO} {107};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_TRANS_SEQ_H} {114};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_TRANS_SEQ_L} {108};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_USER_DATA_H} {102};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_USER_DATA_L} {102};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {ST_DATA_W} {115};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {ID} {2};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {SYNC_RESET} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent} {ROLE_BASED_USER} {0};add_instance {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {dxc_ss_0_dec_dly_comp_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_TRANS_LOCK} {57};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_BURSTWRAP_L} {62};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_BYTE_CNT_H} {61};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_BYTE_CNT_L} {59};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_ADDR_H} {52};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_TRANS_COMPRESSED_READ} {53};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_TRANS_POSTED} {54};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_TRANS_WRITE} {55};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_TRANS_READ} {56};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_POISON_H} {100};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_POISON_L} {100};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_DATACHK_H} {101};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_DATACHK_L} {101};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_SAI_H} {105};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_SAI_L} {105};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_ADDRCHK_H} {104};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_ADDRCHK_L} {103};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_EOP_OOO} {106};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_SOP_OOO} {107};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_TRANS_SEQ_H} {114};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_TRANS_SEQ_L} {108};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_USER_DATA_H} {102};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_USER_DATA_L} {102};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {ST_DATA_W} {115};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {ID} {3};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {SYNC_RESET} {1};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent} {ROLE_BASED_USER} {0};add_instance {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {dxc_ss_0_duc_csr_l1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_TRANS_LOCK} {57};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_BURSTWRAP_L} {62};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_BYTE_CNT_H} {61};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_BYTE_CNT_L} {59};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_ADDR_H} {52};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_TRANS_COMPRESSED_READ} {53};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_TRANS_POSTED} {54};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_TRANS_WRITE} {55};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_TRANS_READ} {56};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_POISON_H} {100};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_POISON_L} {100};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_DATACHK_H} {101};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_DATACHK_L} {101};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_SAI_H} {105};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_SAI_L} {105};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_ADDRCHK_H} {104};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_ADDRCHK_L} {103};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_EOP_OOO} {106};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_SOP_OOO} {107};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_TRANS_SEQ_H} {114};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_TRANS_SEQ_L} {108};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_USER_DATA_H} {102};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_USER_DATA_L} {102};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {ST_DATA_W} {115};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {ID} {4};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {SYNC_RESET} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent} {ROLE_BASED_USER} {0};add_instance {dxc_ss_0_duc_csr_l1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {dxc_ss_0_duc_csr_l2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_TRANS_LOCK} {57};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_BURSTWRAP_L} {62};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_BYTE_CNT_H} {61};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_BYTE_CNT_L} {59};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_ADDR_H} {52};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_TRANS_COMPRESSED_READ} {53};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_TRANS_POSTED} {54};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_TRANS_WRITE} {55};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_TRANS_READ} {56};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_POISON_H} {100};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_POISON_L} {100};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_DATACHK_H} {101};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_DATACHK_L} {101};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_SAI_H} {105};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_SAI_L} {105};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_ADDRCHK_H} {104};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_ADDRCHK_L} {103};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_EOP_OOO} {106};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_SOP_OOO} {107};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_TRANS_SEQ_H} {114};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_TRANS_SEQ_L} {108};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_USER_DATA_H} {102};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_USER_DATA_L} {102};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {ST_DATA_W} {115};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {ID} {5};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {SYNC_RESET} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent} {ROLE_BASED_USER} {0};add_instance {dxc_ss_0_duc_csr_l2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {dxc_ss_0_dxc_ss_config_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_TRANS_LOCK} {57};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_BURSTWRAP_L} {62};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_BYTE_CNT_H} {61};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_BYTE_CNT_L} {59};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_ADDR_H} {52};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_TRANS_COMPRESSED_READ} {53};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_TRANS_POSTED} {54};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_TRANS_WRITE} {55};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_TRANS_READ} {56};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_POISON_H} {100};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_POISON_L} {100};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_DATACHK_H} {101};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_DATACHK_L} {101};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_SAI_H} {105};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_SAI_L} {105};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_ADDRCHK_H} {104};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_ADDRCHK_L} {103};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_EOP_OOO} {106};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_SOP_OOO} {107};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_TRANS_SEQ_H} {114};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_TRANS_SEQ_L} {108};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_USER_DATA_H} {102};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_USER_DATA_L} {102};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {ST_DATA_W} {115};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {ID} {6};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {SYNC_RESET} {1};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent} {ROLE_BASED_USER} {0};add_instance {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {4 1 5 2 3 0 6 };set_instance_parameter_value {router} {CHANNEL_ID} {0010000 0000010 0100000 0000100 0001000 0000001 1000000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x4000 0x8000 0xc000 0x10000 0x11000 0x12000 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000 0x8000 0xc000 0x10000 0x10200 0x11200 0x12200 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {52};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {55};set_instance_parameter_value {router} {PKT_TRANS_READ} {56};set_instance_parameter_value {router} {ST_DATA_W} {115};set_instance_parameter_value {router} {ST_CHANNEL_W} {7};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {4};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {52};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {55};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {56};set_instance_parameter_value {router_001} {ST_DATA_W} {115};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {52};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {55};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {56};set_instance_parameter_value {router_002} {ST_DATA_W} {115};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {52};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {55};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {56};set_instance_parameter_value {router_003} {ST_DATA_W} {115};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {52};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {55};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {56};set_instance_parameter_value {router_004} {ST_DATA_W} {115};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {1};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {52};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {55};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {56};set_instance_parameter_value {router_005} {ST_DATA_W} {115};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_005} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_005} {SYNC_RESET} {1};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {52};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {55};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {56};set_instance_parameter_value {router_006} {ST_DATA_W} {115};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_006} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_006} {SYNC_RESET} {1};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {52};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {55};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {56};set_instance_parameter_value {router_007} {ST_DATA_W} {115};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_007} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_007} {SYNC_RESET} {1};add_instance {h2f_lw_bridge_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {SYNC_RESET} {1};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_DEST_ID_H} {77};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_DEST_ID_L} {75};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_SRC_ID_H} {74};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_SRC_ID_L} {72};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_BYTE_CNT_H} {61};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_BYTE_CNT_L} {59};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_TRANS_POSTED} {54};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_TRANS_WRITE} {55};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_TRANS_SEQ_H} {114};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_TRANS_SEQ_L} {108};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {2};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {ST_DATA_W} {115};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {VALID_WIDTH} {7};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {REORDER} {0};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {ENABLE_OOO} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {115};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {7};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {7};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {57};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux} {PKT_EOP_OOO} {76};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {57};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_001} {PKT_EOP_OOO} {76};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {57};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_002} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_002} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_002} {PKT_EOP_OOO} {76};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {57};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_003} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_003} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_003} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_003} {PKT_EOP_OOO} {76};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {57};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_004} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_004} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_004} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_004} {PKT_EOP_OOO} {76};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {57};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_005} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_005} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_005} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_005} {PKT_EOP_OOO} {76};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {57};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_006} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_006} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_006} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_006} {PKT_EOP_OOO} {76};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {1};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_003} {SYNC_RESET} {1};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_004} {SYNC_RESET} {1};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_005} {SYNC_RESET} {1};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_006} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {115};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {7};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {57};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {trans_seq(114:108) sop_ooo(107) eop_ooo(106) sai(105) addrchk(104:103) user_data(102) datachk(101) poison(100) wunique(99) domain(98:97) snoop(96:93) barrier(92:91) ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62) byte_cnt(61:59) trans_exclusive(58) trans_lock(57) trans_read(56) trans_write(55) trans_posted(54) trans_compressed_read(53) addr(52:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux} {PKT_EOP_OOO} {76};add_instance {h2f_lw_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {h2f_lw_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {h2f_lw_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {h2f_lw_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {h2f_lw_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {h2f_lw_bridge_reset_reset_bridge} {SYNC_RESET} {1};add_instance {h2f_lw_bridge_m0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {h2f_lw_bridge_m0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {h2f_lw_bridge_m0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {clock_bridge_csr_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_bridge_csr_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clock_bridge_csr_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {h2f_lw_bridge_m0_translator.avalon_universal_master_0} {h2f_lw_bridge_m0_agent.av} {avalon};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {domainAlias} {};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_ca_interp_csr_agent.m0} {dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.m0/dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.m0/dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.m0/dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.m0/dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.m0/dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.m0/dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.m0/dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.m0/dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.m0/dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.m0/dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.m0/dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.m0/dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.m0/dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.m0/dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.m0/dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.m0/dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.m0/dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.m0/dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.m0/dxc_ss_0_ca_interp_csr_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_ca_interp_csr_agent.rf_source} {dxc_ss_0_ca_interp_csr_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rf_source/dxc_ss_0_ca_interp_csr_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rf_source/dxc_ss_0_ca_interp_csr_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rf_source/dxc_ss_0_ca_interp_csr_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rf_source/dxc_ss_0_ca_interp_csr_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rf_source/dxc_ss_0_ca_interp_csr_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rf_source/dxc_ss_0_ca_interp_csr_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rf_source/dxc_ss_0_ca_interp_csr_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rf_source/dxc_ss_0_ca_interp_csr_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rf_source/dxc_ss_0_ca_interp_csr_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rf_source/dxc_ss_0_ca_interp_csr_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rf_source/dxc_ss_0_ca_interp_csr_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rf_source/dxc_ss_0_ca_interp_csr_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rf_source/dxc_ss_0_ca_interp_csr_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rf_source/dxc_ss_0_ca_interp_csr_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rf_source/dxc_ss_0_ca_interp_csr_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_ca_interp_csr_agent_rsp_fifo.out} {dxc_ss_0_ca_interp_csr_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo.out/dxc_ss_0_ca_interp_csr_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo.out/dxc_ss_0_ca_interp_csr_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo.out/dxc_ss_0_ca_interp_csr_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo.out/dxc_ss_0_ca_interp_csr_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo.out/dxc_ss_0_ca_interp_csr_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo.out/dxc_ss_0_ca_interp_csr_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo.out/dxc_ss_0_ca_interp_csr_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo.out/dxc_ss_0_ca_interp_csr_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo.out/dxc_ss_0_ca_interp_csr_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo.out/dxc_ss_0_ca_interp_csr_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo.out/dxc_ss_0_ca_interp_csr_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo.out/dxc_ss_0_ca_interp_csr_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo.out/dxc_ss_0_ca_interp_csr_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo.out/dxc_ss_0_ca_interp_csr_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent_rsp_fifo.out/dxc_ss_0_ca_interp_csr_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_ca_interp_csr_agent.rdata_fifo_src} {dxc_ss_0_ca_interp_csr_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rdata_fifo_src/dxc_ss_0_ca_interp_csr_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rdata_fifo_src/dxc_ss_0_ca_interp_csr_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rdata_fifo_src/dxc_ss_0_ca_interp_csr_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rdata_fifo_src/dxc_ss_0_ca_interp_csr_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rdata_fifo_src/dxc_ss_0_ca_interp_csr_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rdata_fifo_src/dxc_ss_0_ca_interp_csr_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rdata_fifo_src/dxc_ss_0_ca_interp_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rdata_fifo_src/dxc_ss_0_ca_interp_csr_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rdata_fifo_src/dxc_ss_0_ca_interp_csr_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rdata_fifo_src/dxc_ss_0_ca_interp_csr_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rdata_fifo_src/dxc_ss_0_ca_interp_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rdata_fifo_src/dxc_ss_0_ca_interp_csr_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rdata_fifo_src/dxc_ss_0_ca_interp_csr_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rdata_fifo_src/dxc_ss_0_ca_interp_csr_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rdata_fifo_src/dxc_ss_0_ca_interp_csr_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux.src} {dxc_ss_0_ca_interp_csr_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/dxc_ss_0_ca_interp_csr_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/dxc_ss_0_ca_interp_csr_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/dxc_ss_0_ca_interp_csr_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/dxc_ss_0_ca_interp_csr_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/dxc_ss_0_ca_interp_csr_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/dxc_ss_0_ca_interp_csr_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/dxc_ss_0_ca_interp_csr_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/dxc_ss_0_ca_interp_csr_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/dxc_ss_0_ca_interp_csr_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/dxc_ss_0_ca_interp_csr_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/dxc_ss_0_ca_interp_csr_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/dxc_ss_0_ca_interp_csr_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/dxc_ss_0_ca_interp_csr_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/dxc_ss_0_ca_interp_csr_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/dxc_ss_0_ca_interp_csr_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/dxc_ss_0_ca_interp_csr_agent.cp} {qsys_mm.command};add_connection {dxc_ss_0_ddc_csr_l1_agent.m0} {dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.m0/dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.m0/dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.m0/dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.m0/dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.m0/dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.m0/dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.m0/dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.m0/dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.m0/dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.m0/dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.m0/dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.m0/dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.m0/dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.m0/dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.m0/dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.m0/dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.m0/dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.m0/dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.m0/dxc_ss_0_ddc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_ddc_csr_l1_agent.rf_source} {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rf_source/dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rf_source/dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rf_source/dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rf_source/dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rf_source/dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rf_source/dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rf_source/dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rf_source/dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rf_source/dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rf_source/dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rf_source/dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rf_source/dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rf_source/dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rf_source/dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rf_source/dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.out} {dxc_ss_0_ddc_csr_l1_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l1_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l1_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l1_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l1_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l1_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l1_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l1_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l1_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l1_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l1_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l1_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l1_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l1_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l1_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l1_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_src} {dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux_001.src} {dxc_ss_0_ddc_csr_l1_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_0_ddc_csr_l1_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_0_ddc_csr_l1_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_0_ddc_csr_l1_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_0_ddc_csr_l1_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_0_ddc_csr_l1_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_0_ddc_csr_l1_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_0_ddc_csr_l1_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_0_ddc_csr_l1_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_0_ddc_csr_l1_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_0_ddc_csr_l1_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_0_ddc_csr_l1_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_0_ddc_csr_l1_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_0_ddc_csr_l1_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_0_ddc_csr_l1_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_0_ddc_csr_l1_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/dxc_ss_0_ddc_csr_l1_agent.cp} {qsys_mm.command};add_connection {dxc_ss_0_ddc_csr_l2_agent.m0} {dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.m0/dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.m0/dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.m0/dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.m0/dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.m0/dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.m0/dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.m0/dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.m0/dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.m0/dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.m0/dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.m0/dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.m0/dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.m0/dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.m0/dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.m0/dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.m0/dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.m0/dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.m0/dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.m0/dxc_ss_0_ddc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_ddc_csr_l2_agent.rf_source} {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rf_source/dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rf_source/dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rf_source/dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rf_source/dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rf_source/dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rf_source/dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rf_source/dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rf_source/dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rf_source/dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rf_source/dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rf_source/dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rf_source/dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rf_source/dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rf_source/dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rf_source/dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.out} {dxc_ss_0_ddc_csr_l2_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l2_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l2_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l2_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l2_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l2_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l2_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l2_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l2_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l2_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l2_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l2_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l2_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l2_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l2_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_ddc_csr_l2_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_src} {dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_ddc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux_002.src} {dxc_ss_0_ddc_csr_l2_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_002.src/dxc_ss_0_ddc_csr_l2_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_002.src/dxc_ss_0_ddc_csr_l2_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dxc_ss_0_ddc_csr_l2_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_002.src/dxc_ss_0_ddc_csr_l2_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_002.src/dxc_ss_0_ddc_csr_l2_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dxc_ss_0_ddc_csr_l2_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dxc_ss_0_ddc_csr_l2_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_002.src/dxc_ss_0_ddc_csr_l2_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/dxc_ss_0_ddc_csr_l2_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/dxc_ss_0_ddc_csr_l2_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dxc_ss_0_ddc_csr_l2_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_002.src/dxc_ss_0_ddc_csr_l2_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dxc_ss_0_ddc_csr_l2_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dxc_ss_0_ddc_csr_l2_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_002.src/dxc_ss_0_ddc_csr_l2_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_002.src/dxc_ss_0_ddc_csr_l2_agent.cp} {qsys_mm.command};add_connection {dxc_ss_0_dec_dly_comp_csr_agent.m0} {dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.m0/dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.m0/dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.m0/dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.m0/dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.m0/dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.m0/dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.m0/dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.m0/dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.m0/dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.m0/dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.m0/dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.m0/dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.m0/dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.m0/dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.m0/dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.m0/dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.m0/dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.m0/dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.m0/dxc_ss_0_dec_dly_comp_csr_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_dec_dly_comp_csr_agent.rf_source} {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rf_source/dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rf_source/dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rf_source/dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rf_source/dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rf_source/dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rf_source/dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rf_source/dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rf_source/dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rf_source/dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rf_source/dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rf_source/dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rf_source/dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rf_source/dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rf_source/dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rf_source/dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.out} {dxc_ss_0_dec_dly_comp_csr_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.out/dxc_ss_0_dec_dly_comp_csr_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.out/dxc_ss_0_dec_dly_comp_csr_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.out/dxc_ss_0_dec_dly_comp_csr_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.out/dxc_ss_0_dec_dly_comp_csr_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.out/dxc_ss_0_dec_dly_comp_csr_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.out/dxc_ss_0_dec_dly_comp_csr_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.out/dxc_ss_0_dec_dly_comp_csr_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.out/dxc_ss_0_dec_dly_comp_csr_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.out/dxc_ss_0_dec_dly_comp_csr_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.out/dxc_ss_0_dec_dly_comp_csr_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.out/dxc_ss_0_dec_dly_comp_csr_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.out/dxc_ss_0_dec_dly_comp_csr_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.out/dxc_ss_0_dec_dly_comp_csr_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.out/dxc_ss_0_dec_dly_comp_csr_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.out/dxc_ss_0_dec_dly_comp_csr_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_src} {dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_src/dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_src/dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_src/dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_src/dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_src/dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_src/dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_src/dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_src/dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_src/dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_src/dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_src/dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_src/dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_src/dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_src/dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_src/dxc_ss_0_dec_dly_comp_csr_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux_003.src} {dxc_ss_0_dec_dly_comp_csr_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_003.src/dxc_ss_0_dec_dly_comp_csr_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_003.src/dxc_ss_0_dec_dly_comp_csr_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dxc_ss_0_dec_dly_comp_csr_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_003.src/dxc_ss_0_dec_dly_comp_csr_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_003.src/dxc_ss_0_dec_dly_comp_csr_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dxc_ss_0_dec_dly_comp_csr_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dxc_ss_0_dec_dly_comp_csr_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_003.src/dxc_ss_0_dec_dly_comp_csr_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_003.src/dxc_ss_0_dec_dly_comp_csr_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_003.src/dxc_ss_0_dec_dly_comp_csr_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dxc_ss_0_dec_dly_comp_csr_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_003.src/dxc_ss_0_dec_dly_comp_csr_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dxc_ss_0_dec_dly_comp_csr_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dxc_ss_0_dec_dly_comp_csr_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_003.src/dxc_ss_0_dec_dly_comp_csr_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_003.src/dxc_ss_0_dec_dly_comp_csr_agent.cp} {qsys_mm.command};add_connection {dxc_ss_0_duc_csr_l1_agent.m0} {dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.m0/dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.m0/dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.m0/dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.m0/dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.m0/dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.m0/dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.m0/dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.m0/dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.m0/dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.m0/dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.m0/dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.m0/dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.m0/dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.m0/dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.m0/dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.m0/dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.m0/dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.m0/dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.m0/dxc_ss_0_duc_csr_l1_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_duc_csr_l1_agent.rf_source} {dxc_ss_0_duc_csr_l1_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rf_source/dxc_ss_0_duc_csr_l1_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rf_source/dxc_ss_0_duc_csr_l1_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rf_source/dxc_ss_0_duc_csr_l1_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rf_source/dxc_ss_0_duc_csr_l1_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rf_source/dxc_ss_0_duc_csr_l1_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rf_source/dxc_ss_0_duc_csr_l1_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rf_source/dxc_ss_0_duc_csr_l1_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rf_source/dxc_ss_0_duc_csr_l1_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rf_source/dxc_ss_0_duc_csr_l1_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rf_source/dxc_ss_0_duc_csr_l1_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rf_source/dxc_ss_0_duc_csr_l1_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rf_source/dxc_ss_0_duc_csr_l1_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rf_source/dxc_ss_0_duc_csr_l1_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rf_source/dxc_ss_0_duc_csr_l1_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rf_source/dxc_ss_0_duc_csr_l1_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_duc_csr_l1_agent_rsp_fifo.out} {dxc_ss_0_duc_csr_l1_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l1_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l1_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l1_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l1_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l1_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l1_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l1_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l1_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l1_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l1_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l1_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l1_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l1_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l1_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l1_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_duc_csr_l1_agent.rdata_fifo_src} {dxc_ss_0_duc_csr_l1_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l1_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux_004.src} {dxc_ss_0_duc_csr_l1_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_004.src/dxc_ss_0_duc_csr_l1_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_004.src/dxc_ss_0_duc_csr_l1_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_004.src/dxc_ss_0_duc_csr_l1_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_004.src/dxc_ss_0_duc_csr_l1_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_004.src/dxc_ss_0_duc_csr_l1_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_004.src/dxc_ss_0_duc_csr_l1_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_004.src/dxc_ss_0_duc_csr_l1_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_004.src/dxc_ss_0_duc_csr_l1_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_004.src/dxc_ss_0_duc_csr_l1_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_004.src/dxc_ss_0_duc_csr_l1_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_004.src/dxc_ss_0_duc_csr_l1_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_004.src/dxc_ss_0_duc_csr_l1_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_004.src/dxc_ss_0_duc_csr_l1_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_004.src/dxc_ss_0_duc_csr_l1_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_004.src/dxc_ss_0_duc_csr_l1_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_004.src/dxc_ss_0_duc_csr_l1_agent.cp} {qsys_mm.command};add_connection {dxc_ss_0_duc_csr_l2_agent.m0} {dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.m0/dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.m0/dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.m0/dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.m0/dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.m0/dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.m0/dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.m0/dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.m0/dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.m0/dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.m0/dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.m0/dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.m0/dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.m0/dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.m0/dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.m0/dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.m0/dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.m0/dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.m0/dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.m0/dxc_ss_0_duc_csr_l2_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_duc_csr_l2_agent.rf_source} {dxc_ss_0_duc_csr_l2_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rf_source/dxc_ss_0_duc_csr_l2_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rf_source/dxc_ss_0_duc_csr_l2_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rf_source/dxc_ss_0_duc_csr_l2_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rf_source/dxc_ss_0_duc_csr_l2_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rf_source/dxc_ss_0_duc_csr_l2_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rf_source/dxc_ss_0_duc_csr_l2_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rf_source/dxc_ss_0_duc_csr_l2_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rf_source/dxc_ss_0_duc_csr_l2_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rf_source/dxc_ss_0_duc_csr_l2_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rf_source/dxc_ss_0_duc_csr_l2_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rf_source/dxc_ss_0_duc_csr_l2_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rf_source/dxc_ss_0_duc_csr_l2_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rf_source/dxc_ss_0_duc_csr_l2_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rf_source/dxc_ss_0_duc_csr_l2_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rf_source/dxc_ss_0_duc_csr_l2_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_duc_csr_l2_agent_rsp_fifo.out} {dxc_ss_0_duc_csr_l2_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l2_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l2_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l2_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l2_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l2_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l2_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l2_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l2_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l2_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l2_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l2_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l2_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l2_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l2_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent_rsp_fifo.out/dxc_ss_0_duc_csr_l2_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_duc_csr_l2_agent.rdata_fifo_src} {dxc_ss_0_duc_csr_l2_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rdata_fifo_src/dxc_ss_0_duc_csr_l2_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux_005.src} {dxc_ss_0_duc_csr_l2_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_005.src/dxc_ss_0_duc_csr_l2_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_005.src/dxc_ss_0_duc_csr_l2_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_005.src/dxc_ss_0_duc_csr_l2_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_005.src/dxc_ss_0_duc_csr_l2_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_005.src/dxc_ss_0_duc_csr_l2_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_005.src/dxc_ss_0_duc_csr_l2_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_005.src/dxc_ss_0_duc_csr_l2_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_005.src/dxc_ss_0_duc_csr_l2_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_005.src/dxc_ss_0_duc_csr_l2_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_005.src/dxc_ss_0_duc_csr_l2_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_005.src/dxc_ss_0_duc_csr_l2_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_005.src/dxc_ss_0_duc_csr_l2_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_005.src/dxc_ss_0_duc_csr_l2_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_005.src/dxc_ss_0_duc_csr_l2_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_005.src/dxc_ss_0_duc_csr_l2_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_005.src/dxc_ss_0_duc_csr_l2_agent.cp} {qsys_mm.command};add_connection {dxc_ss_0_dxc_ss_config_csr_agent.m0} {dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.m0/dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.m0/dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.m0/dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.m0/dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.m0/dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.m0/dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.m0/dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.m0/dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.m0/dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.m0/dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.m0/dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.m0/dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.m0/dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.m0/dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.m0/dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.m0/dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.m0/dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.m0/dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.m0/dxc_ss_0_dxc_ss_config_csr_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_dxc_ss_config_csr_agent.rf_source} {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rf_source/dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rf_source/dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rf_source/dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rf_source/dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rf_source/dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rf_source/dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rf_source/dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rf_source/dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rf_source/dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rf_source/dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rf_source/dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rf_source/dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rf_source/dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rf_source/dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rf_source/dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.out} {dxc_ss_0_dxc_ss_config_csr_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.out/dxc_ss_0_dxc_ss_config_csr_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.out/dxc_ss_0_dxc_ss_config_csr_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.out/dxc_ss_0_dxc_ss_config_csr_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.out/dxc_ss_0_dxc_ss_config_csr_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.out/dxc_ss_0_dxc_ss_config_csr_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.out/dxc_ss_0_dxc_ss_config_csr_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.out/dxc_ss_0_dxc_ss_config_csr_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.out/dxc_ss_0_dxc_ss_config_csr_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.out/dxc_ss_0_dxc_ss_config_csr_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.out/dxc_ss_0_dxc_ss_config_csr_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.out/dxc_ss_0_dxc_ss_config_csr_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.out/dxc_ss_0_dxc_ss_config_csr_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.out/dxc_ss_0_dxc_ss_config_csr_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.out/dxc_ss_0_dxc_ss_config_csr_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.out/dxc_ss_0_dxc_ss_config_csr_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_src} {dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_src/dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_src/dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_src/dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_src/dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_src/dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_src/dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_src/dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_src/dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_src/dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_src/dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_src/dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_src/dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_src/dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_src/dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_src/dxc_ss_0_dxc_ss_config_csr_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux_006.src} {dxc_ss_0_dxc_ss_config_csr_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_006.src/dxc_ss_0_dxc_ss_config_csr_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_006.src/dxc_ss_0_dxc_ss_config_csr_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_006.src/dxc_ss_0_dxc_ss_config_csr_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_006.src/dxc_ss_0_dxc_ss_config_csr_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_006.src/dxc_ss_0_dxc_ss_config_csr_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_006.src/dxc_ss_0_dxc_ss_config_csr_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_006.src/dxc_ss_0_dxc_ss_config_csr_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_006.src/dxc_ss_0_dxc_ss_config_csr_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_006.src/dxc_ss_0_dxc_ss_config_csr_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_006.src/dxc_ss_0_dxc_ss_config_csr_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_006.src/dxc_ss_0_dxc_ss_config_csr_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_006.src/dxc_ss_0_dxc_ss_config_csr_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_006.src/dxc_ss_0_dxc_ss_config_csr_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_006.src/dxc_ss_0_dxc_ss_config_csr_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_006.src/dxc_ss_0_dxc_ss_config_csr_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_006.src/dxc_ss_0_dxc_ss_config_csr_agent.cp} {qsys_mm.command};add_connection {h2f_lw_bridge_m0_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {dxc_ss_0_ca_interp_csr_agent.rp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_ca_interp_csr_agent.rp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dxc_ss_0_ca_interp_csr_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {dxc_ss_0_ddc_csr_l1_agent.rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_ddc_csr_l1_agent.rp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dxc_ss_0_ddc_csr_l1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {dxc_ss_0_ddc_csr_l2_agent.rp} {router_003.sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rp/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rp/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rp/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rp/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rp/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rp/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rp/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rp/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rp/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rp/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rp/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rp/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rp/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rp/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_ddc_csr_l2_agent.rp/router_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dxc_ss_0_ddc_csr_l2_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {dxc_ss_0_dec_dly_comp_csr_agent.rp} {router_004.sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rp/router_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rp/router_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rp/router_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rp/router_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rp/router_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rp/router_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rp/router_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rp/router_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rp/router_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rp/router_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rp/router_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rp/router_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rp/router_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rp/router_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_dec_dly_comp_csr_agent.rp/router_004.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dxc_ss_0_dec_dly_comp_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {dxc_ss_0_duc_csr_l1_agent.rp} {router_005.sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rp/router_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rp/router_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rp/router_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rp/router_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rp/router_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rp/router_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rp/router_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rp/router_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rp/router_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rp/router_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rp/router_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rp/router_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rp/router_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rp/router_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_duc_csr_l1_agent.rp/router_005.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dxc_ss_0_duc_csr_l1_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_004.sink} {avalon_streaming};set_connection_parameter_value {router_005.src/rsp_demux_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_005.src/rsp_demux_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_005.src/rsp_demux_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_005.src/rsp_demux_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_005.src/rsp_demux_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/rsp_demux_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/rsp_demux_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_005.src/rsp_demux_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_005.src/rsp_demux_004.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_005.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {dxc_ss_0_duc_csr_l2_agent.rp} {router_006.sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rp/router_006.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rp/router_006.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rp/router_006.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rp/router_006.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rp/router_006.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rp/router_006.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rp/router_006.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rp/router_006.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rp/router_006.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rp/router_006.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rp/router_006.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rp/router_006.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rp/router_006.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rp/router_006.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_duc_csr_l2_agent.rp/router_006.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dxc_ss_0_duc_csr_l2_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_005.sink} {avalon_streaming};set_connection_parameter_value {router_006.src/rsp_demux_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_006.src/rsp_demux_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_006.src/rsp_demux_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_006.src/rsp_demux_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_006.src/rsp_demux_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_006.src/rsp_demux_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_006.src/rsp_demux_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_006.src/rsp_demux_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_006.src/rsp_demux_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_006.src/rsp_demux_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_006.src/rsp_demux_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_006.src/rsp_demux_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_006.src/rsp_demux_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_006.src/rsp_demux_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_006.src/rsp_demux_005.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_006.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {dxc_ss_0_dxc_ss_config_csr_agent.rp} {router_007.sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rp/router_007.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rp/router_007.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rp/router_007.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rp/router_007.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rp/router_007.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rp/router_007.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rp/router_007.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rp/router_007.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rp/router_007.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rp/router_007.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rp/router_007.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rp/router_007.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rp/router_007.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rp/router_007.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_0_dxc_ss_config_csr_agent.rp/router_007.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dxc_ss_0_dxc_ss_config_csr_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_006.sink} {avalon_streaming};set_connection_parameter_value {router_007.src/rsp_demux_006.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_007.src/rsp_demux_006.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux_006.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_007.src/rsp_demux_006.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_007.src/rsp_demux_006.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux_006.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux_006.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_007.src/rsp_demux_006.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_007.src/rsp_demux_006.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_007.src/rsp_demux_006.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux_006.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_007.src/rsp_demux_006.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux_006.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux_006.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_007.src/rsp_demux_006.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_007.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {router.src} {h2f_lw_bridge_m0_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {h2f_lw_bridge_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {h2f_lw_bridge_m0_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {h2f_lw_bridge_m0_limiter.rsp_src} {h2f_lw_bridge_m0_agent.rp} {avalon_streaming};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};set_connection_parameter_value {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {h2f_lw_bridge_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {h2f_lw_bridge_reset_reset_bridge.out_reset} {dxc_ss_0_ca_interp_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {h2f_lw_bridge_reset_reset_bridge.out_reset} {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.clk_reset} {reset};add_connection {h2f_lw_bridge_reset_reset_bridge.out_reset} {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.clk_reset} {reset};add_connection {h2f_lw_bridge_reset_reset_bridge.out_reset} {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {h2f_lw_bridge_reset_reset_bridge.out_reset} {dxc_ss_0_duc_csr_l1_agent_rsp_fifo.clk_reset} {reset};add_connection {h2f_lw_bridge_reset_reset_bridge.out_reset} {dxc_ss_0_duc_csr_l2_agent_rsp_fifo.clk_reset} {reset};add_connection {h2f_lw_bridge_reset_reset_bridge.out_reset} {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {h2f_lw_bridge_m0_translator.reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {dxc_ss_0_ca_interp_csr_translator.reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {dxc_ss_0_ddc_csr_l1_translator.reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {dxc_ss_0_ddc_csr_l2_translator.reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {dxc_ss_0_dec_dly_comp_csr_translator.reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {dxc_ss_0_duc_csr_l1_translator.reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {dxc_ss_0_duc_csr_l2_translator.reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {dxc_ss_0_dxc_ss_config_csr_translator.reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {h2f_lw_bridge_m0_agent.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {dxc_ss_0_ca_interp_csr_agent.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {dxc_ss_0_ddc_csr_l1_agent.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {dxc_ss_0_ddc_csr_l2_agent.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {dxc_ss_0_dec_dly_comp_csr_agent.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {dxc_ss_0_duc_csr_l1_agent.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {dxc_ss_0_duc_csr_l2_agent.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {dxc_ss_0_dxc_ss_config_csr_agent.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {h2f_lw_bridge_m0_limiter.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_lw_bridge_m0_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_ca_interp_csr_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_ddc_csr_l1_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_ddc_csr_l2_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_dec_dly_comp_csr_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_duc_csr_l1_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_duc_csr_l2_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_dxc_ss_config_csr_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_lw_bridge_m0_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_ca_interp_csr_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_ca_interp_csr_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_ddc_csr_l1_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_ddc_csr_l1_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_ddc_csr_l2_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_ddc_csr_l2_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_dec_dly_comp_csr_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_duc_csr_l1_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_duc_csr_l1_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_duc_csr_l2_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_duc_csr_l2_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_dxc_ss_config_csr_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_lw_bridge_m0_limiter.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_lw_bridge_reset_reset_bridge.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_lw_bridge_m0_translator_reset_reset_bridge.clk} {clock};add_interface {h2f_lw_bridge_m0} {avalon} {slave};set_interface_property {h2f_lw_bridge_m0} {EXPORT_OF} {h2f_lw_bridge_m0_translator.avalon_anti_master_0};add_interface {dxc_ss_0_ca_interp_csr} {avalon} {master};set_interface_property {dxc_ss_0_ca_interp_csr} {EXPORT_OF} {dxc_ss_0_ca_interp_csr_translator.avalon_anti_slave_0};add_interface {dxc_ss_0_ddc_csr_l1} {avalon} {master};set_interface_property {dxc_ss_0_ddc_csr_l1} {EXPORT_OF} {dxc_ss_0_ddc_csr_l1_translator.avalon_anti_slave_0};add_interface {dxc_ss_0_ddc_csr_l2} {avalon} {master};set_interface_property {dxc_ss_0_ddc_csr_l2} {EXPORT_OF} {dxc_ss_0_ddc_csr_l2_translator.avalon_anti_slave_0};add_interface {dxc_ss_0_dec_dly_comp_csr} {avalon} {master};set_interface_property {dxc_ss_0_dec_dly_comp_csr} {EXPORT_OF} {dxc_ss_0_dec_dly_comp_csr_translator.avalon_anti_slave_0};add_interface {dxc_ss_0_duc_csr_l1} {avalon} {master};set_interface_property {dxc_ss_0_duc_csr_l1} {EXPORT_OF} {dxc_ss_0_duc_csr_l1_translator.avalon_anti_slave_0};add_interface {dxc_ss_0_duc_csr_l2} {avalon} {master};set_interface_property {dxc_ss_0_duc_csr_l2} {EXPORT_OF} {dxc_ss_0_duc_csr_l2_translator.avalon_anti_slave_0};add_interface {dxc_ss_0_dxc_ss_config_csr} {avalon} {master};set_interface_property {dxc_ss_0_dxc_ss_config_csr} {EXPORT_OF} {dxc_ss_0_dxc_ss_config_csr_translator.avalon_anti_slave_0};add_interface {h2f_lw_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {h2f_lw_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {h2f_lw_bridge_reset_reset_bridge.in_reset};add_interface {h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {h2f_lw_bridge_m0_translator_reset_reset_bridge.in_reset};add_interface {clock_bridge_csr_out_clk} {clock} {slave};set_interface_property {clock_bridge_csr_out_clk} {EXPORT_OF} {clock_bridge_csr_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.dxc_ss_0.ca_interp_csr} {0};set_module_assignment {interconnect_id.dxc_ss_0.ddc_csr_l1} {1};set_module_assignment {interconnect_id.dxc_ss_0.ddc_csr_l2} {2};set_module_assignment {interconnect_id.dxc_ss_0.dec_dly_comp_csr} {3};set_module_assignment {interconnect_id.dxc_ss_0.duc_csr_l1} {4};set_module_assignment {interconnect_id.dxc_ss_0.duc_csr_l2} {5};set_module_assignment {interconnect_id.dxc_ss_0.dxc_ss_config_csr} {6};set_module_assignment {interconnect_id.h2f_lw_bridge.m0} {0};" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_mm_interconnect_1920/synth/dxc_ss_top_altera_mm_interconnect_1920_666ssxa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_mm_interconnect_1920/synth/dxc_ss_top_altera_mm_interconnect_1920_666ssxa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="dxc_ss_top" as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_mm_interconnect_1920_666ssxa"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_slave_agent_1921_b6r3djy"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_router_1921_tgakkfa"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_router_1921_ikwl4uy"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_traffic_limiter_1921_js7yfey"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_demultiplexer_1921_cmilary"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_multiplexer_1922_p25q2xy"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_demultiplexer_1921_zp55myy"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_multiplexer_1922_cxravzi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="19.2.2"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_reset_controller_1922/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_reset_controller_1922/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_reset_controller_1922/synth/altera_reset_controller.sdc"
       attributes="NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_reset_controller_1922/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_reset_controller_1922/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_reset_controller_1922/synth/altera_reset_controller.sdc"
       attributes="NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dxc_ss_top" as="rst_controller" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="19.2"
   name="dxc_ss_top_altera_merlin_master_translator_192_lykd4la">
  <parameter name="WAITREQUEST_ALLOWANCE" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_master_translator_192/synth/dxc_ss_top_altera_merlin_master_translator_192_lykd4la.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_master_translator_192/synth/dxc_ss_top_altera_merlin_master_translator_192_lykd4la.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dxc_ss_top_altera_mm_interconnect_1920_666ssxa"
     as="h2f_lw_bridge_m0_translator" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_master_translator_192_lykd4la"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="19.1"
   name="dxc_ss_top_altera_merlin_slave_translator_191_x56fcki">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_slave_translator_191/synth/dxc_ss_top_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_slave_translator_191/synth/dxc_ss_top_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dxc_ss_top_altera_mm_interconnect_1920_666ssxa"
     as="dxc_ss_0_ca_interp_csr_translator,dxc_ss_0_ddc_csr_l1_translator,dxc_ss_0_ddc_csr_l2_translator,dxc_ss_0_dec_dly_comp_csr_translator,dxc_ss_0_duc_csr_l1_translator,dxc_ss_0_duc_csr_l2_translator,dxc_ss_0_dxc_ss_config_csr_translator" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="19.2.2"
   name="dxc_ss_top_altera_merlin_master_agent_1922_fy3n5ti">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_master_agent_1922/synth/dxc_ss_top_altera_merlin_master_agent_1922_fy3n5ti.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_master_agent_1922/synth/dxc_ss_top_altera_merlin_master_agent_1922_fy3n5ti.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dxc_ss_top_altera_mm_interconnect_1920_666ssxa"
     as="h2f_lw_bridge_m0_agent" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_master_agent_1922_fy3n5ti"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="19.2.1"
   name="dxc_ss_top_altera_merlin_slave_agent_1921_b6r3djy">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_slave_agent_1921/synth/dxc_ss_top_altera_merlin_slave_agent_1921_b6r3djy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_slave_agent_1921/synth/dxc_ss_top_altera_merlin_slave_agent_1921_b6r3djy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dxc_ss_top_altera_mm_interconnect_1920_666ssxa"
     as="dxc_ss_0_ca_interp_csr_agent,dxc_ss_0_ddc_csr_l1_agent,dxc_ss_0_ddc_csr_l2_agent,dxc_ss_0_dec_dly_comp_csr_agent,dxc_ss_0_duc_csr_l1_agent,dxc_ss_0_duc_csr_l2_agent,dxc_ss_0_dxc_ss_config_csr_agent" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_slave_agent_1921_b6r3djy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="dxc_ss_top_altera_merlin_router_1921_tgakkfa">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="56" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x4000,0x8000,0xc000,0x10000,0x11000,0x12000" />
  <parameter name="DEFAULT_CHANNEL" value="4" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="4:0010000:0x0:0x4000:both:1:0:0:1,1:0000010:0x4000:0x8000:both:1:0:0:1,5:0100000:0x8000:0xc000:both:1:0:0:1,2:0000100:0xc000:0x10000:both:1:0:0:1,3:0001000:0x10000:0x10200:both:1:0:0:1,0:0000001:0x11000:0x11200:both:1:0:0:1,6:1000000:0x12000:0x12200:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="52" />
  <parameter name="PKT_DEST_ID_H" value="77" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="75" />
  <parameter
     name="CHANNEL_ID"
     value="0010000,0000010,0100000,0000100,0001000,0000001,1000000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="81" />
  <parameter
     name="END_ADDRESS"
     value="0x4000,0x8000,0xc000,0x10000,0x10200,0x11200,0x12200" />
  <parameter name="PKT_PROTECTION_L" value="79" />
  <parameter name="PKT_TRANS_WRITE" value="55" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="DESTINATION_ID" value="4,1,5,2,3,0,6" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_router_1921/synth/dxc_ss_top_altera_merlin_router_1921_tgakkfa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_router_1921/synth/dxc_ss_top_altera_merlin_router_1921_tgakkfa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dxc_ss_top_altera_mm_interconnect_1920_666ssxa"
     as="router" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_router_1921_tgakkfa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="dxc_ss_top_altera_merlin_router_1921_ikwl4uy">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="56" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="52" />
  <parameter name="PKT_DEST_ID_H" value="77" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="75" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="81" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="79" />
  <parameter name="PKT_TRANS_WRITE" value="55" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_router_1921/synth/dxc_ss_top_altera_merlin_router_1921_ikwl4uy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_router_1921/synth/dxc_ss_top_altera_merlin_router_1921_ikwl4uy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dxc_ss_top_altera_mm_interconnect_1920_666ssxa"
     as="router_001,router_002,router_003,router_004,router_005,router_006,router_007" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_router_1921_ikwl4uy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.2.1"
   name="dxc_ss_top_altera_merlin_traffic_limiter_1921_js7yfey">
  <parameter name="MAX_OUTSTANDING_RESPONSES" value="2" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_traffic_limiter_1921/synth/dxc_ss_top_altera_merlin_traffic_limiter_1921_js7yfey.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_traffic_limiter_1921/synth/dxc_ss_top_altera_merlin_traffic_limiter_1921_js7yfey.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="dxc_ss_top_altera_mm_interconnect_1920_666ssxa"
     as="h2f_lw_bridge_m0_limiter" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_traffic_limiter_1921_js7yfey"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="dxc_ss_top_altera_merlin_demultiplexer_1921_cmilary">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="VALID_WIDTH" value="7" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="NUM_OUTPUTS" value="7" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_demultiplexer_1921/synth/dxc_ss_top_altera_merlin_demultiplexer_1921_cmilary.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_demultiplexer_1921/synth/dxc_ss_top_altera_merlin_demultiplexer_1921_cmilary.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dxc_ss_top_altera_mm_interconnect_1920_666ssxa"
     as="cmd_demux" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_demultiplexer_1921_cmilary"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="dxc_ss_top_altera_merlin_multiplexer_1922_p25q2xy">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="57" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_multiplexer_1922/synth/dxc_ss_top_altera_merlin_multiplexer_1922_p25q2xy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_multiplexer_1922/synth/dxc_ss_top_altera_merlin_multiplexer_1922_p25q2xy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dxc_ss_top_altera_mm_interconnect_1920_666ssxa"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_006" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_multiplexer_1922_p25q2xy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="dxc_ss_top_altera_merlin_demultiplexer_1921_zp55myy">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_demultiplexer_1921/synth/dxc_ss_top_altera_merlin_demultiplexer_1921_zp55myy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_demultiplexer_1921/synth/dxc_ss_top_altera_merlin_demultiplexer_1921_zp55myy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dxc_ss_top_altera_mm_interconnect_1920_666ssxa"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_006" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_demultiplexer_1921_zp55myy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="dxc_ss_top_altera_merlin_multiplexer_1922_cxravzi">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="7" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="57" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_multiplexer_1922/synth/dxc_ss_top_altera_merlin_multiplexer_1922_cxravzi.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_multiplexer_1922/synth/dxc_ss_top_altera_merlin_multiplexer_1922_cxravzi.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dxc_ss_top_altera_mm_interconnect_1920_666ssxa"
     as="rsp_mux" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_multiplexer_1922_cxravzi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter_altera_avalon_sc_fifo"
   version="19.2.1"
   name="dxc_ss_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq">
  <parameter name="FIFO_DEPTH" value="2" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="MEM_TYPE" value="M20K" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="3" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_traffic_limiter_1921/synth/dxc_ss_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_merlin_traffic_limiter_1921/synth/dxc_ss_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="dxc_ss_top_altera_merlin_traffic_limiter_1921_js7yfey"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq"</message>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="19.3.2"
   name="dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_avalon_sc_fifo_1932/synth/dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top/altera_avalon_sc_fifo_1932/synth/dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dxc_ss_top_altera_mm_interconnect_1920_666ssxa"
     as="dxc_ss_0_ca_interp_csr_agent_rsp_fifo,dxc_ss_0_ddc_csr_l1_agent_rsp_fifo,dxc_ss_0_ddc_csr_l2_agent_rsp_fifo,dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo,dxc_ss_0_duc_csr_l1_agent_rsp_fifo,dxc_ss_0_duc_csr_l2_agent_rsp_fifo,dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo" />
  <instantiator
     instantiator="dxc_ss_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="dxc_ss_top">"Generating: dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
</deploy>
