<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1091' ll='1099' type='bool llvm::isOfRegClass(const TargetInstrInfo::RegSubRegPair &amp; P, const llvm::TargetRegisterClass &amp; TRC, llvm::MachineRegisterInfo &amp; MRI)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1090'>/// \brief Returns true if a reg:subreg pair P has a TRC class</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='328' u='c' c='_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEPNS1_14MachineOperandEb'/>
