You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU
GPU Name: 4090
Architecture: Ada Lovelace
• Compute Capability: 8.9
• Number of SMs: 128
• Memory Bandwidth: 1008 GB/s
• TF32 Tensor Core TFLOPS: 82.6 with dense
• BFLOAT16 Tensor Core TFLOPS: 165.2 with dense
• FP16 Tensor Core TFLOPS: 165.2 with dense
• Maximum number of registers per thread: 255
• Maximum threads per block: 1024
• Maximum threads per SM: 1536
• Warp size: 32
• Maximum concurrent warps per SM: 48
• Shared memory capacity per SM: 100 KB
• Maximum shared memory per thread block: 99 KB
• L2 cache (global, all SM shared): 72 MB

[OPTIMIZATION STAGE]

## Current Optimization Stage

Focus: Grid layout & indexing for FUSED operations.

⚠️ FUSION EXCLUSIONS (do NOT apply fusion rules to these):
- Reduction ops (sum, mean, softmax along axis)
- Atomic operations
- Irregular/data-dependent access patterns
- Cross-block dependencies

Key Principle:
- All fused ops share the SAME grid AND the SAME (offsets, mask) tuple
- Grid covers OUTPUT tensor dimensions

Hard Rules:
- Every fused op MUST use identical offset calculation
- Every fused op MUST use identical boundary mask
- If broadcast needed: explicit `[None, :]` or `[:, None]`, NOT different offsets
- Element-wise: 1D grid, single `offs = pid * BLOCK + tl.arange(0, BLOCK)`
- Matmul fusion: 2D grid, `offs_m/offs_n` shared by bias add & activation

Verification:
- Check: all tl.load/tl.store use same `offsets` variable
- Check: all masks derived from same boundary condition
- If ANY op needs different indexing → do NOT fuse, split kernel



[CURRENT CODE]
```python
import math
import torch
import torch.nn as nn
import triton
import triton.language as tl


@triton.autotune(
    configs=[
        triton.Config({'BLOCK_M': 32, 'BLOCK_N': 32}, num_warps=4, num_stages=2),
        triton.Config({'BLOCK_M': 64, 'BLOCK_N': 16}, num_warps=4, num_stages=2),
    ],
    key=['P', 'C_out'],
)
@triton.jit
def conv3d_naive_kernel(
    x_ptr, w_ptr, bias_ptr, y_ptr,
    N, C_in, C_out,
    D_in, H_in, W_in,
    K_D, K_H, K_W,
    D_out, H_out, W_out,
    stride_d_conv, stride_h_conv, stride_w_conv,
    stride_xn, stride_xc, stride_xd, stride_xh, stride_xw,
    stride_wo, stride_wc, stride_wd, stride_wh, stride_ww,
    stride_yn, stride_yc, stride_yd, stride_yh, stride_yw,
    P,
    BLOCK_M: tl.constexpr, BLOCK_N: tl.constexpr,
):
    # 2D grid:
    #  - pid_m spans flattened (N * D_out * H_out * W_out)
    #  - pid_n spans output channels C_out
    pid_m = tl.program_id(0)
    pid_n = tl.program_id(1)

    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)
    offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)

    mask_m = offs_m < P
    mask_n = offs_n < C_out

    # Decode flattened spatial+batch index into (n, od, oh, ow)
    DHW = D_out * H_out * W_out
    HW = H_out * W_out

    n_idx = offs_m // DHW
    rem = offs_m % DHW
    od_idx = rem // HW
    rem2 = rem % HW
    oh_idx = rem2 // W_out
    ow_idx = rem2 % W_out

    # Accumulator in FP32
    acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)

    # Naive 3D convolution loops over input channels and kernel volume
    for ic in range(0, C_in):
        for kd in range(0, K_D):
            for kh in range(0, K_H):
                for kw in range(0, K_W):
                    d_in = od_idx * stride_d_conv + kd
                    h_in = oh_idx * stride_h_conv + kh
                    w_in = ow_idx * stride_w_conv + kw

                    x_offsets = (
                        n_idx * stride_xn
                        + ic * stride_xc
                        + d_in * stride_xd
                        + h_in * stride_xh
                        + w_in * stride_xw
                    )
                    x_vals = tl.load(
                        x_ptr + x_offsets,
                        mask=mask_m,
                        other=0.0
                    )

                    w_offsets = (
                        offs_n * stride_wo
                        + ic * stride_wc
                        + kd * stride_wd
                        + kh * stride_wh
                        + kw * stride_ww
                    )
                    w_vals = tl.load(
                        w_ptr + w_offsets,
                        mask=mask_n,
                        other=0.0
                    )

                    # Accumulate in FP32
                    x_vals = x_vals.to(tl.float32)
                    w_vals = w_vals.to(tl.float32)
                    acc += x_vals[:, None] * w_vals[None, :]

    # Add bias [C_out]
    bias_vals = tl.load(bias_ptr + offs_n, mask=mask_n, other=0.0)
    bias_vals = bias_vals.to(tl.float32)
    acc += bias_vals[None, :]

    # Store results to y[n, oc, od, oh, ow]
    y_ptrs = (
        y_ptr
        + n_idx[:, None] * stride_yn
        + offs_n[None, :] * stride_yc
        + od_idx[:, None] * stride_yd
        + oh_idx[:, None] * stride_yh
        + ow_idx[:, None] * stride_yw
    )
    mask = mask_m[:, None] & mask_n[None, :]
    tl.store(y_ptrs, acc, mask=mask)


def conv3d_triton(x: torch.Tensor, weight: torch.Tensor, bias: torch.Tensor,
                  stride=(1, 1, 1)) -> torch.Tensor:
    """
    Naive but correct Conv3d implementation in Triton, with bias.
    Layout: x [N, C_in, D_in, H_in, W_in], weight [C_out, C_in, K_D, K_H, K_W].
    Stride, padding=0, dilation=1 only.
    """
    assert x.is_cuda and weight.is_cuda and bias.is_cuda, "Inputs must be CUDA tensors"
    assert x.dtype == weight.dtype == bias.dtype == torch.float32, "Use float32 for this kernel"

    N, C_in, D_in, H_in, W_in = x.shape
    C_out, C_in_w, K_D, K_H, K_W = weight.shape
    assert C_in == C_in_w, "Input channel mismatch"

    stride_d, stride_h, stride_w = stride

    # No padding, dilation=1
    D_out = (D_in - K_D) // stride_d + 1
    H_out = (H_in - K_H) // stride_h + 1
    W_out = (W_in - K_W) // stride_w + 1

    y = torch.empty((N, C_out, D_out, H_out, W_out), device=x.device, dtype=x.dtype)

    x_strides = x.stride()
    w_strides = weight.stride()
    y_strides = y.stride()

    P = N * D_out * H_out * W_out  # flattened spatial+batch dimension

    grid = lambda META: (
        triton.cdiv(P, META['BLOCK_M']),
        triton.cdiv(C_out, META['BLOCK_N']),
    )

    conv3d_naive_kernel[grid](
        x, weight, bias, y,
        N, C_in, C_out,
        D_in, H_in, W_in,
        K_D, K_H, K_W,
        D_out, H_out, W_out,
        stride_d, stride_h, stride_w,
        x_strides[0], x_strides[1], x_strides[2], x_strides[3], x_strides[4],
        w_strides[0], w_strides[1], w_strides[2], w_strides[3], w_strides[4],
        y_strides[0], y_strides[1], y_strides[2], y_strides[3], y_strides[4],
        P,
    )

    return y


class ModelNew(nn.Module):
    """
    Triton-based replacement for the original Model:
      Conv3d (Triton) -> min along dim -> softmax along channel dim=1.
    Conv3d settings: stride=1, padding=0, dilation=1, groups=1.
    """

    def __init__(self, in_channels, out_channels, kernel_size, dim):
        super(ModelNew, self).__init__()
        if isinstance(kernel_size, int):
            k_d = k_h = k_w = kernel_size
        else:
            assert len(kernel_size) == 3
            k_d, k_h, k_w = kernel_size
        self.kernel_size = (k_d, k_h, k_w)
        self.in_channels = in_channels
        self.out_channels = out_channels
        self.dim = dim

        # Parameters matching nn.Conv3d layout
        self.weight = nn.Parameter(torch.empty(out_channels, in_channels, k_d, k_h, k_w))
        self.bias = nn.Parameter(torch.empty(out_channels))

        # Initialize similar to nn.Conv3d
        nn.init.kaiming_uniform_(self.weight, a=math.sqrt(5))
        fan_in, _ = nn.init._calculate_fan_in_and_fan_out(self.weight)
        bound = 1 / math.sqrt(fan_in)
        nn.init.uniform_(self.bias, -bound, bound)

    def forward(self, x: torch.Tensor) -> torch.Tensor:
        """
        x: [N, C_in, D, H, W]
        returns: softmax over channels after min along self.dim.
        """
        k_d, k_h, k_w = self.kernel_size
        # Conv3d via Triton
        x = conv3d_triton(x, self.weight, self.bias, stride=(1, 1, 1))

        # Min along specified dimension (same semantics as original)
        x, _ = torch.min(x, dim=self.dim)

        # Softmax along channel dimension
        x = torch.softmax(x, dim=1)
        return x
```

[NCU PROFILING METRICS]
{
  "conv3d_naive_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 69.58,
    "launch__grid_size": 79200,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 57.83,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 9.74,
    "lts__t_sector_hit_rate.pct": 93.56
  }
}

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

TRITON API CONSTRAINTS (CRITICAL):
- Triton has NO: tl.tanh, tl.sigmoid, tl.gelu, tl.silu, tl.softmax, tl.mish

OUTPUT RULES (STRICT):
1. Follow this exact order:
   1. Imports: torch, torch.nn, triton, triton.language as tl
   2. @triton.jit decorated kernel function(s)
   3. Wrapper function(s) for grid calculation and kernel launch
   4. class ModelNew(nn.Module) that calls your kernels
2. Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
