// Seed: 3571835817
module module_0 (
    input wor  id_0,
    input wire id_1
);
  logic id_3;
  ;
  wire id_4;
  assign module_1.id_16 = 0;
  always id_3 <= id_0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    output supply0 id_3,
    input tri id_4,
    input supply0 id_5,
    inout supply1 id_6,
    input wire id_7,
    input uwire id_8,
    input supply0 id_9,
    output wire id_10,
    output wand id_11,
    output wand id_12,
    output supply0 id_13,
    output supply1 id_14,
    input wor id_15,
    output tri0 id_16,
    output tri id_17,
    output supply1 id_18,
    input uwire id_19,
    input wand id_20,
    input tri0 id_21,
    output tri0 id_22,
    input supply0 id_23
    , id_31, id_32,
    input wor id_24,
    input tri0 id_25,
    output tri id_26,
    input supply1 id_27,
    input tri0 id_28,
    output wor id_29
);
  tri1 id_33 = 1;
  localparam id_34 = 1;
  assign id_17 = id_31 == id_23 << 1;
  module_0 modCall_1 (
      id_4,
      id_19
  );
  assign id_29 = id_23;
endmodule
