/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.14
Hash     : 9ba1b42
Date     : Oct  5 2024
Type     : Engineering
Log Time   : Mon Oct  7 10:14:54 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 61
# Timing Graph Levels: 76

#Path 1
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[18].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN)                                          0.894     0.894
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN) [clock-to-output]                         0.151     1.045
$abc$128410$new_new_n2837__.in[5] (.names)                                              0.485     1.530
$abc$128410$new_new_n2837__.out[0] (.names)                                             0.173     1.703
$abc$128410$new_new_n2846__.in[2] (.names)                                              0.305     2.007
$abc$128410$new_new_n2846__.out[0] (.names)                                             0.136     2.143
$abc$128410$new_new_n2850__.in[1] (.names)                                              0.247     2.390
$abc$128410$new_new_n2850__.out[0] (.names)                                             0.218     2.608
$abc$128410$new_new_n2854__.in[3] (.names)                                              0.427     3.034
$abc$128410$new_new_n2854__.out[0] (.names)                                             0.152     3.186
$abc$128410$new_new_n3075__.in[1] (.names)                                              0.366     3.552
$abc$128410$new_new_n3075__.out[0] (.names)                                             0.099     3.651
$auto_1052.Y[28].in[0] (.names)                                                         0.085     3.736
$auto_1052.Y[28].out[0] (.names)                                                        0.148     3.884
$auto_1127.C[29].p[0] (adder_carry)                                                     0.587     4.471
$auto_1127.C[29].sumout[0] (adder_carry)                                                0.037     4.507
$abc$128410$new_new_n2869__.in[2] (.names)                                              0.607     5.114
$abc$128410$new_new_n2869__.out[0] (.names)                                             0.218     5.332
$abc$128410$new_new_n2870__.in[0] (.names)                                              0.485     5.816
$abc$128410$new_new_n2870__.out[0] (.names)                                             0.172     5.989
$abc$128410$abc$64559$li291_li291.in[0] (.names)                                        0.366     6.355
$abc$128410$abc$64559$li291_li291.out[0] (.names)                                       0.218     6.573
design195_5_10_inst.encoder_instance548.data_out[18].D[0] (dffre)                       0.000     6.573
data arrival time                                                                                 6.573

clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
design195_5_10_inst.encoder_instance548.data_out[18].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -6.573
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -5.710


#Path 2
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[22].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN)                                          0.894     0.894
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN) [clock-to-output]                         0.151     1.045
$abc$128410$new_new_n2837__.in[5] (.names)                                              0.485     1.530
$abc$128410$new_new_n2837__.out[0] (.names)                                             0.173     1.703
$abc$128410$new_new_n2846__.in[2] (.names)                                              0.305     2.007
$abc$128410$new_new_n2846__.out[0] (.names)                                             0.136     2.143
$abc$128410$new_new_n2850__.in[1] (.names)                                              0.247     2.390
$abc$128410$new_new_n2850__.out[0] (.names)                                             0.218     2.608
$abc$128410$new_new_n2854__.in[3] (.names)                                              0.427     3.034
$abc$128410$new_new_n2854__.out[0] (.names)                                             0.152     3.186
$abc$128410$new_new_n3075__.in[1] (.names)                                              0.366     3.552
$abc$128410$new_new_n3075__.out[0] (.names)                                             0.099     3.651
$auto_1052.Y[28].in[0] (.names)                                                         0.085     3.736
$auto_1052.Y[28].out[0] (.names)                                                        0.148     3.884
$auto_1127.C[29].p[0] (adder_carry)                                                     0.587     4.471
$auto_1127.C[29].sumout[0] (adder_carry)                                                0.037     4.507
$abc$128410$new_new_n2869__.in[2] (.names)                                              0.607     5.114
$abc$128410$new_new_n2869__.out[0] (.names)                                             0.218     5.332
$abc$128410$new_new_n2870__.in[0] (.names)                                              0.485     5.816
$abc$128410$new_new_n2870__.out[0] (.names)                                             0.172     5.989
$abc$128410$abc$64559$li292_li292.in[0] (.names)                                        0.366     6.355
$abc$128410$abc$64559$li292_li292.out[0] (.names)                                       0.218     6.573
design195_5_10_inst.encoder_instance548.data_out[22].D[0] (dffre)                       0.000     6.573
data arrival time                                                                                 6.573

clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
design195_5_10_inst.encoder_instance548.data_out[22].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -6.573
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -5.710


#Path 3
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[3].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                   0.000     0.000
clock source latency                                                                   0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                   0.000     0.000
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN)                                         0.894     0.894
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN) [clock-to-output]                        0.151     1.045
$abc$128410$new_new_n2837__.in[5] (.names)                                             0.485     1.530
$abc$128410$new_new_n2837__.out[0] (.names)                                            0.173     1.703
$abc$128410$new_new_n2846__.in[2] (.names)                                             0.305     2.007
$abc$128410$new_new_n2846__.out[0] (.names)                                            0.136     2.143
$abc$128410$new_new_n2850__.in[1] (.names)                                             0.247     2.390
$abc$128410$new_new_n2850__.out[0] (.names)                                            0.218     2.608
$abc$128410$new_new_n2854__.in[3] (.names)                                             0.427     3.034
$abc$128410$new_new_n2854__.out[0] (.names)                                            0.152     3.186
$abc$128410$new_new_n3075__.in[1] (.names)                                             0.366     3.552
$abc$128410$new_new_n3075__.out[0] (.names)                                            0.099     3.651
$auto_1052.Y[28].in[0] (.names)                                                        0.085     3.736
$auto_1052.Y[28].out[0] (.names)                                                       0.148     3.884
$auto_1127.C[29].p[0] (adder_carry)                                                    0.587     4.471
$auto_1127.C[29].sumout[0] (adder_carry)                                               0.037     4.507
$abc$128410$new_new_n2869__.in[2] (.names)                                             0.607     5.114
$abc$128410$new_new_n2869__.out[0] (.names)                                            0.218     5.332
$abc$128410$new_new_n2870__.in[0] (.names)                                             0.485     5.816
$abc$128410$new_new_n2870__.out[0] (.names)                                            0.172     5.989
$abc$128410$abc$64559$li286_li286.in[0] (.names)                                       0.366     6.355
$abc$128410$abc$64559$li286_li286.out[0] (.names)                                      0.136     6.490
design195_5_10_inst.encoder_instance548.data_out[3].D[0] (dffre)                       0.000     6.490
data arrival time                                                                                6.490

clock $clk_buf_$ibuf_clk (rise edge)                                                   0.000     0.000
clock source latency                                                                   0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                   0.000     0.000
design195_5_10_inst.encoder_instance548.data_out[3].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                      0.000     0.894
cell setup time                                                                       -0.032     0.863
data required time                                                                               0.863
------------------------------------------------------------------------------------------------------
data required time                                                                               0.863
data arrival time                                                                               -6.490
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -5.627


#Path 4
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[10].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN)                                          0.894     0.894
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN) [clock-to-output]                         0.151     1.045
$abc$128410$new_new_n2837__.in[5] (.names)                                              0.485     1.530
$abc$128410$new_new_n2837__.out[0] (.names)                                             0.173     1.703
$abc$128410$new_new_n2846__.in[2] (.names)                                              0.305     2.007
$abc$128410$new_new_n2846__.out[0] (.names)                                             0.136     2.143
$abc$128410$new_new_n2850__.in[1] (.names)                                              0.247     2.390
$abc$128410$new_new_n2850__.out[0] (.names)                                             0.218     2.608
$abc$128410$new_new_n2854__.in[3] (.names)                                              0.427     3.034
$abc$128410$new_new_n2854__.out[0] (.names)                                             0.152     3.186
$abc$128410$new_new_n3075__.in[1] (.names)                                              0.366     3.552
$abc$128410$new_new_n3075__.out[0] (.names)                                             0.099     3.651
$auto_1052.Y[28].in[0] (.names)                                                         0.085     3.736
$auto_1052.Y[28].out[0] (.names)                                                        0.148     3.884
$auto_1127.C[29].p[0] (adder_carry)                                                     0.587     4.471
$auto_1127.C[29].sumout[0] (adder_carry)                                                0.037     4.507
$abc$128410$new_new_n2869__.in[2] (.names)                                              0.607     5.114
$abc$128410$new_new_n2869__.out[0] (.names)                                             0.218     5.332
$abc$128410$new_new_n2870__.in[0] (.names)                                              0.485     5.816
$abc$128410$new_new_n2870__.out[0] (.names)                                             0.172     5.989
$abc$128410$abc$64559$li287_li287.in[0] (.names)                                        0.366     6.355
$abc$128410$abc$64559$li287_li287.out[0] (.names)                                       0.099     6.454
design195_5_10_inst.encoder_instance548.data_out[10].D[0] (dffre)                       0.000     6.454
data arrival time                                                                                 6.454

clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
design195_5_10_inst.encoder_instance548.data_out[10].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -6.454
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -5.591


#Path 5
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[11].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN)                                          0.894     0.894
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN) [clock-to-output]                         0.151     1.045
$abc$128410$new_new_n2837__.in[5] (.names)                                              0.485     1.530
$abc$128410$new_new_n2837__.out[0] (.names)                                             0.173     1.703
$abc$128410$new_new_n2846__.in[2] (.names)                                              0.305     2.007
$abc$128410$new_new_n2846__.out[0] (.names)                                             0.136     2.143
$abc$128410$new_new_n2850__.in[1] (.names)                                              0.247     2.390
$abc$128410$new_new_n2850__.out[0] (.names)                                             0.218     2.608
$abc$128410$new_new_n2854__.in[3] (.names)                                              0.427     3.034
$abc$128410$new_new_n2854__.out[0] (.names)                                             0.152     3.186
$abc$128410$new_new_n3075__.in[1] (.names)                                              0.366     3.552
$abc$128410$new_new_n3075__.out[0] (.names)                                             0.099     3.651
$auto_1052.Y[28].in[0] (.names)                                                         0.085     3.736
$auto_1052.Y[28].out[0] (.names)                                                        0.148     3.884
$auto_1127.C[29].p[0] (adder_carry)                                                     0.587     4.471
$auto_1127.C[29].sumout[0] (adder_carry)                                                0.037     4.507
$abc$128410$new_new_n2869__.in[2] (.names)                                              0.607     5.114
$abc$128410$new_new_n2869__.out[0] (.names)                                             0.218     5.332
$abc$128410$new_new_n2870__.in[0] (.names)                                              0.485     5.816
$abc$128410$new_new_n2870__.out[0] (.names)                                             0.172     5.989
$abc$128410$abc$64559$li289_li289.in[0] (.names)                                        0.366     6.355
$abc$128410$abc$64559$li289_li289.out[0] (.names)                                       0.099     6.454
design195_5_10_inst.encoder_instance548.data_out[11].D[0] (dffre)                       0.000     6.454
data arrival time                                                                                 6.454

clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
design195_5_10_inst.encoder_instance548.data_out[11].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -6.454
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -5.591


#Path 6
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[2].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                   0.000     0.000
clock source latency                                                                   0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                   0.000     0.000
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN)                                         0.894     0.894
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN) [clock-to-output]                        0.151     1.045
$abc$128410$new_new_n2837__.in[5] (.names)                                             0.485     1.530
$abc$128410$new_new_n2837__.out[0] (.names)                                            0.173     1.703
$abc$128410$new_new_n2846__.in[2] (.names)                                             0.305     2.007
$abc$128410$new_new_n2846__.out[0] (.names)                                            0.136     2.143
$abc$128410$new_new_n2850__.in[1] (.names)                                             0.247     2.390
$abc$128410$new_new_n2850__.out[0] (.names)                                            0.218     2.608
$abc$128410$new_new_n2854__.in[3] (.names)                                             0.427     3.034
$abc$128410$new_new_n2854__.out[0] (.names)                                            0.152     3.186
$abc$128410$new_new_n3075__.in[1] (.names)                                             0.366     3.552
$abc$128410$new_new_n3075__.out[0] (.names)                                            0.099     3.651
$auto_1052.Y[28].in[0] (.names)                                                        0.085     3.736
$auto_1052.Y[28].out[0] (.names)                                                       0.148     3.884
$auto_1127.C[29].p[0] (adder_carry)                                                    0.587     4.471
$auto_1127.C[29].sumout[0] (adder_carry)                                               0.037     4.507
$abc$128410$new_new_n2869__.in[2] (.names)                                             0.607     5.114
$abc$128410$new_new_n2869__.out[0] (.names)                                            0.218     5.332
$abc$128410$new_new_n2870__.in[0] (.names)                                             0.485     5.816
$abc$128410$new_new_n2870__.out[0] (.names)                                            0.172     5.989
$abc$128410$abc$64559$li285_li285.in[0] (.names)                                       0.247     6.236
$abc$128410$abc$64559$li285_li285.out[0] (.names)                                      0.172     6.408
design195_5_10_inst.encoder_instance548.data_out[2].D[0] (dffre)                       0.000     6.408
data arrival time                                                                                6.408

clock $clk_buf_$ibuf_clk (rise edge)                                                   0.000     0.000
clock source latency                                                                   0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                   0.000     0.000
design195_5_10_inst.encoder_instance548.data_out[2].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                      0.000     0.894
cell setup time                                                                       -0.032     0.863
data required time                                                                               0.863
------------------------------------------------------------------------------------------------------
data required time                                                                               0.863
data arrival time                                                                               -6.408
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -5.545


#Path 7
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[4].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                   0.000     0.000
clock source latency                                                                   0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                   0.000     0.000
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN)                                         0.894     0.894
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN) [clock-to-output]                        0.151     1.045
$abc$128410$new_new_n2837__.in[5] (.names)                                             0.485     1.530
$abc$128410$new_new_n2837__.out[0] (.names)                                            0.173     1.703
$abc$128410$new_new_n2846__.in[2] (.names)                                             0.305     2.007
$abc$128410$new_new_n2846__.out[0] (.names)                                            0.136     2.143
$abc$128410$new_new_n2850__.in[1] (.names)                                             0.247     2.390
$abc$128410$new_new_n2850__.out[0] (.names)                                            0.218     2.608
$abc$128410$new_new_n2854__.in[3] (.names)                                             0.427     3.034
$abc$128410$new_new_n2854__.out[0] (.names)                                            0.152     3.186
$abc$128410$new_new_n3075__.in[1] (.names)                                             0.366     3.552
$abc$128410$new_new_n3075__.out[0] (.names)                                            0.099     3.651
$auto_1052.Y[28].in[0] (.names)                                                        0.085     3.736
$auto_1052.Y[28].out[0] (.names)                                                       0.148     3.884
$auto_1127.C[29].p[0] (adder_carry)                                                    0.587     4.471
$auto_1127.C[29].sumout[0] (adder_carry)                                               0.037     4.507
$abc$128410$new_new_n2869__.in[2] (.names)                                             0.607     5.114
$abc$128410$new_new_n2869__.out[0] (.names)                                            0.218     5.332
$abc$128410$new_new_n2870__.in[0] (.names)                                             0.485     5.816
$abc$128410$new_new_n2870__.out[0] (.names)                                            0.172     5.989
$abc$128410$abc$64559$li288_li288.in[0] (.names)                                       0.247     6.236
$abc$128410$abc$64559$li288_li288.out[0] (.names)                                      0.099     6.335
design195_5_10_inst.encoder_instance548.data_out[4].D[0] (dffre)                       0.000     6.335
data arrival time                                                                                6.335

clock $clk_buf_$ibuf_clk (rise edge)                                                   0.000     0.000
clock source latency                                                                   0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                   0.000     0.000
design195_5_10_inst.encoder_instance548.data_out[4].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                      0.000     0.894
cell setup time                                                                       -0.032     0.863
data required time                                                                               0.863
------------------------------------------------------------------------------------------------------
data required time                                                                               0.863
data arrival time                                                                               -6.335
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -5.472


#Path 8
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[23].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN)                                          0.894     0.894
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN) [clock-to-output]                         0.151     1.045
$abc$128410$new_new_n2837__.in[5] (.names)                                              0.485     1.530
$abc$128410$new_new_n2837__.out[0] (.names)                                             0.173     1.703
$abc$128410$new_new_n2846__.in[2] (.names)                                              0.305     2.007
$abc$128410$new_new_n2846__.out[0] (.names)                                             0.136     2.143
$abc$128410$new_new_n2850__.in[1] (.names)                                              0.247     2.390
$abc$128410$new_new_n2850__.out[0] (.names)                                             0.218     2.608
$abc$128410$new_new_n2854__.in[3] (.names)                                              0.427     3.034
$abc$128410$new_new_n2854__.out[0] (.names)                                             0.152     3.186
$abc$128410$new_new_n3075__.in[1] (.names)                                              0.366     3.552
$abc$128410$new_new_n3075__.out[0] (.names)                                             0.099     3.651
$auto_1052.Y[28].in[0] (.names)                                                         0.085     3.736
$auto_1052.Y[28].out[0] (.names)                                                        0.148     3.884
$auto_1127.C[29].p[0] (adder_carry)                                                     0.587     4.471
$auto_1127.C[29].sumout[0] (adder_carry)                                                0.037     4.507
$abc$128410$new_new_n2869__.in[2] (.names)                                              0.607     5.114
$abc$128410$new_new_n2869__.out[0] (.names)                                             0.218     5.332
$abc$128410$new_new_n2870__.in[0] (.names)                                              0.485     5.816
$abc$128410$new_new_n2870__.out[0] (.names)                                             0.172     5.989
$abc$128410$abc$64559$li290_li290.in[0] (.names)                                        0.247     6.236
$abc$128410$abc$64559$li290_li290.out[0] (.names)                                       0.099     6.335
design195_5_10_inst.encoder_instance548.data_out[23].D[0] (dffre)                       0.000     6.335
data arrival time                                                                                 6.335

clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
design195_5_10_inst.encoder_instance548.data_out[23].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -6.335
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -5.472


#Path 9
Startpoint: design195_5_10_inst.mod_n_counter_instance109.data_out[8].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[8].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                         0.000     0.000
design195_5_10_inst.mod_n_counter_instance109.data_out[8].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.mod_n_counter_instance109.data_out[8].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[8].in[1] (.names)                                                                  0.546     1.594
$obuf_out[8].out[0] (.names)                                                                 0.136     1.729
$f2g_tx_out_$obuf_out[8].in[0] (.names)                                                      0.308     2.037
$f2g_tx_out_$obuf_out[8].out[0] (.names)                                                     0.148     2.185
out:$f2g_tx_out_$obuf_out[8].outpad[0] (.output)                                             3.215     5.399
data arrival time                                                                                      5.399

clock $clk_buf_$ibuf_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clock uncertainty                                                                            0.000     0.000
output external delay                                                                        0.000     0.000
data required time                                                                                     0.000
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.000
data arrival time                                                                                     -5.399
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -5.399


#Path 10
Startpoint: design195_5_10_inst.encoder_instance219.data_out[22].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[6].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
design195_5_10_inst.encoder_instance219.data_out[22].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.encoder_instance219.data_out[22].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[6].in[3] (.names)                                                             0.306     1.354
$obuf_out[6].out[0] (.names)                                                            0.218     1.572
$f2g_tx_out_$obuf_out[6].in[0] (.names)                                                 0.308     1.880
$f2g_tx_out_$obuf_out[6].out[0] (.names)                                                0.218     2.098
out:$f2g_tx_out_$obuf_out[6].outpad[0] (.output)                                        3.215     5.313
data arrival time                                                                                 5.313

clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
clock uncertainty                                                                       0.000     0.000
output external delay                                                                   0.000     0.000
data required time                                                                                0.000
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.000
data arrival time                                                                                -5.313
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -5.313


#Path 11
Startpoint: $delete_wire$131581.z[20] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[0].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                 0.000     0.000
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN)                                                                       0.894     0.894
$delete_wire$131581.z[20] (RS_DSP_MULT_REGIN) [clock-to-output]                                                      0.151     1.045
$abc$128410$new_new_n3238__.in[0] (.names)                                                                           0.485     1.530
$abc$128410$new_new_n3238__.out[0] (.names)                                                                          0.152     1.682
$abc$128410$new_new_n3243__.in[4] (.names)                                                                           0.485     2.166
$abc$128410$new_new_n3243__.out[0] (.names)                                                                          0.218     2.384
$abc$128410$new_new_n3254__.in[5] (.names)                                                                           0.366     2.750
$abc$128410$new_new_n3254__.out[0] (.names)                                                                          0.173     2.923
$abc$128410$new_new_n3256__.in[0] (.names)                                                                           0.485     3.407
$abc$128410$new_new_n3256__.out[0] (.names)                                                                          0.103     3.510
$auto_1085.B[29].in[5] (.names)                                                                                      0.366     3.876
$auto_1085.B[29].out[0] (.names)                                                                                     0.103     3.978
$auto_1085.C[30].p[0] (adder_carry)                                                                                  0.513     4.492
$auto_1085.C[30].sumout[0] (adder_carry)                                                                             0.037     4.528
$abc$128410$new_new_n3747__.in[1] (.names)                                                                           0.424     4.952
$abc$128410$new_new_n3747__.out[0] (.names)                                                                          0.197     5.149
$abc$128410$new_new_n3748__.in[0] (.names)                                                                           0.085     5.234
$abc$128410$new_new_n3748__.out[0] (.names)                                                                          0.136     5.369
$abc$128410$new_new_n3749__.in[0] (.names)                                                                           0.085     5.455
$abc$128410$new_new_n3749__.out[0] (.names)                                                                          0.103     5.557
$abc$128410$new_new_n3753__.in[1] (.names)                                                                           0.085     5.642
$abc$128410$new_new_n3753__.out[0] (.names)                                                                          0.103     5.745
$abc$128410$abc$64559$li717_li717.in[1] (.names)                                                                     0.085     5.830
$abc$128410$abc$64559$li717_li717.out[0] (.names)                                                                    0.152     5.982
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[0].D[0] (dffre)                       0.000     5.982
data arrival time                                                                                                              5.982

clock $clk_buf_$ibuf_clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                 0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[0].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                                                    0.000     0.894
cell setup time                                                                                                     -0.032     0.863
data required time                                                                                                             0.863
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.863
data arrival time                                                                                                             -5.982
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -5.119


#Path 12
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[9].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[9].in[4] (.names)                                                                   0.543     1.591
$obuf_out[9].out[0] (.names)                                                                  0.136     1.726
$f2g_tx_out_$obuf_out[9].in[0] (.names)                                                       0.085     1.812
$f2g_tx_out_$obuf_out[9].out[0] (.names)                                                      0.197     2.008
out:$f2g_tx_out_$obuf_out[9].outpad[0] (.output)                                              3.096     5.104
data arrival time                                                                                       5.104

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -5.104
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -5.104


#Path 13
Startpoint: design195_5_10_inst.mod_n_counter_instance109.data_out[7].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[7].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                         0.000     0.000
design195_5_10_inst.mod_n_counter_instance109.data_out[7].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.mod_n_counter_instance109.data_out[7].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[7].in[1] (.names)                                                                  0.424     1.472
$obuf_out[7].out[0] (.names)                                                                 0.218     1.690
$f2g_tx_out_$obuf_out[7].in[0] (.names)                                                      0.085     1.775
$f2g_tx_out_$obuf_out[7].out[0] (.names)                                                     0.099     1.874
out:$f2g_tx_out_$obuf_out[7].outpad[0] (.output)                                             3.096     4.970
data arrival time                                                                                      4.970

clock $clk_buf_$ibuf_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clock uncertainty                                                                            0.000     0.000
output external delay                                                                        0.000     0.000
data required time                                                                                     0.000
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.000
data arrival time                                                                                     -4.970
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -4.970


#Path 14
Startpoint: $auto_86741.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[29].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                    0.000     0.000
clock source latency                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                    0.000     0.000
$auto_86741.C[0] (dffre)                                                0.894     0.894
$auto_86741.Q[0] (dffre) [clock-to-output]                              0.154     1.048
$obuf_out[29].in[4] (.names)                                            0.783     1.832
$obuf_out[29].out[0] (.names)                                           0.099     1.931
$f2g_tx_out_$obuf_out[29].in[0] (.names)                                0.485     2.415
$f2g_tx_out_$obuf_out[29].out[0] (.names)                               0.099     2.515
out:$f2g_tx_out_$obuf_out[29].outpad[0] (.output)                       2.205     4.720
data arrival time                                                                 4.720

clock $clk_buf_$ibuf_clk (rise edge)                                    0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -4.720
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.720


#Path 15
Startpoint: $delete_wire$131581.z[20] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[31].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                  0.000     0.000
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN)                                                                        0.894     0.894
$delete_wire$131581.z[20] (RS_DSP_MULT_REGIN) [clock-to-output]                                                       0.151     1.045
$abc$128410$new_new_n3238__.in[0] (.names)                                                                            0.485     1.530
$abc$128410$new_new_n3238__.out[0] (.names)                                                                           0.152     1.682
$abc$128410$new_new_n3243__.in[4] (.names)                                                                            0.485     2.166
$abc$128410$new_new_n3243__.out[0] (.names)                                                                           0.218     2.384
$abc$128410$new_new_n3254__.in[5] (.names)                                                                            0.366     2.750
$abc$128410$new_new_n3254__.out[0] (.names)                                                                           0.173     2.923
$abc$128410$new_new_n3256__.in[0] (.names)                                                                            0.485     3.407
$abc$128410$new_new_n3256__.out[0] (.names)                                                                           0.103     3.510
$auto_1085.B[29].in[5] (.names)                                                                                       0.366     3.876
$auto_1085.B[29].out[0] (.names)                                                                                      0.103     3.978
$auto_1085.C[30].p[0] (adder_carry)                                                                                   0.513     4.492
$auto_1085.C[30].cout[0] (adder_carry)                                                                                0.028     4.520
$abc$128410$abc$55512$auto_1085.co.cin[0] (adder_carry)                                                               0.000     4.520
$abc$128410$abc$55512$auto_1085.co.sumout[0] (adder_carry)                                                            0.037     4.557
$abc$128410$new_new_n3744__.in[3] (.names)                                                                            0.424     4.981
$abc$128410$new_new_n3744__.out[0] (.names)                                                                           0.136     5.116
$abc$128410$abc$64559$li748_li748.in[1] (.names)                                                                      0.305     5.421
$abc$128410$abc$64559$li748_li748.out[0] (.names)                                                                     0.099     5.520
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[31].D[0] (dffre)                       0.000     5.520
data arrival time                                                                                                               5.520

clock $clk_buf_$ibuf_clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[31].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                                                     0.000     0.894
cell setup time                                                                                                      -0.032     0.863
data required time                                                                                                              0.863
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.863
data arrival time                                                                                                              -5.520
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -4.657


#Path 16
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131525.a[10] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
$ibuf_rst.inpad[0] (.input)                                          0.000     0.000
$abc$128410$new_new_n3099__.in[0] (.names)                           2.757     2.757
$abc$128410$new_new_n3099__.out[0] (.names)                          0.173     2.929
$abc$128410$new_new_n3107__.in[3] (.names)                           0.485     3.414
$abc$128410$new_new_n3107__.out[0] (.names)                          0.025     3.439
$abc$128410$new_new_n3118__.in[0] (.names)                           0.085     3.524
$abc$128410$new_new_n3118__.out[0] (.names)                          0.148     3.672
$abc$128410$new_new_n3124__.in[4] (.names)                           0.424     4.096
$abc$128410$new_new_n3124__.out[0] (.names)                          0.172     4.268
$auto_10936.Y[9].in[3] (.names)                                      0.427     4.695
$auto_10936.Y[9].out[0] (.names)                                     0.197     4.892
$delete_wire$131525.a[10] (RS_DSP_MULT_REGIN)                        0.579     5.471
data arrival time                                                              5.471

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -5.471
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -4.651


#Path 17
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131525.a[13] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
$ibuf_rst.inpad[0] (.input)                                          0.000     0.000
$abc$128410$new_new_n3099__.in[0] (.names)                           2.757     2.757
$abc$128410$new_new_n3099__.out[0] (.names)                          0.173     2.929
$abc$128410$new_new_n3107__.in[3] (.names)                           0.485     3.414
$abc$128410$new_new_n3107__.out[0] (.names)                          0.025     3.439
$abc$128410$new_new_n3118__.in[0] (.names)                           0.085     3.524
$abc$128410$new_new_n3118__.out[0] (.names)                          0.148     3.672
$abc$128410$new_new_n3124__.in[4] (.names)                           0.424     4.096
$abc$128410$new_new_n3124__.out[0] (.names)                          0.172     4.268
$auto_10936.Y[9].in[3] (.names)                                      0.427     4.695
$auto_10936.Y[9].out[0] (.names)                                     0.197     4.892
$delete_wire$131525.a[13] (RS_DSP_MULT_REGIN)                        0.579     5.471
data arrival time                                                              5.471

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -5.471
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -4.651


#Path 18
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131525.a[19] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
$ibuf_rst.inpad[0] (.input)                                          0.000     0.000
$abc$128410$new_new_n3099__.in[0] (.names)                           2.757     2.757
$abc$128410$new_new_n3099__.out[0] (.names)                          0.173     2.929
$abc$128410$new_new_n3107__.in[3] (.names)                           0.485     3.414
$abc$128410$new_new_n3107__.out[0] (.names)                          0.025     3.439
$abc$128410$new_new_n3118__.in[0] (.names)                           0.085     3.524
$abc$128410$new_new_n3118__.out[0] (.names)                          0.148     3.672
$abc$128410$new_new_n3124__.in[4] (.names)                           0.424     4.096
$abc$128410$new_new_n3124__.out[0] (.names)                          0.172     4.268
$auto_10936.Y[9].in[3] (.names)                                      0.427     4.695
$auto_10936.Y[9].out[0] (.names)                                     0.197     4.892
$delete_wire$131525.a[19] (RS_DSP_MULT_REGIN)                        0.518     5.410
data arrival time                                                              5.410

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -5.410
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -4.590


#Path 19
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131525.a[12] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
$ibuf_rst.inpad[0] (.input)                                          0.000     0.000
$abc$128410$new_new_n3099__.in[0] (.names)                           2.757     2.757
$abc$128410$new_new_n3099__.out[0] (.names)                          0.173     2.929
$abc$128410$new_new_n3107__.in[3] (.names)                           0.485     3.414
$abc$128410$new_new_n3107__.out[0] (.names)                          0.025     3.439
$abc$128410$new_new_n3118__.in[0] (.names)                           0.085     3.524
$abc$128410$new_new_n3118__.out[0] (.names)                          0.148     3.672
$abc$128410$new_new_n3124__.in[4] (.names)                           0.424     4.096
$abc$128410$new_new_n3124__.out[0] (.names)                          0.172     4.268
$auto_10936.Y[9].in[3] (.names)                                      0.427     4.695
$auto_10936.Y[9].out[0] (.names)                                     0.197     4.892
$delete_wire$131525.a[12] (RS_DSP_MULT_REGIN)                        0.518     5.410
data arrival time                                                              5.410

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -5.410
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -4.590


#Path 20
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131525.a[11] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
$ibuf_rst.inpad[0] (.input)                                          0.000     0.000
$abc$128410$new_new_n3099__.in[0] (.names)                           2.757     2.757
$abc$128410$new_new_n3099__.out[0] (.names)                          0.173     2.929
$abc$128410$new_new_n3107__.in[3] (.names)                           0.485     3.414
$abc$128410$new_new_n3107__.out[0] (.names)                          0.025     3.439
$abc$128410$new_new_n3118__.in[0] (.names)                           0.085     3.524
$abc$128410$new_new_n3118__.out[0] (.names)                          0.148     3.672
$abc$128410$new_new_n3124__.in[4] (.names)                           0.424     4.096
$abc$128410$new_new_n3124__.out[0] (.names)                          0.172     4.268
$auto_10936.Y[9].in[3] (.names)                                      0.427     4.695
$auto_10936.Y[9].out[0] (.names)                                     0.197     4.892
$delete_wire$131525.a[11] (RS_DSP_MULT_REGIN)                        0.518     5.410
data arrival time                                                              5.410

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -5.410
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -4.590


#Path 21
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131525.a[17] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
$ibuf_rst.inpad[0] (.input)                                          0.000     0.000
$abc$128410$new_new_n3099__.in[0] (.names)                           2.757     2.757
$abc$128410$new_new_n3099__.out[0] (.names)                          0.173     2.929
$abc$128410$new_new_n3107__.in[3] (.names)                           0.485     3.414
$abc$128410$new_new_n3107__.out[0] (.names)                          0.025     3.439
$abc$128410$new_new_n3118__.in[0] (.names)                           0.085     3.524
$abc$128410$new_new_n3118__.out[0] (.names)                          0.148     3.672
$abc$128410$new_new_n3124__.in[4] (.names)                           0.424     4.096
$abc$128410$new_new_n3124__.out[0] (.names)                          0.172     4.268
$auto_10936.Y[9].in[3] (.names)                                      0.427     4.695
$auto_10936.Y[9].out[0] (.names)                                     0.197     4.892
$delete_wire$131525.a[17] (RS_DSP_MULT_REGIN)                        0.518     5.410
data arrival time                                                              5.410

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -5.410
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -4.590


#Path 22
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131525.a[9] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
$ibuf_rst.inpad[0] (.input)                                          0.000     0.000
$abc$128410$new_new_n3099__.in[0] (.names)                           2.757     2.757
$abc$128410$new_new_n3099__.out[0] (.names)                          0.173     2.929
$abc$128410$new_new_n3107__.in[3] (.names)                           0.485     3.414
$abc$128410$new_new_n3107__.out[0] (.names)                          0.025     3.439
$abc$128410$new_new_n3118__.in[0] (.names)                           0.085     3.524
$abc$128410$new_new_n3118__.out[0] (.names)                          0.148     3.672
$abc$128410$new_new_n3124__.in[4] (.names)                           0.424     4.096
$abc$128410$new_new_n3124__.out[0] (.names)                          0.172     4.268
$auto_10936.Y[9].in[3] (.names)                                      0.427     4.695
$auto_10936.Y[9].out[0] (.names)                                     0.197     4.892
$delete_wire$131525.a[9] (RS_DSP_MULT_REGIN)                         0.518     5.410
data arrival time                                                              5.410

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -5.410
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -4.590


#Path 23
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131525.a[14] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
$ibuf_rst.inpad[0] (.input)                                          0.000     0.000
$abc$128410$new_new_n3099__.in[0] (.names)                           2.757     2.757
$abc$128410$new_new_n3099__.out[0] (.names)                          0.173     2.929
$abc$128410$new_new_n3107__.in[3] (.names)                           0.485     3.414
$abc$128410$new_new_n3107__.out[0] (.names)                          0.025     3.439
$abc$128410$new_new_n3118__.in[0] (.names)                           0.085     3.524
$abc$128410$new_new_n3118__.out[0] (.names)                          0.148     3.672
$abc$128410$new_new_n3124__.in[4] (.names)                           0.424     4.096
$abc$128410$new_new_n3124__.out[0] (.names)                          0.172     4.268
$auto_10936.Y[9].in[3] (.names)                                      0.427     4.695
$auto_10936.Y[9].out[0] (.names)                                     0.197     4.892
$delete_wire$131525.a[14] (RS_DSP_MULT_REGIN)                        0.518     5.410
data arrival time                                                              5.410

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -5.410
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -4.590


#Path 24
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131525.a[16] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
$ibuf_rst.inpad[0] (.input)                                          0.000     0.000
$abc$128410$new_new_n3099__.in[0] (.names)                           2.757     2.757
$abc$128410$new_new_n3099__.out[0] (.names)                          0.173     2.929
$abc$128410$new_new_n3107__.in[3] (.names)                           0.485     3.414
$abc$128410$new_new_n3107__.out[0] (.names)                          0.025     3.439
$abc$128410$new_new_n3118__.in[0] (.names)                           0.085     3.524
$abc$128410$new_new_n3118__.out[0] (.names)                          0.148     3.672
$abc$128410$new_new_n3124__.in[4] (.names)                           0.424     4.096
$abc$128410$new_new_n3124__.out[0] (.names)                          0.172     4.268
$auto_10936.Y[9].in[3] (.names)                                      0.427     4.695
$auto_10936.Y[9].out[0] (.names)                                     0.197     4.892
$delete_wire$131525.a[16] (RS_DSP_MULT_REGIN)                        0.518     5.410
data arrival time                                                              5.410

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -5.410
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -4.590


#Path 25
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131525.a[18] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
$ibuf_rst.inpad[0] (.input)                                          0.000     0.000
$abc$128410$new_new_n3099__.in[0] (.names)                           2.757     2.757
$abc$128410$new_new_n3099__.out[0] (.names)                          0.173     2.929
$abc$128410$new_new_n3107__.in[3] (.names)                           0.485     3.414
$abc$128410$new_new_n3107__.out[0] (.names)                          0.025     3.439
$abc$128410$new_new_n3118__.in[0] (.names)                           0.085     3.524
$abc$128410$new_new_n3118__.out[0] (.names)                          0.148     3.672
$abc$128410$new_new_n3124__.in[4] (.names)                           0.424     4.096
$abc$128410$new_new_n3124__.out[0] (.names)                          0.172     4.268
$auto_10936.Y[9].in[3] (.names)                                      0.427     4.695
$auto_10936.Y[9].out[0] (.names)                                     0.197     4.892
$delete_wire$131525.a[18] (RS_DSP_MULT_REGIN)                        0.518     5.410
data arrival time                                                              5.410

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -5.410
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -4.590


#Path 26
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131525.a[15] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
$ibuf_rst.inpad[0] (.input)                                          0.000     0.000
$abc$128410$new_new_n3099__.in[0] (.names)                           2.757     2.757
$abc$128410$new_new_n3099__.out[0] (.names)                          0.173     2.929
$abc$128410$new_new_n3107__.in[3] (.names)                           0.485     3.414
$abc$128410$new_new_n3107__.out[0] (.names)                          0.025     3.439
$abc$128410$new_new_n3118__.in[0] (.names)                           0.085     3.524
$abc$128410$new_new_n3118__.out[0] (.names)                          0.148     3.672
$abc$128410$new_new_n3124__.in[4] (.names)                           0.424     4.096
$abc$128410$new_new_n3124__.out[0] (.names)                          0.172     4.268
$auto_10936.Y[9].in[3] (.names)                                      0.427     4.695
$auto_10936.Y[9].out[0] (.names)                                     0.197     4.892
$delete_wire$131525.a[15] (RS_DSP_MULT_REGIN)                        0.518     5.410
data arrival time                                                              5.410

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -5.410
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -4.590


#Path 27
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[28].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[28].in[2] (.names)                                                                  0.427     1.475
$obuf_out[28].out[0] (.names)                                                                 0.218     1.693
$f2g_tx_out_$obuf_out[28].in[0] (.names)                                                      0.247     1.940
$f2g_tx_out_$obuf_out[28].out[0] (.names)                                                     0.197     2.137
out:$f2g_tx_out_$obuf_out[28].outpad[0] (.output)                                             2.205     4.342
data arrival time                                                                                       4.342

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -4.342
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -4.342


#Path 28
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[5].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[5].in[4] (.names)                                                                   0.543     1.591
$obuf_out[5].out[0] (.names)                                                                  0.136     1.726
$f2g_tx_out_$obuf_out[5].in[0] (.names)                                                       0.085     1.812
$f2g_tx_out_$obuf_out[5].out[0] (.names)                                                      0.197     2.008
out:$f2g_tx_out_$obuf_out[5].outpad[0] (.output)                                              2.324     4.333
data arrival time                                                                                       4.333

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -4.333
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -4.333


#Path 29
Startpoint: design195_5_10_inst.register_instance549.data_out[18].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[18].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                     0.000     0.000
clock source latency                                                                     0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                     0.000     0.000
design195_5_10_inst.register_instance549.data_out[18].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.register_instance549.data_out[18].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[18].in[0] (.names)                                                             0.783     1.832
$obuf_out[18].out[0] (.names)                                                            0.148     1.979
$f2g_tx_out_$obuf_out[18].in[0] (.names)                                                 0.085     2.065
$f2g_tx_out_$obuf_out[18].out[0] (.names)                                                0.099     2.164
out:$f2g_tx_out_$obuf_out[18].outpad[0] (.output)                                        2.147     4.311
data arrival time                                                                                  4.311

clock $clk_buf_$ibuf_clk (rise edge)                                                     0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                 -4.311
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -4.311


#Path 30
Startpoint: $auto_86741.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[27].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                    0.000     0.000
clock source latency                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                    0.000     0.000
$auto_86741.C[0] (dffre)                                                0.894     0.894
$auto_86741.Q[0] (dffre) [clock-to-output]                              0.154     1.048
$obuf_out[27].in[4] (.names)                                            0.661     1.710
$obuf_out[27].out[0] (.names)                                           0.136     1.845
$f2g_tx_out_$obuf_out[27].in[0] (.names)                                0.085     1.930
$f2g_tx_out_$obuf_out[27].out[0] (.names)                               0.218     2.149
out:$f2g_tx_out_$obuf_out[27].outpad[0] (.output)                       2.144     4.293
data arrival time                                                                 4.293

clock $clk_buf_$ibuf_clk (rise edge)                                    0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -4.293
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.293


#Path 31
Startpoint: design195_5_10_inst.mod_n_counter_instance109.data_out[16].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[16].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design195_5_10_inst.mod_n_counter_instance109.data_out[16].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.mod_n_counter_instance109.data_out[16].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[16].in[1] (.names)                                                                  0.603     1.652
$obuf_out[16].out[0] (.names)                                                                 0.148     1.800
$f2g_tx_out_$obuf_out[16].in[0] (.names)                                                      0.366     2.165
$f2g_tx_out_$obuf_out[16].out[0] (.names)                                                     0.136     2.301
out:$f2g_tx_out_$obuf_out[16].outpad[0] (.output)                                             1.965     4.265
data arrival time                                                                                       4.265

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -4.265
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -4.265


#Path 32
Startpoint: $delete_wire$131581.z[25] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[28].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                  0.000     0.000
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN)                                                                        0.894     0.894
$delete_wire$131581.z[25] (RS_DSP_MULT_REGIN) [clock-to-output]                                                       0.151     1.045
$abc$128410$new_new_n3245__.in[2] (.names)                                                                            1.021     2.067
$abc$128410$new_new_n3245__.out[0] (.names)                                                                           0.197     2.264
$abc$128410$new_new_n3248__.in[0] (.names)                                                                            0.664     2.928
$abc$128410$new_new_n3248__.out[0] (.names)                                                                           0.103     3.031
$auto_1085.B[26].in[2] (.names)                                                                                       0.308     3.338
$auto_1085.B[26].out[0] (.names)                                                                                      0.218     3.556
$auto_1085.C[27].p[0] (adder_carry)                                                                                   0.706     4.262
$auto_1085.C[27].cout[0] (adder_carry)                                                                                0.028     4.291
$auto_1085.C[28].cin[0] (adder_carry)                                                                                 0.000     4.291
$auto_1085.C[28].sumout[0] (adder_carry)                                                                              0.037     4.327
$abc$128410$abc$64559$li745_li745.in[0] (.names)                                                                      0.603     4.931
$abc$128410$abc$64559$li745_li745.out[0] (.names)                                                                     0.197     5.128
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[28].D[0] (dffre)                       0.000     5.128
data arrival time                                                                                                               5.128

clock $clk_buf_$ibuf_clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[28].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                                                     0.000     0.894
cell setup time                                                                                                      -0.032     0.863
data required time                                                                                                              0.863
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.863
data arrival time                                                                                                              -5.128
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -4.265


#Path 33
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[21].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[21].in[4] (.names)                                                                  0.427     1.475
$obuf_out[21].out[0] (.names)                                                                 0.197     1.672
$f2g_tx_out_$obuf_out[21].in[0] (.names)                                                      0.247     1.919
$f2g_tx_out_$obuf_out[21].out[0] (.names)                                                     0.197     2.116
out:$f2g_tx_out_$obuf_out[21].outpad[0] (.output)                                             2.144     4.260
data arrival time                                                                                       4.260

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -4.260
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -4.260


#Path 34
Startpoint: design195_5_10_inst.register_instance549.data_out[2].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[2].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
design195_5_10_inst.register_instance549.data_out[2].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.register_instance549.data_out[2].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[2].in[2] (.names)                                                             0.366     1.414
$obuf_out[2].out[0] (.names)                                                            0.218     1.632
$f2g_tx_out_$obuf_out[2].in[0] (.names)                                                 0.085     1.717
$f2g_tx_out_$obuf_out[2].out[0] (.names)                                                0.148     1.865
out:$f2g_tx_out_$obuf_out[2].outpad[0] (.output)                                        2.382     4.247
data arrival time                                                                                 4.247

clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
clock uncertainty                                                                       0.000     0.000
output external delay                                                                   0.000     0.000
data required time                                                                                0.000
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.000
data arrival time                                                                                -4.247
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -4.247


#Path 35
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[11].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[11].in[4] (.names)                                                                  0.543     1.591
$obuf_out[11].out[0] (.names)                                                                 0.197     1.788
$f2g_tx_out_$obuf_out[11].in[0] (.names)                                                      0.085     1.873
$f2g_tx_out_$obuf_out[11].out[0] (.names)                                                     0.099     1.972
out:$f2g_tx_out_$obuf_out[11].outpad[0] (.output)                                             2.272     4.244
data arrival time                                                                                       4.244

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -4.244
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -4.244


#Path 36
Startpoint: design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[26].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
design195_5_10_inst.encoder_instance219.data_out[31].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[26].in[3] (.names)                                                            0.485     1.533
$obuf_out[26].out[0] (.names)                                                           0.218     1.751
$f2g_tx_out_$obuf_out[26].in[0] (.names)                                                0.308     2.059
$f2g_tx_out_$obuf_out[26].out[0] (.names)                                               0.218     2.277
out:$f2g_tx_out_$obuf_out[26].outpad[0] (.output)                                       1.965     4.241
data arrival time                                                                                 4.241

clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
clock uncertainty                                                                       0.000     0.000
output external delay                                                                   0.000     0.000
data required time                                                                                0.000
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.000
data arrival time                                                                                -4.241
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -4.241


#Path 37
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131525.a[8] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
$ibuf_rst.inpad[0] (.input)                                          0.000     0.000
$abc$128410$new_new_n3099__.in[0] (.names)                           2.757     2.757
$abc$128410$new_new_n3099__.out[0] (.names)                          0.173     2.929
$abc$128410$new_new_n3107__.in[3] (.names)                           0.485     3.414
$abc$128410$new_new_n3107__.out[0] (.names)                          0.025     3.439
$abc$128410$new_new_n3118__.in[0] (.names)                           0.085     3.524
$abc$128410$new_new_n3118__.out[0] (.names)                          0.148     3.672
$abc$128410$new_new_n3124__.in[4] (.names)                           0.424     4.096
$abc$128410$new_new_n3124__.out[0] (.names)                          0.172     4.268
$auto_10936.Y[8].in[1] (.names)                                      0.427     4.695
$auto_10936.Y[8].out[0] (.names)                                     0.025     4.720
$delete_wire$131525.a[8] (RS_DSP_MULT_REGIN)                         0.338     5.058
data arrival time                                                              5.058

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -5.058
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -4.238


#Path 38
Startpoint: $delete_wire$131581.z[20] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[30].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                  0.000     0.000
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN)                                                                        0.894     0.894
$delete_wire$131581.z[20] (RS_DSP_MULT_REGIN) [clock-to-output]                                                       0.151     1.045
$abc$128410$new_new_n3238__.in[0] (.names)                                                                            0.485     1.530
$abc$128410$new_new_n3238__.out[0] (.names)                                                                           0.152     1.682
$abc$128410$new_new_n3243__.in[4] (.names)                                                                            0.485     2.166
$abc$128410$new_new_n3243__.out[0] (.names)                                                                           0.218     2.384
$abc$128410$new_new_n3254__.in[5] (.names)                                                                            0.366     2.750
$abc$128410$new_new_n3254__.out[0] (.names)                                                                           0.173     2.923
$abc$128410$new_new_n3256__.in[0] (.names)                                                                            0.485     3.407
$abc$128410$new_new_n3256__.out[0] (.names)                                                                           0.103     3.510
$auto_1085.B[29].in[5] (.names)                                                                                       0.366     3.876
$auto_1085.B[29].out[0] (.names)                                                                                      0.103     3.978
$auto_1085.C[30].p[0] (adder_carry)                                                                                   0.513     4.492
$auto_1085.C[30].sumout[0] (adder_carry)                                                                              0.037     4.528
$abc$128410$abc$64559$li747_li747.in[0] (.names)                                                                      0.424     4.952
$abc$128410$abc$64559$li747_li747.out[0] (.names)                                                                     0.136     5.087
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[30].D[0] (dffre)                       0.000     5.087
data arrival time                                                                                                               5.087

clock $clk_buf_$ibuf_clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[30].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                                                     0.000     0.894
cell setup time                                                                                                      -0.032     0.863
data required time                                                                                                              0.863
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.863
data arrival time                                                                                                              -5.087
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -4.225


#Path 39
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.encoder_instance219.data_out[4].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                   0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                            0.000     0.000
$abc$128410$new_new_n2912__.in[5] (.names)                                             2.815     2.815
$abc$128410$new_new_n2912__.out[0] (.names)                                            0.152     2.967
$abc$128410$new_new_n2913__.in[0] (.names)                                             0.085     3.052
$abc$128410$new_new_n2913__.out[0] (.names)                                            0.148     3.199
$abc$128410$abc$64559$li272_li272.in[1] (.names)                                       0.783     3.983
$abc$128410$abc$64559$li272_li272.out[0] (.names)                                      0.103     4.085
$abc$128410$abc$64559$li270_li270.in[2] (.names)                                       0.783     4.869
$abc$128410$abc$64559$li270_li270.out[0] (.names)                                      0.218     5.087
design195_5_10_inst.encoder_instance219.data_out[4].D[0] (dffre)                       0.000     5.087
data arrival time                                                                                5.087

clock $clk_buf_$ibuf_clk (rise edge)                                                   0.000     0.000
clock source latency                                                                   0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                   0.000     0.000
design195_5_10_inst.encoder_instance219.data_out[4].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                      0.000     0.894
cell setup time                                                                       -0.032     0.863
data required time                                                                               0.863
------------------------------------------------------------------------------------------------------
data required time                                                                               0.863
data arrival time                                                                               -5.087
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -4.224


#Path 40
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.encoder_instance219.data_out[31].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                             0.000     0.000
$abc$128410$new_new_n2912__.in[5] (.names)                                              2.815     2.815
$abc$128410$new_new_n2912__.out[0] (.names)                                             0.152     2.967
$abc$128410$new_new_n2913__.in[0] (.names)                                              0.085     3.052
$abc$128410$new_new_n2913__.out[0] (.names)                                             0.148     3.199
$abc$128410$abc$64559$li272_li272.in[1] (.names)                                        0.783     3.983
$abc$128410$abc$64559$li272_li272.out[0] (.names)                                       0.103     4.085
$abc$128410$abc$64559$li274_li274.in[1] (.names)                                        0.783     4.869
$abc$128410$abc$64559$li274_li274.out[0] (.names)                                       0.218     5.087
design195_5_10_inst.encoder_instance219.data_out[31].D[0] (dffre)                       0.000     5.087
data arrival time                                                                                 5.087

clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
design195_5_10_inst.encoder_instance219.data_out[31].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -5.087
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -4.224


#Path 41
Startpoint: design195_5_10_inst.encoder_instance219.data_out[4].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[4].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                   0.000     0.000
clock source latency                                                                   0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                   0.000     0.000
design195_5_10_inst.encoder_instance219.data_out[4].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.encoder_instance219.data_out[4].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[4].in[4] (.names)                                                            0.424     1.472
$obuf_out[4].out[0] (.names)                                                           0.218     1.690
$f2g_tx_out_$obuf_out[4].in[0] (.names)                                                0.247     1.937
$f2g_tx_out_$obuf_out[4].out[0] (.names)                                               0.197     2.134
out:$f2g_tx_out_$obuf_out[4].outpad[0] (.output)                                       2.086     4.220
data arrival time                                                                                4.220

clock $clk_buf_$ibuf_clk (rise edge)                                                   0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -4.220
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -4.220


#Path 42
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.encoder_instance219.data_out[18].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                             0.000     0.000
$abc$128410$new_new_n2912__.in[5] (.names)                                              2.815     2.815
$abc$128410$new_new_n2912__.out[0] (.names)                                             0.152     2.967
$abc$128410$new_new_n2913__.in[0] (.names)                                              0.085     3.052
$abc$128410$new_new_n2913__.out[0] (.names)                                             0.148     3.199
$abc$128410$abc$64559$li272_li272.in[1] (.names)                                        0.783     3.983
$abc$128410$abc$64559$li272_li272.out[0] (.names)                                       0.103     4.085
design195_5_10_inst.encoder_instance219.data_out[18].D[0] (dffre)                       0.992     5.077
data arrival time                                                                                 5.077

clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
design195_5_10_inst.encoder_instance219.data_out[18].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -5.077
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -4.215


#Path 43
Startpoint: design195_5_10_inst.mod_n_counter_instance109.data_out[17].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[17].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design195_5_10_inst.mod_n_counter_instance109.data_out[17].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.mod_n_counter_instance109.data_out[17].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[17].in[1] (.names)                                                                  0.725     1.774
$obuf_out[17].out[0] (.names)                                                                 0.218     1.992
$f2g_tx_out_$obuf_out[17].in[0] (.names)                                                      0.085     2.077
$f2g_tx_out_$obuf_out[17].out[0] (.names)                                                     0.099     2.176
out:$f2g_tx_out_$obuf_out[17].outpad[0] (.output)                                             2.029     4.205
data arrival time                                                                                       4.205

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -4.205
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -4.205


#Path 44
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.encoder_instance219.data_out[22].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                             0.000     0.000
$abc$128410$new_new_n2912__.in[5] (.names)                                              2.815     2.815
$abc$128410$new_new_n2912__.out[0] (.names)                                             0.152     2.967
$abc$128410$new_new_n2913__.in[0] (.names)                                              0.085     3.052
$abc$128410$new_new_n2913__.out[0] (.names)                                             0.148     3.199
$abc$128410$abc$64559$li272_li272.in[1] (.names)                                        0.783     3.983
$abc$128410$abc$64559$li272_li272.out[0] (.names)                                       0.103     4.085
$abc$128410$abc$64559$li273_li273.in[1] (.names)                                        0.783     4.869
$abc$128410$abc$64559$li273_li273.out[0] (.names)                                       0.148     5.017
design195_5_10_inst.encoder_instance219.data_out[22].D[0] (dffre)                       0.000     5.017
data arrival time                                                                                 5.017

clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
design195_5_10_inst.encoder_instance219.data_out[22].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -5.017
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -4.154


#Path 45
Startpoint: $auto_86741.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[25].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                    0.000     0.000
clock source latency                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                    0.000     0.000
$auto_86741.C[0] (dffre)                                                0.894     0.894
$auto_86741.Q[0] (dffre) [clock-to-output]                              0.154     1.048
$obuf_out[25].in[4] (.names)                                            0.603     1.652
$obuf_out[25].out[0] (.names)                                           0.135     1.787
$f2g_tx_out_$obuf_out[25].in[0] (.names)                                0.085     1.872
$f2g_tx_out_$obuf_out[25].out[0] (.names)                               0.197     2.069
out:$f2g_tx_out_$obuf_out[25].outpad[0] (.output)                       2.083     4.153
data arrival time                                                                 4.153

clock $clk_buf_$ibuf_clk (rise edge)                                    0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -4.153
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.153


#Path 46
Startpoint: $auto_86741.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[31].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                    0.000     0.000
clock source latency                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                    0.000     0.000
$auto_86741.C[0] (dffre)                                                0.894     0.894
$auto_86741.Q[0] (dffre) [clock-to-output]                              0.154     1.048
$obuf_out[31].in[4] (.names)                                            0.603     1.652
$obuf_out[31].out[0] (.names)                                           0.148     1.800
$f2g_tx_out_$obuf_out[31].in[0] (.names)                                0.085     1.885
$f2g_tx_out_$obuf_out[31].out[0] (.names)                               0.099     1.984
out:$f2g_tx_out_$obuf_out[31].outpad[0] (.output)                       2.144     4.128
data arrival time                                                                 4.128

clock $clk_buf_$ibuf_clk (rise edge)                                    0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -4.128
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.128


#Path 47
Startpoint: $delete_wire$131581.z[25] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[29].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                  0.000     0.000
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN)                                                                        0.894     0.894
$delete_wire$131581.z[25] (RS_DSP_MULT_REGIN) [clock-to-output]                                                       0.151     1.045
$abc$128410$new_new_n3245__.in[2] (.names)                                                                            1.021     2.067
$abc$128410$new_new_n3245__.out[0] (.names)                                                                           0.197     2.264
$abc$128410$new_new_n3248__.in[0] (.names)                                                                            0.664     2.928
$abc$128410$new_new_n3248__.out[0] (.names)                                                                           0.103     3.031
$auto_1085.B[26].in[2] (.names)                                                                                       0.308     3.338
$auto_1085.B[26].out[0] (.names)                                                                                      0.218     3.556
$auto_1085.C[27].p[0] (adder_carry)                                                                                   0.706     4.262
$auto_1085.C[27].cout[0] (adder_carry)                                                                                0.028     4.291
$auto_1085.C[28].cin[0] (adder_carry)                                                                                 0.000     4.291
$auto_1085.C[28].cout[0] (adder_carry)                                                                                0.020     4.310
$auto_1085.C[29].cin[0] (adder_carry)                                                                                 0.000     4.310
$auto_1085.C[29].sumout[0] (adder_carry)                                                                              0.037     4.347
$abc$128410$abc$64559$li746_li746.in[0] (.names)                                                                      0.488     4.835
$abc$128410$abc$64559$li746_li746.out[0] (.names)                                                                     0.148     4.983
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[29].D[0] (dffre)                       0.000     4.983
data arrival time                                                                                                               4.983

clock $clk_buf_$ibuf_clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[29].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                                                     0.000     0.894
cell setup time                                                                                                      -0.032     0.863
data required time                                                                                                              0.863
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.863
data arrival time                                                                                                              -4.983
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -4.120


#Path 48
Startpoint: design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[14].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
design195_5_10_inst.encoder_instance219.data_out[31].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[14].in[4] (.names)                                                            0.485     1.533
$obuf_out[14].out[0] (.names)                                                           0.218     1.751
$f2g_tx_out_$obuf_out[14].in[0] (.names)                                                0.085     1.836
$f2g_tx_out_$obuf_out[14].out[0] (.names)                                               0.099     1.935
out:$f2g_tx_out_$obuf_out[14].outpad[0] (.output)                                       2.147     4.083
data arrival time                                                                                 4.083

clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
clock uncertainty                                                                       0.000     0.000
output external delay                                                                   0.000     0.000
data required time                                                                                0.000
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.000
data arrival time                                                                                -4.083
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -4.083


#Path 49
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[10].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[10].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design195_5_10_inst.mod_n_counter_instance439.data_out[10].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[10].in[3] (.names)                                                                  0.488     1.536
$obuf_out[10].out[0] (.names)                                                                 0.148     1.684
$f2g_tx_out_$obuf_out[10].in[0] (.names)                                                      0.085     1.769
$f2g_tx_out_$obuf_out[10].out[0] (.names)                                                     0.135     1.904
out:$f2g_tx_out_$obuf_out[10].outpad[0] (.output)                                             2.147     4.052
data arrival time                                                                                       4.052

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -4.052
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -4.052


#Path 50
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[22].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[22].in[4] (.names)                                                                  0.427     1.475
$obuf_out[22].out[0] (.names)                                                                 0.148     1.623
$f2g_tx_out_$obuf_out[22].in[0] (.names)                                                      0.085     1.708
$f2g_tx_out_$obuf_out[22].out[0] (.names)                                                     0.197     1.905
out:$f2g_tx_out_$obuf_out[22].outpad[0] (.output)                                             2.144     4.049
data arrival time                                                                                       4.049

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -4.049
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -4.049


#Path 51
Startpoint: design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[13].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
design195_5_10_inst.encoder_instance219.data_out[31].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[13].in[4] (.names)                                                            0.424     1.472
$obuf_out[13].out[0] (.names)                                                           0.197     1.669
$f2g_tx_out_$obuf_out[13].in[0] (.names)                                                0.085     1.754
$f2g_tx_out_$obuf_out[13].out[0] (.names)                                               0.197     1.951
out:$f2g_tx_out_$obuf_out[13].outpad[0] (.output)                                       2.086     4.037
data arrival time                                                                                 4.037

clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
clock uncertainty                                                                       0.000     0.000
output external delay                                                                   0.000     0.000
data required time                                                                                0.000
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.000
data arrival time                                                                                -4.037
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -4.037


#Path 52
Startpoint: design195_5_10_inst.register_instance549.data_out[23].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[12].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                     0.000     0.000
clock source latency                                                                     0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                     0.000     0.000
design195_5_10_inst.register_instance549.data_out[23].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.register_instance549.data_out[23].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[12].in[2] (.names)                                                             0.543     1.591
$obuf_out[12].out[0] (.names)                                                            0.197     1.788
$f2g_tx_out_$obuf_out[12].in[0] (.names)                                                 0.085     1.873
$f2g_tx_out_$obuf_out[12].out[0] (.names)                                                0.136     2.008
out:$f2g_tx_out_$obuf_out[12].outpad[0] (.output)                                        2.029     4.037
data arrival time                                                                                  4.037

clock $clk_buf_$ibuf_clk (rise edge)                                                     0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                 -4.037
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -4.037


#Path 53
Startpoint: design195_5_10_inst.register_instance549.data_out[23].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[23].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                     0.000     0.000
clock source latency                                                                     0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                     0.000     0.000
design195_5_10_inst.register_instance549.data_out[23].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.register_instance549.data_out[23].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[23].in[2] (.names)                                                             0.543     1.591
$obuf_out[23].out[0] (.names)                                                            0.197     1.788
$f2g_tx_out_$obuf_out[23].in[0] (.names)                                                 0.085     1.873
$f2g_tx_out_$obuf_out[23].out[0] (.names)                                                0.197     2.070
out:$f2g_tx_out_$obuf_out[23].outpad[0] (.output)                                        1.965     4.034
data arrival time                                                                                  4.034

clock $clk_buf_$ibuf_clk (rise edge)                                                     0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                 -4.034
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -4.034


#Path 54
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[24].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[24].in[2] (.names)                                                                  0.424     1.472
$obuf_out[24].out[0] (.names)                                                                 0.197     1.669
$f2g_tx_out_$obuf_out[24].in[0] (.names)                                                      0.085     1.754
$f2g_tx_out_$obuf_out[24].out[0] (.names)                                                     0.135     1.890
out:$f2g_tx_out_$obuf_out[24].outpad[0] (.output)                                             2.144     4.034
data arrival time                                                                                       4.034

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -4.034
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -4.034


#Path 55
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[30].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[30].in[2] (.names)                                                                  0.427     1.475
$obuf_out[30].out[0] (.names)                                                                 0.218     1.693
$f2g_tx_out_$obuf_out[30].in[0] (.names)                                                      0.085     1.778
$f2g_tx_out_$obuf_out[30].out[0] (.names)                                                     0.099     1.877
out:$f2g_tx_out_$obuf_out[30].outpad[0] (.output)                                             2.141     4.019
data arrival time                                                                                       4.019

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -4.019
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -4.019


#Path 56
Startpoint: $delete_wire$131581.z[25] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[27].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                  0.000     0.000
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN)                                                                        0.894     0.894
$delete_wire$131581.z[25] (RS_DSP_MULT_REGIN) [clock-to-output]                                                       0.151     1.045
$abc$128410$new_new_n3245__.in[2] (.names)                                                                            1.021     2.067
$abc$128410$new_new_n3245__.out[0] (.names)                                                                           0.197     2.264
$abc$128410$new_new_n3248__.in[0] (.names)                                                                            0.664     2.928
$abc$128410$new_new_n3248__.out[0] (.names)                                                                           0.103     3.031
$auto_1085.B[26].in[2] (.names)                                                                                       0.308     3.338
$auto_1085.B[26].out[0] (.names)                                                                                      0.218     3.556
$auto_1085.C[27].p[0] (adder_carry)                                                                                   0.706     4.262
$auto_1085.C[27].sumout[0] (adder_carry)                                                                              0.037     4.299
$abc$128410$abc$64559$li744_li744.in[0] (.names)                                                                      0.305     4.603
$abc$128410$abc$64559$li744_li744.out[0] (.names)                                                                     0.197     4.800
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[27].D[0] (dffre)                       0.000     4.800
data arrival time                                                                                                               4.800

clock $clk_buf_$ibuf_clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[27].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                                                     0.000     0.894
cell setup time                                                                                                      -0.032     0.863
data required time                                                                                                              0.863
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.863
data arrival time                                                                                                              -4.800
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -3.938


#Path 57
Startpoint: design195_5_10_inst.register_instance549.data_out[2].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[1].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
design195_5_10_inst.register_instance549.data_out[2].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.register_instance549.data_out[2].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[1].in[2] (.names)                                                             0.305     1.353
$obuf_out[1].out[0] (.names)                                                            0.218     1.571
$f2g_tx_out_$obuf_out[1].in[0] (.names)                                                 0.085     1.656
$f2g_tx_out_$obuf_out[1].out[0] (.names)                                                0.099     1.755
out:$f2g_tx_out_$obuf_out[1].outpad[0] (.output)                                        2.144     3.900
data arrival time                                                                                 3.900

clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
clock uncertainty                                                                       0.000     0.000
output external delay                                                                   0.000     0.000
data required time                                                                                0.000
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.000
data arrival time                                                                                -3.900
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.900


#Path 58
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[19].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[19].in[4] (.names)                                                                  0.427     1.475
$obuf_out[19].out[0] (.names)                                                                 0.218     1.693
$f2g_tx_out_$obuf_out[19].in[0] (.names)                                                      0.085     1.778
$f2g_tx_out_$obuf_out[19].out[0] (.names)                                                     0.148     1.926
out:$f2g_tx_out_$obuf_out[19].outpad[0] (.output)                                             1.965     3.891
data arrival time                                                                                       3.891

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -3.891
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.891


#Path 59
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[20].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[20].in[4] (.names)                                                                  0.305     1.353
$obuf_out[20].out[0] (.names)                                                                 0.099     1.452
$f2g_tx_out_$obuf_out[20].in[0] (.names)                                                      0.085     1.537
$f2g_tx_out_$obuf_out[20].out[0] (.names)                                                     0.197     1.734
out:$f2g_tx_out_$obuf_out[20].outpad[0] (.output)                                             2.147     3.882
data arrival time                                                                                       3.882

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -3.882
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.882


#Path 60
Startpoint: design195_5_10_inst.mod_n_counter_instance109.data_out[15].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[15].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design195_5_10_inst.mod_n_counter_instance109.data_out[15].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.mod_n_counter_instance109.data_out[15].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[15].in[1] (.names)                                                                  0.543     1.591
$obuf_out[15].out[0] (.names)                                                                 0.148     1.739
$f2g_tx_out_$obuf_out[15].in[0] (.names)                                                      0.085     1.824
$f2g_tx_out_$obuf_out[15].out[0] (.names)                                                     0.148     1.972
out:$f2g_tx_out_$obuf_out[15].outpad[0] (.output)                                             1.907     3.878
data arrival time                                                                                       3.878

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -3.878
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.878


#Path 61
Startpoint: design195_5_10_inst.register_instance549.data_out[3].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[3].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
design195_5_10_inst.register_instance549.data_out[3].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.register_instance549.data_out[3].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[3].in[0] (.names)                                                             0.306     1.354
$obuf_out[3].out[0] (.names)                                                            0.197     1.551
$f2g_tx_out_$obuf_out[3].in[0] (.names)                                                 0.085     1.636
$f2g_tx_out_$obuf_out[3].out[0] (.names)                                                0.099     1.735
out:$f2g_tx_out_$obuf_out[3].outpad[0] (.output)                                        2.141     3.877
data arrival time                                                                                 3.877

clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
clock uncertainty                                                                       0.000     0.000
output external delay                                                                   0.000     0.000
data required time                                                                                0.000
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.000
data arrival time                                                                                -3.877
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.877


#Path 62
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131525.b[16] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
input external delay                                                                                    0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                             0.000     0.000
design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20].in[1] (.names)                        2.458     2.458
design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20].out[0] (.names)                       0.148     2.606
$auto_1076.C[5].g[0] (adder_carry)                                                                      0.764     3.370
$auto_1076.C[5].cout[0] (adder_carry)                                                                   0.038     3.408
$auto_1076.C[6].cin[0] (adder_carry)                                                                    0.000     3.408
$auto_1076.C[6].cout[0] (adder_carry)                                                                   0.020     3.428
$auto_1076.C[7].cin[0] (adder_carry)                                                                    0.000     3.428
$auto_1076.C[7].cout[0] (adder_carry)                                                                   0.020     3.448
$auto_1076.C[8].cin[0] (adder_carry)                                                                    0.000     3.448
$auto_1076.C[8].cout[0] (adder_carry)                                                                   0.020     3.468
$auto_1076.C[9].cin[0] (adder_carry)                                                                    0.000     3.468
$auto_1076.C[9].cout[0] (adder_carry)                                                                   0.020     3.488
$auto_1076.C[10].cin[0] (adder_carry)                                                                   0.000     3.488
$auto_1076.C[10].cout[0] (adder_carry)                                                                  0.020     3.508
$auto_1076.C[11].cin[0] (adder_carry)                                                                   0.000     3.508
$auto_1076.C[11].cout[0] (adder_carry)                                                                  0.020     3.528
$auto_1076.C[12].cin[0] (adder_carry)                                                                   0.000     3.528
$auto_1076.C[12].cout[0] (adder_carry)                                                                  0.020     3.547
$auto_1076.C[13].cin[0] (adder_carry)                                                                   0.000     3.547
$auto_1076.C[13].cout[0] (adder_carry)                                                                  0.020     3.567
$auto_1076.C[14].cin[0] (adder_carry)                                                                   0.000     3.567
$auto_1076.C[14].cout[0] (adder_carry)                                                                  0.020     3.587
$auto_1076.C[15].cin[0] (adder_carry)                                                                   0.000     3.587
$auto_1076.C[15].cout[0] (adder_carry)                                                                  0.020     3.607
$abc$128410$abc$55512$auto_1076.co.cin[0] (adder_carry)                                                 0.000     3.607
$abc$128410$abc$55512$auto_1076.co.sumout[0] (adder_carry)                                              0.037     3.644
$auto_1076.Y[16].in[0] (.names)                                                                         0.427     4.071
$auto_1076.Y[16].out[0] (.names)                                                                        0.148     4.219
$delete_wire$131525.b[16] (RS_DSP_MULT_REGIN)                                                           0.460     4.679
data arrival time                                                                                                 4.679

clock $clk_buf_$ibuf_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                    0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                                                          0.894     0.894
clock uncertainty                                                                                       0.000     0.894
cell setup time                                                                                        -0.070     0.825
data required time                                                                                                0.825
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.825
data arrival time                                                                                                -4.679
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -3.854


#Path 63
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131525.b[17] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
input external delay                                                                                    0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                             0.000     0.000
design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20].in[1] (.names)                        2.458     2.458
design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20].out[0] (.names)                       0.148     2.606
$auto_1076.C[5].g[0] (adder_carry)                                                                      0.764     3.370
$auto_1076.C[5].cout[0] (adder_carry)                                                                   0.038     3.408
$auto_1076.C[6].cin[0] (adder_carry)                                                                    0.000     3.408
$auto_1076.C[6].cout[0] (adder_carry)                                                                   0.020     3.428
$auto_1076.C[7].cin[0] (adder_carry)                                                                    0.000     3.428
$auto_1076.C[7].cout[0] (adder_carry)                                                                   0.020     3.448
$auto_1076.C[8].cin[0] (adder_carry)                                                                    0.000     3.448
$auto_1076.C[8].cout[0] (adder_carry)                                                                   0.020     3.468
$auto_1076.C[9].cin[0] (adder_carry)                                                                    0.000     3.468
$auto_1076.C[9].cout[0] (adder_carry)                                                                   0.020     3.488
$auto_1076.C[10].cin[0] (adder_carry)                                                                   0.000     3.488
$auto_1076.C[10].cout[0] (adder_carry)                                                                  0.020     3.508
$auto_1076.C[11].cin[0] (adder_carry)                                                                   0.000     3.508
$auto_1076.C[11].cout[0] (adder_carry)                                                                  0.020     3.528
$auto_1076.C[12].cin[0] (adder_carry)                                                                   0.000     3.528
$auto_1076.C[12].cout[0] (adder_carry)                                                                  0.020     3.547
$auto_1076.C[13].cin[0] (adder_carry)                                                                   0.000     3.547
$auto_1076.C[13].cout[0] (adder_carry)                                                                  0.020     3.567
$auto_1076.C[14].cin[0] (adder_carry)                                                                   0.000     3.567
$auto_1076.C[14].cout[0] (adder_carry)                                                                  0.020     3.587
$auto_1076.C[15].cin[0] (adder_carry)                                                                   0.000     3.587
$auto_1076.C[15].cout[0] (adder_carry)                                                                  0.020     3.607
$abc$128410$abc$55512$auto_1076.co.cin[0] (adder_carry)                                                 0.000     3.607
$abc$128410$abc$55512$auto_1076.co.sumout[0] (adder_carry)                                              0.037     3.644
$auto_1076.Y[16].in[0] (.names)                                                                         0.427     4.071
$auto_1076.Y[16].out[0] (.names)                                                                        0.148     4.219
$delete_wire$131525.b[17] (RS_DSP_MULT_REGIN)                                                           0.460     4.679
data arrival time                                                                                                 4.679

clock $clk_buf_$ibuf_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                    0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                                                          0.894     0.894
clock uncertainty                                                                                       0.000     0.894
cell setup time                                                                                        -0.070     0.825
data required time                                                                                                0.825
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.825
data arrival time                                                                                                -4.679
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -3.854


#Path 64
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131525.b[15] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
input external delay                                                                                    0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                             0.000     0.000
design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20].in[1] (.names)                        2.458     2.458
design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20].out[0] (.names)                       0.148     2.606
$auto_1076.C[5].g[0] (adder_carry)                                                                      0.764     3.370
$auto_1076.C[5].cout[0] (adder_carry)                                                                   0.038     3.408
$auto_1076.C[6].cin[0] (adder_carry)                                                                    0.000     3.408
$auto_1076.C[6].cout[0] (adder_carry)                                                                   0.020     3.428
$auto_1076.C[7].cin[0] (adder_carry)                                                                    0.000     3.428
$auto_1076.C[7].cout[0] (adder_carry)                                                                   0.020     3.448
$auto_1076.C[8].cin[0] (adder_carry)                                                                    0.000     3.448
$auto_1076.C[8].cout[0] (adder_carry)                                                                   0.020     3.468
$auto_1076.C[9].cin[0] (adder_carry)                                                                    0.000     3.468
$auto_1076.C[9].cout[0] (adder_carry)                                                                   0.020     3.488
$auto_1076.C[10].cin[0] (adder_carry)                                                                   0.000     3.488
$auto_1076.C[10].cout[0] (adder_carry)                                                                  0.020     3.508
$auto_1076.C[11].cin[0] (adder_carry)                                                                   0.000     3.508
$auto_1076.C[11].cout[0] (adder_carry)                                                                  0.020     3.528
$auto_1076.C[12].cin[0] (adder_carry)                                                                   0.000     3.528
$auto_1076.C[12].cout[0] (adder_carry)                                                                  0.020     3.547
$auto_1076.C[13].cin[0] (adder_carry)                                                                   0.000     3.547
$auto_1076.C[13].cout[0] (adder_carry)                                                                  0.020     3.567
$auto_1076.C[14].cin[0] (adder_carry)                                                                   0.000     3.567
$auto_1076.C[14].cout[0] (adder_carry)                                                                  0.020     3.587
$auto_1076.C[15].cin[0] (adder_carry)                                                                   0.000     3.587
$auto_1076.C[15].cout[0] (adder_carry)                                                                  0.020     3.607
$abc$128410$abc$55512$auto_1076.co.cin[0] (adder_carry)                                                 0.000     3.607
$abc$128410$abc$55512$auto_1076.co.sumout[0] (adder_carry)                                              0.037     3.644
$auto_1076.Y[15].in[0] (.names)                                                                         0.366     4.010
$auto_1076.Y[15].out[0] (.names)                                                                        0.197     4.207
$delete_wire$131525.b[15] (RS_DSP_MULT_REGIN)                                                           0.457     4.664
data arrival time                                                                                                 4.664

clock $clk_buf_$ibuf_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                    0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                                                          0.894     0.894
clock uncertainty                                                                                       0.000     0.894
cell setup time                                                                                        -0.070     0.825
data required time                                                                                                0.825
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.825
data arrival time                                                                                                -4.664
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -3.839


#Path 65
Startpoint: design195_5_10_inst.encoder_instance219.data_out[2].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$f2g_tx_out_$obuf_out[0].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                   0.000     0.000
clock source latency                                                                   0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                   0.000     0.000
design195_5_10_inst.encoder_instance219.data_out[2].C[0] (dffre)                       0.894     0.894
design195_5_10_inst.encoder_instance219.data_out[2].Q[0] (dffre) [clock-to-output]     0.154     1.048
$obuf_out[0].in[4] (.names)                                                            0.424     1.472
$obuf_out[0].out[0] (.names)                                                           0.218     1.690
$f2g_tx_out_$obuf_out[0].in[0] (.names)                                                0.085     1.775
$f2g_tx_out_$obuf_out[0].out[0] (.names)                                               0.148     1.923
out:$f2g_tx_out_$obuf_out[0].outpad[0] (.output)                                       1.907     3.830
data arrival time                                                                                3.830

clock $clk_buf_$ibuf_clk (rise edge)                                                   0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -3.830
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -3.830


#Path 66
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131525.a[6] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
$ibuf_rst.inpad[0] (.input)                                          0.000     0.000
$abc$128410$new_new_n3099__.in[0] (.names)                           2.757     2.757
$abc$128410$new_new_n3099__.out[0] (.names)                          0.173     2.929
$abc$128410$new_new_n3107__.in[3] (.names)                           0.485     3.414
$abc$128410$new_new_n3107__.out[0] (.names)                          0.025     3.439
$abc$128410$new_new_n3118__.in[0] (.names)                           0.085     3.524
$abc$128410$new_new_n3118__.out[0] (.names)                          0.148     3.672
$auto_10936.Y[6].in[0] (.names)                                      0.305     3.977
$auto_10936.Y[6].out[0] (.names)                                     0.218     4.195
$delete_wire$131525.a[6] (RS_DSP_MULT_REGIN)                         0.399     4.594
data arrival time                                                              4.594

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -4.594
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -3.774


#Path 67
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.decoder_instance433.decoder_inst.data_out[0].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$128410$abc$64559$li133_li133.in[1] (.names)                                                    3.175     3.175
$abc$128410$abc$64559$li133_li133.out[0] (.names)                                                   0.099     3.274
$abc$128410$auto_86794.in[5] (.names)                                                               1.201     4.475
$abc$128410$auto_86794.out[0] (.names)                                                              0.152     4.626
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[0].D[0] (dffre)                       0.000     4.626
data arrival time                                                                                             4.626

clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                0.000     0.000
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[0].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                                   0.000     0.894
cell setup time                                                                                    -0.032     0.863
data required time                                                                                            0.863
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.863
data arrival time                                                                                            -4.626
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -3.764


#Path 68
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.decoder_instance433.decoder_inst.data_out[1].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$128410$abc$64559$li133_li133.in[1] (.names)                                                    3.175     3.175
$abc$128410$abc$64559$li133_li133.out[0] (.names)                                                   0.099     3.274
$abc$128410$auto_86796.in[5] (.names)                                                               1.201     4.475
$abc$128410$auto_86796.out[0] (.names)                                                              0.152     4.626
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[1].D[0] (dffre)                       0.000     4.626
data arrival time                                                                                             4.626

clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                0.000     0.000
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[1].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                                   0.000     0.894
cell setup time                                                                                    -0.032     0.863
data required time                                                                                            0.863
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.863
data arrival time                                                                                            -4.626
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -3.764


#Path 69
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.decoder_instance433.decoder_inst.data_out[3].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$128410$abc$64559$li133_li133.in[1] (.names)                                                    3.175     3.175
$abc$128410$abc$64559$li133_li133.out[0] (.names)                                                   0.099     3.274
$abc$128410$auto_86800.in[0] (.names)                                                               1.201     4.475
$abc$128410$auto_86800.out[0] (.names)                                                              0.152     4.626
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[3].D[0] (dffre)                       0.000     4.626
data arrival time                                                                                             4.626

clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                0.000     0.000
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[3].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                                   0.000     0.894
cell setup time                                                                                    -0.032     0.863
data required time                                                                                            0.863
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.863
data arrival time                                                                                            -4.626
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -3.764


#Path 70
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.decoder_instance433.decoder_inst.data_out[5].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$128410$abc$64559$li133_li133.in[1] (.names)                                                    3.175     3.175
$abc$128410$abc$64559$li133_li133.out[0] (.names)                                                   0.099     3.274
$abc$128410$auto_86804.in[5] (.names)                                                               1.201     4.475
$abc$128410$auto_86804.out[0] (.names)                                                              0.152     4.626
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[5].D[0] (dffre)                       0.000     4.626
data arrival time                                                                                             4.626

clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                0.000     0.000
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[5].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                                   0.000     0.894
cell setup time                                                                                    -0.032     0.863
data required time                                                                                            0.863
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.863
data arrival time                                                                                            -4.626
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -3.764


#Path 71
Startpoint: $delete_wire$131581.z[22] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[25].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                  0.000     0.000
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN)                                                                        0.894     0.894
$delete_wire$131581.z[22] (RS_DSP_MULT_REGIN) [clock-to-output]                                                       0.151     1.045
$abc$128410$new_new_n3239__.in[1] (.names)                                                                            0.488     1.533
$abc$128410$new_new_n3239__.out[0] (.names)                                                                           0.152     1.685
$abc$128410$new_new_n3240__.in[3] (.names)                                                                            0.366     2.050
$abc$128410$new_new_n3240__.out[0] (.names)                                                                           0.173     2.223
$abc$128410$new_new_n3242__.in[0] (.names)                                                                            0.366     2.589
$abc$128410$new_new_n3242__.out[0] (.names)                                                                           0.218     2.807
$auto_1085.B[24].in[1] (.names)                                                                                       0.424     3.230
$auto_1085.B[24].out[0] (.names)                                                                                      0.197     3.427
$auto_1085.C[25].p[0] (adder_carry)                                                                                   0.584     4.011
$auto_1085.C[25].sumout[0] (adder_carry)                                                                              0.037     4.048
$abc$128410$abc$64559$li742_li742.in[0] (.names)                                                                      0.366     4.413
$abc$128410$abc$64559$li742_li742.out[0] (.names)                                                                     0.197     4.610
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[25].D[0] (dffre)                       0.000     4.610
data arrival time                                                                                                               4.610

clock $clk_buf_$ibuf_clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[25].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                                                     0.000     0.894
cell setup time                                                                                                      -0.032     0.863
data required time                                                                                                              0.863
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.863
data arrival time                                                                                                              -4.610
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -3.747


#Path 72
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.encoder_instance219.data_out[11].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                             0.000     0.000
$abc$128410$new_new_n2912__.in[5] (.names)                                              2.815     2.815
$abc$128410$new_new_n2912__.out[0] (.names)                                             0.152     2.967
$abc$128410$new_new_n2913__.in[0] (.names)                                              0.085     3.052
$abc$128410$new_new_n2913__.out[0] (.names)                                             0.148     3.199
$abc$128410$new_new_n2920__.in[1] (.names)                                              0.664     3.864
$abc$128410$new_new_n2920__.out[0] (.names)                                             0.136     3.999
$abc$128410$abc$64559$li271_li271.in[2] (.names)                                        0.485     4.484
$abc$128410$abc$64559$li271_li271.out[0] (.names)                                       0.099     4.583
design195_5_10_inst.encoder_instance219.data_out[11].D[0] (dffre)                       0.000     4.583
data arrival time                                                                                 4.583

clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
design195_5_10_inst.encoder_instance219.data_out[11].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.583
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.720


#Path 73
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.encoder_instance219.data_out[2].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                   0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                            0.000     0.000
$abc$128410$new_new_n2912__.in[5] (.names)                                             2.815     2.815
$abc$128410$new_new_n2912__.out[0] (.names)                                            0.152     2.967
$abc$128410$new_new_n2913__.in[0] (.names)                                             0.085     3.052
$abc$128410$new_new_n2913__.out[0] (.names)                                            0.148     3.199
$abc$128410$new_new_n2918__.in[1] (.names)                                             0.485     3.684
$abc$128410$new_new_n2918__.out[0] (.names)                                            0.197     3.881
$abc$128410$abc$64559$li267_li267.in[2] (.names)                                       0.546     4.426
$abc$128410$abc$64559$li267_li267.out[0] (.names)                                      0.148     4.574
design195_5_10_inst.encoder_instance219.data_out[2].D[0] (dffre)                       0.000     4.574
data arrival time                                                                                4.574

clock $clk_buf_$ibuf_clk (rise edge)                                                   0.000     0.000
clock source latency                                                                   0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                   0.000     0.000
design195_5_10_inst.encoder_instance219.data_out[2].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                      0.000     0.894
cell setup time                                                                       -0.032     0.863
data required time                                                                               0.863
------------------------------------------------------------------------------------------------------
data required time                                                                               0.863
data arrival time                                                                               -4.574
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -3.711


#Path 74
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.encoder_instance322.data_out[18].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                             0.000     0.000
$abc$128410$new_new_n2889__.in[5] (.names)                                              2.458     2.458
$abc$128410$new_new_n2889__.out[0] (.names)                                             0.103     2.561
$abc$128410$new_new_n2892__.in[2] (.names)                                              0.427     2.987
$abc$128410$new_new_n2892__.out[0] (.names)                                             0.197     3.184
$abc$128410$abc$64559$li281_li281.in[0] (.names)                                        0.366     3.550
$abc$128410$abc$64559$li281_li281.out[0] (.names)                                       0.173     3.722
design195_5_10_inst.encoder_instance322.data_out[18].D[0] (dffre)                       0.825     4.547
data arrival time                                                                                 4.547

clock $clk_buf_$ibuf_clk (rise edge)                                                    0.000     0.000
clock source latency                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                    0.000     0.000
design195_5_10_inst.encoder_instance322.data_out[18].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.547
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.684


#Path 75
Startpoint: emu_init_sel_1399.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131701.b[13] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
emu_init_sel_1399.C[0] (dffre)                                                                0.894     0.894
emu_init_sel_1399.Q[0] (dffre) [clock-to-output]                                              0.154     1.048
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names)                        0.780     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names)                       0.197     2.026
$auto_1133.C[5].g[0] (adder_carry)                                                            0.870     2.896
$auto_1133.C[5].cout[0] (adder_carry)                                                         0.038     2.934
$auto_1133.C[6].cin[0] (adder_carry)                                                          0.000     2.934
$auto_1133.C[6].cout[0] (adder_carry)                                                         0.020     2.954
$auto_1133.C[7].cin[0] (adder_carry)                                                          0.000     2.954
$auto_1133.C[7].cout[0] (adder_carry)                                                         0.020     2.974
$auto_1133.C[8].cin[0] (adder_carry)                                                          0.000     2.974
$auto_1133.C[8].cout[0] (adder_carry)                                                         0.020     2.994
$auto_1133.C[9].cin[0] (adder_carry)                                                          0.000     2.994
$auto_1133.C[9].cout[0] (adder_carry)                                                         0.020     3.014
$auto_1133.C[10].cin[0] (adder_carry)                                                         0.000     3.014
$auto_1133.C[10].cout[0] (adder_carry)                                                        0.020     3.034
$auto_1133.C[11].cin[0] (adder_carry)                                                         0.000     3.034
$auto_1133.C[11].cout[0] (adder_carry)                                                        0.020     3.054
$auto_1133.C[12].cin[0] (adder_carry)                                                         0.000     3.054
$auto_1133.C[12].cout[0] (adder_carry)                                                        0.020     3.074
$auto_1133.C[13].cin[0] (adder_carry)                                                         0.000     3.074
$auto_1133.C[13].cout[0] (adder_carry)                                                        0.020     3.094
$auto_1133.C[14].cin[0] (adder_carry)                                                         0.000     3.094
$auto_1133.C[14].cout[0] (adder_carry)                                                        0.020     3.114
$auto_1133.C[15].cin[0] (adder_carry)                                                         0.000     3.114
$auto_1133.C[15].cout[0] (adder_carry)                                                        0.020     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                                       0.000     3.133
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                                    0.037     3.170
$auto_1133.Y[16].in[0] (.names)                                                               0.424     3.594
$auto_1133.Y[16].out[0] (.names)                                                              0.197     3.791
$delete_wire$131701.b[13] (RS_DSP_MULT_REGIN)                                                 0.701     4.492
data arrival time                                                                                       4.492

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                                0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.070     0.825
data required time                                                                                      0.825
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.825
data arrival time                                                                                      -4.492
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.667


#Path 76
Startpoint: emu_init_sel_1399.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131701.b[12] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
emu_init_sel_1399.C[0] (dffre)                                                                0.894     0.894
emu_init_sel_1399.Q[0] (dffre) [clock-to-output]                                              0.154     1.048
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names)                        0.780     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names)                       0.197     2.026
$auto_1133.C[5].g[0] (adder_carry)                                                            0.870     2.896
$auto_1133.C[5].cout[0] (adder_carry)                                                         0.038     2.934
$auto_1133.C[6].cin[0] (adder_carry)                                                          0.000     2.934
$auto_1133.C[6].cout[0] (adder_carry)                                                         0.020     2.954
$auto_1133.C[7].cin[0] (adder_carry)                                                          0.000     2.954
$auto_1133.C[7].cout[0] (adder_carry)                                                         0.020     2.974
$auto_1133.C[8].cin[0] (adder_carry)                                                          0.000     2.974
$auto_1133.C[8].cout[0] (adder_carry)                                                         0.020     2.994
$auto_1133.C[9].cin[0] (adder_carry)                                                          0.000     2.994
$auto_1133.C[9].cout[0] (adder_carry)                                                         0.020     3.014
$auto_1133.C[10].cin[0] (adder_carry)                                                         0.000     3.014
$auto_1133.C[10].cout[0] (adder_carry)                                                        0.020     3.034
$auto_1133.C[11].cin[0] (adder_carry)                                                         0.000     3.034
$auto_1133.C[11].cout[0] (adder_carry)                                                        0.020     3.054
$auto_1133.C[12].cin[0] (adder_carry)                                                         0.000     3.054
$auto_1133.C[12].cout[0] (adder_carry)                                                        0.020     3.074
$auto_1133.C[13].cin[0] (adder_carry)                                                         0.000     3.074
$auto_1133.C[13].cout[0] (adder_carry)                                                        0.020     3.094
$auto_1133.C[14].cin[0] (adder_carry)                                                         0.000     3.094
$auto_1133.C[14].cout[0] (adder_carry)                                                        0.020     3.114
$auto_1133.C[15].cin[0] (adder_carry)                                                         0.000     3.114
$auto_1133.C[15].cout[0] (adder_carry)                                                        0.020     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                                       0.000     3.133
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                                    0.037     3.170
$auto_1133.Y[16].in[0] (.names)                                                               0.424     3.594
$auto_1133.Y[16].out[0] (.names)                                                              0.197     3.791
$delete_wire$131701.b[12] (RS_DSP_MULT_REGIN)                                                 0.701     4.492
data arrival time                                                                                       4.492

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                                0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.070     0.825
data required time                                                                                      0.825
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.825
data arrival time                                                                                      -4.492
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.667


#Path 77
Startpoint: emu_init_sel_1399.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131701.b[9] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
emu_init_sel_1399.C[0] (dffre)                                                                0.894     0.894
emu_init_sel_1399.Q[0] (dffre) [clock-to-output]                                              0.154     1.048
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names)                        0.780     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names)                       0.197     2.026
$auto_1133.C[5].g[0] (adder_carry)                                                            0.870     2.896
$auto_1133.C[5].cout[0] (adder_carry)                                                         0.038     2.934
$auto_1133.C[6].cin[0] (adder_carry)                                                          0.000     2.934
$auto_1133.C[6].cout[0] (adder_carry)                                                         0.020     2.954
$auto_1133.C[7].cin[0] (adder_carry)                                                          0.000     2.954
$auto_1133.C[7].cout[0] (adder_carry)                                                         0.020     2.974
$auto_1133.C[8].cin[0] (adder_carry)                                                          0.000     2.974
$auto_1133.C[8].cout[0] (adder_carry)                                                         0.020     2.994
$auto_1133.C[9].cin[0] (adder_carry)                                                          0.000     2.994
$auto_1133.C[9].cout[0] (adder_carry)                                                         0.020     3.014
$auto_1133.C[10].cin[0] (adder_carry)                                                         0.000     3.014
$auto_1133.C[10].cout[0] (adder_carry)                                                        0.020     3.034
$auto_1133.C[11].cin[0] (adder_carry)                                                         0.000     3.034
$auto_1133.C[11].cout[0] (adder_carry)                                                        0.020     3.054
$auto_1133.C[12].cin[0] (adder_carry)                                                         0.000     3.054
$auto_1133.C[12].cout[0] (adder_carry)                                                        0.020     3.074
$auto_1133.C[13].cin[0] (adder_carry)                                                         0.000     3.074
$auto_1133.C[13].cout[0] (adder_carry)                                                        0.020     3.094
$auto_1133.C[14].cin[0] (adder_carry)                                                         0.000     3.094
$auto_1133.C[14].cout[0] (adder_carry)                                                        0.020     3.114
$auto_1133.C[15].cin[0] (adder_carry)                                                         0.000     3.114
$auto_1133.C[15].cout[0] (adder_carry)                                                        0.020     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                                       0.000     3.133
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                                    0.037     3.170
$auto_1133.Y[16].in[0] (.names)                                                               0.424     3.594
$auto_1133.Y[16].out[0] (.names)                                                              0.197     3.791
$delete_wire$131701.b[9] (RS_DSP_MULT_REGIN)                                                  0.701     4.492
data arrival time                                                                                       4.492

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                                0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.070     0.825
data required time                                                                                      0.825
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.825
data arrival time                                                                                      -4.492
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.667


#Path 78
Startpoint: emu_init_sel_1399.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131701.b[11] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
emu_init_sel_1399.C[0] (dffre)                                                                0.894     0.894
emu_init_sel_1399.Q[0] (dffre) [clock-to-output]                                              0.154     1.048
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names)                        0.780     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names)                       0.197     2.026
$auto_1133.C[5].g[0] (adder_carry)                                                            0.870     2.896
$auto_1133.C[5].cout[0] (adder_carry)                                                         0.038     2.934
$auto_1133.C[6].cin[0] (adder_carry)                                                          0.000     2.934
$auto_1133.C[6].cout[0] (adder_carry)                                                         0.020     2.954
$auto_1133.C[7].cin[0] (adder_carry)                                                          0.000     2.954
$auto_1133.C[7].cout[0] (adder_carry)                                                         0.020     2.974
$auto_1133.C[8].cin[0] (adder_carry)                                                          0.000     2.974
$auto_1133.C[8].cout[0] (adder_carry)                                                         0.020     2.994
$auto_1133.C[9].cin[0] (adder_carry)                                                          0.000     2.994
$auto_1133.C[9].cout[0] (adder_carry)                                                         0.020     3.014
$auto_1133.C[10].cin[0] (adder_carry)                                                         0.000     3.014
$auto_1133.C[10].cout[0] (adder_carry)                                                        0.020     3.034
$auto_1133.C[11].cin[0] (adder_carry)                                                         0.000     3.034
$auto_1133.C[11].cout[0] (adder_carry)                                                        0.020     3.054
$auto_1133.C[12].cin[0] (adder_carry)                                                         0.000     3.054
$auto_1133.C[12].cout[0] (adder_carry)                                                        0.020     3.074
$auto_1133.C[13].cin[0] (adder_carry)                                                         0.000     3.074
$auto_1133.C[13].cout[0] (adder_carry)                                                        0.020     3.094
$auto_1133.C[14].cin[0] (adder_carry)                                                         0.000     3.094
$auto_1133.C[14].cout[0] (adder_carry)                                                        0.020     3.114
$auto_1133.C[15].cin[0] (adder_carry)                                                         0.000     3.114
$auto_1133.C[15].cout[0] (adder_carry)                                                        0.020     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                                       0.000     3.133
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                                    0.037     3.170
$auto_1133.Y[16].in[0] (.names)                                                               0.424     3.594
$auto_1133.Y[16].out[0] (.names)                                                              0.197     3.791
$delete_wire$131701.b[11] (RS_DSP_MULT_REGIN)                                                 0.701     4.492
data arrival time                                                                                       4.492

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                                0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.070     0.825
data required time                                                                                      0.825
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.825
data arrival time                                                                                      -4.492
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.667


#Path 79
Startpoint: $delete_wire$131581.z[22] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[26].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                  0.000     0.000
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN)                                                                        0.894     0.894
$delete_wire$131581.z[22] (RS_DSP_MULT_REGIN) [clock-to-output]                                                       0.151     1.045
$abc$128410$new_new_n3239__.in[1] (.names)                                                                            0.488     1.533
$abc$128410$new_new_n3239__.out[0] (.names)                                                                           0.152     1.685
$abc$128410$new_new_n3240__.in[3] (.names)                                                                            0.366     2.050
$abc$128410$new_new_n3240__.out[0] (.names)                                                                           0.173     2.223
$abc$128410$new_new_n3242__.in[0] (.names)                                                                            0.366     2.589
$abc$128410$new_new_n3242__.out[0] (.names)                                                                           0.218     2.807
$auto_1085.B[24].in[1] (.names)                                                                                       0.424     3.230
$auto_1085.B[24].out[0] (.names)                                                                                      0.197     3.427
$auto_1085.C[25].p[0] (adder_carry)                                                                                   0.584     4.011
$auto_1085.C[25].cout[0] (adder_carry)                                                                                0.028     4.039
$auto_1085.C[26].cin[0] (adder_carry)                                                                                 0.000     4.039
$auto_1085.C[26].sumout[0] (adder_carry)                                                                              0.037     4.076
$abc$128410$abc$64559$li743_li743.in[0] (.names)                                                                      0.305     4.381
$abc$128410$abc$64559$li743_li743.out[0] (.names)                                                                     0.148     4.529
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[26].D[0] (dffre)                       0.000     4.529
data arrival time                                                                                                               4.529

clock $clk_buf_$ibuf_clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[26].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                                                     0.000     0.894
cell setup time                                                                                                      -0.032     0.863
data required time                                                                                                              0.863
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.863
data arrival time                                                                                                              -4.529
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -3.666


#Path 80
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131525.a[4] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
$ibuf_rst.inpad[0] (.input)                                          0.000     0.000
$abc$128410$new_new_n3099__.in[0] (.names)                           2.757     2.757
$abc$128410$new_new_n3099__.out[0] (.names)                          0.173     2.929
$abc$128410$new_new_n3107__.in[3] (.names)                           0.485     3.414
$abc$128410$new_new_n3107__.out[0] (.names)                          0.025     3.439
$auto_10936.Y[4].in[1] (.names)                                      0.546     3.985
$auto_10936.Y[4].out[0] (.names)                                     0.099     4.084
$delete_wire$131525.a[4] (RS_DSP_MULT_REGIN)                         0.402     4.486
data arrival time                                                              4.486

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -4.486
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -3.666


#Path 81
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131707.a[6] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                            0.894     0.894
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K) [clock-to-output]       0.293     1.187
$auto_1130.S[11].in[1] (.names)                                      0.427     1.614
$auto_1130.S[11].out[0] (.names)                                     0.148     1.761
$abc$128410$new_new_n3187__.in[0] (.names)                           0.366     2.127
$abc$128410$new_new_n3187__.out[0] (.names)                          0.136     2.263
$abc$128410$new_new_n3189__.in[3] (.names)                           0.366     2.628
$abc$128410$new_new_n3189__.out[0] (.names)                          0.152     2.780
$abc$128410$new_new_n3198__.in[3] (.names)                           0.366     3.146
$abc$128410$new_new_n3198__.out[0] (.names)                          0.173     3.318
$auto_10922.Y[6].in[3] (.names)                                      0.366     3.684
$auto_10922.Y[6].out[0] (.names)                                     0.218     3.902
$delete_wire$131707.a[6] (RS_DSP_MULT_REGIN)                         0.579     4.481
data arrival time                                                              4.481

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -4.481
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -3.661


#Path 82
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.encoder_instance219.data_out[3].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                   0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                            0.000     0.000
$abc$128410$new_new_n2912__.in[5] (.names)                                             2.815     2.815
$abc$128410$new_new_n2912__.out[0] (.names)                                            0.152     2.967
$abc$128410$new_new_n2913__.in[0] (.names)                                             0.085     3.052
$abc$128410$new_new_n2913__.out[0] (.names)                                            0.148     3.199
$abc$128410$new_new_n2920__.in[1] (.names)                                             0.664     3.864
$abc$128410$new_new_n2920__.out[0] (.names)                                            0.136     3.999
$abc$128410$abc$64559$li268_li268.in[2] (.names)                                       0.305     4.304
$abc$128410$abc$64559$li268_li268.out[0] (.names)                                      0.197     4.501
design195_5_10_inst.encoder_instance219.data_out[3].D[0] (dffre)                       0.000     4.501
data arrival time                                                                                4.501

clock $clk_buf_$ibuf_clk (rise edge)                                                   0.000     0.000
clock source latency                                                                   0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                   0.000     0.000
design195_5_10_inst.encoder_instance219.data_out[3].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                      0.000     0.894
cell setup time                                                                       -0.032     0.863
data required time                                                                               0.863
------------------------------------------------------------------------------------------------------
data required time                                                                               0.863
data arrival time                                                                               -4.501
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -3.638


#Path 83
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.decoder_instance433.decoder_inst.data_out[2].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$128410$abc$64559$li133_li133.in[1] (.names)                                                    3.175     3.175
$abc$128410$abc$64559$li133_li133.out[0] (.names)                                                   0.099     3.274
$abc$128410$auto_86798.in[5] (.names)                                                               1.201     4.475
$abc$128410$auto_86798.out[0] (.names)                                                              0.025     4.500
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[2].D[0] (dffre)                       0.000     4.500
data arrival time                                                                                             4.500

clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                0.000     0.000
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[2].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                                   0.000     0.894
cell setup time                                                                                    -0.032     0.863
data required time                                                                                            0.863
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.863
data arrival time                                                                                            -4.500
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -3.637


#Path 84
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.decoder_instance433.decoder_inst.data_out[4].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$128410$abc$64559$li133_li133.in[1] (.names)                                                    3.175     3.175
$abc$128410$abc$64559$li133_li133.out[0] (.names)                                                   0.099     3.274
$abc$128410$auto_86802.in[5] (.names)                                                               1.201     4.475
$abc$128410$auto_86802.out[0] (.names)                                                              0.025     4.500
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[4].D[0] (dffre)                       0.000     4.500
data arrival time                                                                                             4.500

clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                0.000     0.000
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[4].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                                   0.000     0.894
cell setup time                                                                                    -0.032     0.863
data required time                                                                                            0.863
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.863
data arrival time                                                                                            -4.500
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -3.637


#Path 85
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.decoder_instance433.decoder_inst.data_out[6].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$128410$abc$64559$li133_li133.in[1] (.names)                                                    3.175     3.175
$abc$128410$abc$64559$li133_li133.out[0] (.names)                                                   0.099     3.274
$abc$128410$auto_86806.in[5] (.names)                                                               1.201     4.475
$abc$128410$auto_86806.out[0] (.names)                                                              0.025     4.500
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[6].D[0] (dffre)                       0.000     4.500
data arrival time                                                                                             4.500

clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                0.000     0.000
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[6].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                                   0.000     0.894
cell setup time                                                                                    -0.032     0.863
data required time                                                                                            0.863
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.863
data arrival time                                                                                            -4.500
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -3.637


#Path 86
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.decoder_instance433.decoder_inst.data_out[7].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$128410$abc$64559$li133_li133.in[1] (.names)                                                    3.175     3.175
$abc$128410$abc$64559$li133_li133.out[0] (.names)                                                   0.099     3.274
$abc$128410$auto_86808.in[0] (.names)                                                               1.201     4.475
$abc$128410$auto_86808.out[0] (.names)                                                              0.025     4.500
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[7].D[0] (dffre)                       0.000     4.500
data arrival time                                                                                             4.500

clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                0.000     0.000
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[7].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                                   0.000     0.894
cell setup time                                                                                    -0.032     0.863
data required time                                                                                            0.863
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.863
data arrival time                                                                                            -4.500
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -3.637


#Path 87
Startpoint: $delete_wire$131744.RDATA_A1[1] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.mod_n_counter_instance109.data_out[27].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
$delete_wire$131744.CLK_A1[0] (RS_TDP36K)                                                     0.894     0.894
$delete_wire$131744.RDATA_A1[1] (RS_TDP36K) [clock-to-output]                                 0.293     1.187
$abc$128410$new_new_n3926__.in[3] (.names)                                                    0.366     1.553
$abc$128410$new_new_n3926__.out[0] (.names)                                                   0.173     1.725
$abc$128410$new_new_n3927__.in[0] (.names)                                                    0.546     2.271
$abc$128410$new_new_n3927__.out[0] (.names)                                                   0.218     2.489
$abc$128410$new_new_n3929__.in[1] (.names)                                                    0.085     2.574
$abc$128410$new_new_n3929__.out[0] (.names)                                                   0.152     2.726
$abc$128410$new_new_n3930__.in[0] (.names)                                                    0.546     3.271
$abc$128410$new_new_n3930__.out[0] (.names)                                                   0.103     3.374
$abc$128410$abc$64559$li601_li601.in[2] (.names)                                              0.305     3.679
$abc$128410$abc$64559$li601_li601.out[0] (.names)                                             0.172     3.851
$abc$128410$abc$64559$li602_li602.in[3] (.names)                                              0.427     4.278
$abc$128410$abc$64559$li602_li602.out[0] (.names)                                             0.197     4.475
design195_5_10_inst.mod_n_counter_instance109.data_out[27].D[0] (dffre)                       0.000     4.475
data arrival time                                                                                       4.475

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design195_5_10_inst.mod_n_counter_instance109.data_out[27].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -4.475
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.612


#Path 88
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131525.a[5] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
$ibuf_rst.inpad[0] (.input)                                          0.000     0.000
$abc$128410$new_new_n3099__.in[0] (.names)                           2.757     2.757
$abc$128410$new_new_n3099__.out[0] (.names)                          0.173     2.929
$abc$128410$new_new_n3107__.in[3] (.names)                           0.485     3.414
$abc$128410$new_new_n3107__.out[0] (.names)                          0.025     3.439
$auto_10936.Y[5].in[5] (.names)                                      0.546     3.985
$auto_10936.Y[5].out[0] (.names)                                     0.103     4.087
$delete_wire$131525.a[5] (RS_DSP_MULT_REGIN)                         0.342     4.429
data arrival time                                                              4.429

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -4.429
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -3.609


#Path 89
Startpoint: emu_init_sel_1399.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131701.b[7] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
emu_init_sel_1399.C[0] (dffre)                                                                0.894     0.894
emu_init_sel_1399.Q[0] (dffre) [clock-to-output]                                              0.154     1.048
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names)                        0.780     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names)                       0.197     2.026
$auto_1133.C[5].g[0] (adder_carry)                                                            0.870     2.896
$auto_1133.C[5].cout[0] (adder_carry)                                                         0.038     2.934
$auto_1133.C[6].cin[0] (adder_carry)                                                          0.000     2.934
$auto_1133.C[6].cout[0] (adder_carry)                                                         0.020     2.954
$auto_1133.C[7].cin[0] (adder_carry)                                                          0.000     2.954
$auto_1133.C[7].cout[0] (adder_carry)                                                         0.020     2.974
$auto_1133.C[8].cin[0] (adder_carry)                                                          0.000     2.974
$auto_1133.C[8].cout[0] (adder_carry)                                                         0.020     2.994
$auto_1133.C[9].cin[0] (adder_carry)                                                          0.000     2.994
$auto_1133.C[9].cout[0] (adder_carry)                                                         0.020     3.014
$auto_1133.C[10].cin[0] (adder_carry)                                                         0.000     3.014
$auto_1133.C[10].cout[0] (adder_carry)                                                        0.020     3.034
$auto_1133.C[11].cin[0] (adder_carry)                                                         0.000     3.034
$auto_1133.C[11].cout[0] (adder_carry)                                                        0.020     3.054
$auto_1133.C[12].cin[0] (adder_carry)                                                         0.000     3.054
$auto_1133.C[12].cout[0] (adder_carry)                                                        0.020     3.074
$auto_1133.C[13].cin[0] (adder_carry)                                                         0.000     3.074
$auto_1133.C[13].cout[0] (adder_carry)                                                        0.020     3.094
$auto_1133.C[14].cin[0] (adder_carry)                                                         0.000     3.094
$auto_1133.C[14].cout[0] (adder_carry)                                                        0.020     3.114
$auto_1133.C[15].cin[0] (adder_carry)                                                         0.000     3.114
$auto_1133.C[15].cout[0] (adder_carry)                                                        0.020     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                                       0.000     3.133
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                                    0.037     3.170
$auto_1133.Y[16].in[0] (.names)                                                               0.424     3.594
$auto_1133.Y[16].out[0] (.names)                                                              0.197     3.791
$delete_wire$131701.b[7] (RS_DSP_MULT_REGIN)                                                  0.640     4.431
data arrival time                                                                                       4.431

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                                0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.070     0.825
data required time                                                                                      0.825
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.825
data arrival time                                                                                      -4.431
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.606


#Path 90
Startpoint: emu_init_sel_1399.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131701.b[6] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
emu_init_sel_1399.C[0] (dffre)                                                                0.894     0.894
emu_init_sel_1399.Q[0] (dffre) [clock-to-output]                                              0.154     1.048
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names)                        0.780     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names)                       0.197     2.026
$auto_1133.C[5].g[0] (adder_carry)                                                            0.870     2.896
$auto_1133.C[5].cout[0] (adder_carry)                                                         0.038     2.934
$auto_1133.C[6].cin[0] (adder_carry)                                                          0.000     2.934
$auto_1133.C[6].cout[0] (adder_carry)                                                         0.020     2.954
$auto_1133.C[7].cin[0] (adder_carry)                                                          0.000     2.954
$auto_1133.C[7].cout[0] (adder_carry)                                                         0.020     2.974
$auto_1133.C[8].cin[0] (adder_carry)                                                          0.000     2.974
$auto_1133.C[8].cout[0] (adder_carry)                                                         0.020     2.994
$auto_1133.C[9].cin[0] (adder_carry)                                                          0.000     2.994
$auto_1133.C[9].cout[0] (adder_carry)                                                         0.020     3.014
$auto_1133.C[10].cin[0] (adder_carry)                                                         0.000     3.014
$auto_1133.C[10].cout[0] (adder_carry)                                                        0.020     3.034
$auto_1133.C[11].cin[0] (adder_carry)                                                         0.000     3.034
$auto_1133.C[11].cout[0] (adder_carry)                                                        0.020     3.054
$auto_1133.C[12].cin[0] (adder_carry)                                                         0.000     3.054
$auto_1133.C[12].cout[0] (adder_carry)                                                        0.020     3.074
$auto_1133.C[13].cin[0] (adder_carry)                                                         0.000     3.074
$auto_1133.C[13].cout[0] (adder_carry)                                                        0.020     3.094
$auto_1133.C[14].cin[0] (adder_carry)                                                         0.000     3.094
$auto_1133.C[14].cout[0] (adder_carry)                                                        0.020     3.114
$auto_1133.C[15].cin[0] (adder_carry)                                                         0.000     3.114
$auto_1133.C[15].cout[0] (adder_carry)                                                        0.020     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                                       0.000     3.133
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                                    0.037     3.170
$auto_1133.Y[16].in[0] (.names)                                                               0.424     3.594
$auto_1133.Y[16].out[0] (.names)                                                              0.197     3.791
$delete_wire$131701.b[6] (RS_DSP_MULT_REGIN)                                                  0.640     4.431
data arrival time                                                                                       4.431

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                                0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.070     0.825
data required time                                                                                      0.825
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.825
data arrival time                                                                                      -4.431
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.606


#Path 91
Startpoint: emu_init_sel_1399.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131677.b[16] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
emu_init_sel_1399.C[0] (dffre)                                                                0.894     0.894
emu_init_sel_1399.Q[0] (dffre) [clock-to-output]                                              0.154     1.048
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names)                        0.780     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names)                       0.197     2.026
$auto_1133.C[5].g[0] (adder_carry)                                                            0.870     2.896
$auto_1133.C[5].cout[0] (adder_carry)                                                         0.038     2.934
$auto_1133.C[6].cin[0] (adder_carry)                                                          0.000     2.934
$auto_1133.C[6].cout[0] (adder_carry)                                                         0.020     2.954
$auto_1133.C[7].cin[0] (adder_carry)                                                          0.000     2.954
$auto_1133.C[7].cout[0] (adder_carry)                                                         0.020     2.974
$auto_1133.C[8].cin[0] (adder_carry)                                                          0.000     2.974
$auto_1133.C[8].cout[0] (adder_carry)                                                         0.020     2.994
$auto_1133.C[9].cin[0] (adder_carry)                                                          0.000     2.994
$auto_1133.C[9].cout[0] (adder_carry)                                                         0.020     3.014
$auto_1133.C[10].cin[0] (adder_carry)                                                         0.000     3.014
$auto_1133.C[10].cout[0] (adder_carry)                                                        0.020     3.034
$auto_1133.C[11].cin[0] (adder_carry)                                                         0.000     3.034
$auto_1133.C[11].cout[0] (adder_carry)                                                        0.020     3.054
$auto_1133.C[12].cin[0] (adder_carry)                                                         0.000     3.054
$auto_1133.C[12].cout[0] (adder_carry)                                                        0.020     3.074
$auto_1133.C[13].cin[0] (adder_carry)                                                         0.000     3.074
$auto_1133.C[13].cout[0] (adder_carry)                                                        0.020     3.094
$auto_1133.C[14].cin[0] (adder_carry)                                                         0.000     3.094
$auto_1133.C[14].cout[0] (adder_carry)                                                        0.020     3.114
$auto_1133.C[15].cin[0] (adder_carry)                                                         0.000     3.114
$auto_1133.C[15].cout[0] (adder_carry)                                                        0.020     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                                       0.000     3.133
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                                    0.037     3.170
$auto_1133.Y[16].in[0] (.names)                                                               0.424     3.594
$auto_1133.Y[16].out[0] (.names)                                                              0.197     3.791
$delete_wire$131677.b[16] (RS_DSP_MULT_REGIN)                                                 0.640     4.431
data arrival time                                                                                       4.431

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN)                                                0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.070     0.825
data required time                                                                                      0.825
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.825
data arrival time                                                                                      -4.431
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.606


#Path 92
Startpoint: emu_init_sel_1399.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131701.b[4] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
emu_init_sel_1399.C[0] (dffre)                                                                0.894     0.894
emu_init_sel_1399.Q[0] (dffre) [clock-to-output]                                              0.154     1.048
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names)                        0.780     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names)                       0.197     2.026
$auto_1133.C[5].g[0] (adder_carry)                                                            0.870     2.896
$auto_1133.C[5].cout[0] (adder_carry)                                                         0.038     2.934
$auto_1133.C[6].cin[0] (adder_carry)                                                          0.000     2.934
$auto_1133.C[6].cout[0] (adder_carry)                                                         0.020     2.954
$auto_1133.C[7].cin[0] (adder_carry)                                                          0.000     2.954
$auto_1133.C[7].cout[0] (adder_carry)                                                         0.020     2.974
$auto_1133.C[8].cin[0] (adder_carry)                                                          0.000     2.974
$auto_1133.C[8].cout[0] (adder_carry)                                                         0.020     2.994
$auto_1133.C[9].cin[0] (adder_carry)                                                          0.000     2.994
$auto_1133.C[9].cout[0] (adder_carry)                                                         0.020     3.014
$auto_1133.C[10].cin[0] (adder_carry)                                                         0.000     3.014
$auto_1133.C[10].cout[0] (adder_carry)                                                        0.020     3.034
$auto_1133.C[11].cin[0] (adder_carry)                                                         0.000     3.034
$auto_1133.C[11].cout[0] (adder_carry)                                                        0.020     3.054
$auto_1133.C[12].cin[0] (adder_carry)                                                         0.000     3.054
$auto_1133.C[12].cout[0] (adder_carry)                                                        0.020     3.074
$auto_1133.C[13].cin[0] (adder_carry)                                                         0.000     3.074
$auto_1133.C[13].cout[0] (adder_carry)                                                        0.020     3.094
$auto_1133.C[14].cin[0] (adder_carry)                                                         0.000     3.094
$auto_1133.C[14].cout[0] (adder_carry)                                                        0.020     3.114
$auto_1133.C[15].cin[0] (adder_carry)                                                         0.000     3.114
$auto_1133.C[15].cout[0] (adder_carry)                                                        0.020     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                                       0.000     3.133
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                                    0.037     3.170
$auto_1133.Y[16].in[0] (.names)                                                               0.424     3.594
$auto_1133.Y[16].out[0] (.names)                                                              0.197     3.791
$delete_wire$131701.b[4] (RS_DSP_MULT_REGIN)                                                  0.640     4.431
data arrival time                                                                                       4.431

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                                0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.070     0.825
data required time                                                                                      0.825
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.825
data arrival time                                                                                      -4.431
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.606


#Path 93
Startpoint: emu_init_sel_1399.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131701.b[5] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
emu_init_sel_1399.C[0] (dffre)                                                                0.894     0.894
emu_init_sel_1399.Q[0] (dffre) [clock-to-output]                                              0.154     1.048
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names)                        0.780     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names)                       0.197     2.026
$auto_1133.C[5].g[0] (adder_carry)                                                            0.870     2.896
$auto_1133.C[5].cout[0] (adder_carry)                                                         0.038     2.934
$auto_1133.C[6].cin[0] (adder_carry)                                                          0.000     2.934
$auto_1133.C[6].cout[0] (adder_carry)                                                         0.020     2.954
$auto_1133.C[7].cin[0] (adder_carry)                                                          0.000     2.954
$auto_1133.C[7].cout[0] (adder_carry)                                                         0.020     2.974
$auto_1133.C[8].cin[0] (adder_carry)                                                          0.000     2.974
$auto_1133.C[8].cout[0] (adder_carry)                                                         0.020     2.994
$auto_1133.C[9].cin[0] (adder_carry)                                                          0.000     2.994
$auto_1133.C[9].cout[0] (adder_carry)                                                         0.020     3.014
$auto_1133.C[10].cin[0] (adder_carry)                                                         0.000     3.014
$auto_1133.C[10].cout[0] (adder_carry)                                                        0.020     3.034
$auto_1133.C[11].cin[0] (adder_carry)                                                         0.000     3.034
$auto_1133.C[11].cout[0] (adder_carry)                                                        0.020     3.054
$auto_1133.C[12].cin[0] (adder_carry)                                                         0.000     3.054
$auto_1133.C[12].cout[0] (adder_carry)                                                        0.020     3.074
$auto_1133.C[13].cin[0] (adder_carry)                                                         0.000     3.074
$auto_1133.C[13].cout[0] (adder_carry)                                                        0.020     3.094
$auto_1133.C[14].cin[0] (adder_carry)                                                         0.000     3.094
$auto_1133.C[14].cout[0] (adder_carry)                                                        0.020     3.114
$auto_1133.C[15].cin[0] (adder_carry)                                                         0.000     3.114
$auto_1133.C[15].cout[0] (adder_carry)                                                        0.020     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                                       0.000     3.133
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                                    0.037     3.170
$auto_1133.Y[16].in[0] (.names)                                                               0.424     3.594
$auto_1133.Y[16].out[0] (.names)                                                              0.197     3.791
$delete_wire$131701.b[5] (RS_DSP_MULT_REGIN)                                                  0.640     4.431
data arrival time                                                                                       4.431

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                                0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.070     0.825
data required time                                                                                      0.825
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.825
data arrival time                                                                                      -4.431
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.606


#Path 94
Startpoint: emu_init_sel_1399.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131677.b[17] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
emu_init_sel_1399.C[0] (dffre)                                                                0.894     0.894
emu_init_sel_1399.Q[0] (dffre) [clock-to-output]                                              0.154     1.048
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names)                        0.780     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names)                       0.197     2.026
$auto_1133.C[5].g[0] (adder_carry)                                                            0.870     2.896
$auto_1133.C[5].cout[0] (adder_carry)                                                         0.038     2.934
$auto_1133.C[6].cin[0] (adder_carry)                                                          0.000     2.934
$auto_1133.C[6].cout[0] (adder_carry)                                                         0.020     2.954
$auto_1133.C[7].cin[0] (adder_carry)                                                          0.000     2.954
$auto_1133.C[7].cout[0] (adder_carry)                                                         0.020     2.974
$auto_1133.C[8].cin[0] (adder_carry)                                                          0.000     2.974
$auto_1133.C[8].cout[0] (adder_carry)                                                         0.020     2.994
$auto_1133.C[9].cin[0] (adder_carry)                                                          0.000     2.994
$auto_1133.C[9].cout[0] (adder_carry)                                                         0.020     3.014
$auto_1133.C[10].cin[0] (adder_carry)                                                         0.000     3.014
$auto_1133.C[10].cout[0] (adder_carry)                                                        0.020     3.034
$auto_1133.C[11].cin[0] (adder_carry)                                                         0.000     3.034
$auto_1133.C[11].cout[0] (adder_carry)                                                        0.020     3.054
$auto_1133.C[12].cin[0] (adder_carry)                                                         0.000     3.054
$auto_1133.C[12].cout[0] (adder_carry)                                                        0.020     3.074
$auto_1133.C[13].cin[0] (adder_carry)                                                         0.000     3.074
$auto_1133.C[13].cout[0] (adder_carry)                                                        0.020     3.094
$auto_1133.C[14].cin[0] (adder_carry)                                                         0.000     3.094
$auto_1133.C[14].cout[0] (adder_carry)                                                        0.020     3.114
$auto_1133.C[15].cin[0] (adder_carry)                                                         0.000     3.114
$auto_1133.C[15].cout[0] (adder_carry)                                                        0.020     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                                       0.000     3.133
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                                    0.037     3.170
$auto_1133.Y[16].in[0] (.names)                                                               0.424     3.594
$auto_1133.Y[16].out[0] (.names)                                                              0.197     3.791
$delete_wire$131677.b[17] (RS_DSP_MULT_REGIN)                                                 0.640     4.431
data arrival time                                                                                       4.431

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN)                                                0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.070     0.825
data required time                                                                                      0.825
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.825
data arrival time                                                                                      -4.431
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.606


#Path 95
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$128410$abc$64559$li301_li301.in[1] (.names)                                                    3.178     3.178
$abc$128410$abc$64559$li301_li301.out[0] (.names)                                                   0.099     3.277
design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15].D[0] (dffre)                       1.160     4.437
data arrival time                                                                                             4.437

clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                0.000     0.000
design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                                   0.000     0.894
cell setup time                                                                                    -0.032     0.863
data required time                                                                                            0.863
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.863
data arrival time                                                                                            -4.437
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -3.574


#Path 96
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131677.a[9] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                            0.894     0.894
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K) [clock-to-output]       0.293     1.187
$auto_1130.S[11].in[1] (.names)                                      0.427     1.614
$auto_1130.S[11].out[0] (.names)                                     0.148     1.761
$abc$128410$new_new_n3187__.in[0] (.names)                           0.366     2.127
$abc$128410$new_new_n3187__.out[0] (.names)                          0.136     2.263
$abc$128410$new_new_n3189__.in[3] (.names)                           0.366     2.628
$abc$128410$new_new_n3189__.out[0] (.names)                          0.152     2.780
$abc$128410$new_new_n3198__.in[3] (.names)                           0.366     3.146
$abc$128410$new_new_n3198__.out[0] (.names)                          0.173     3.318
$abc$128410$new_new_n3208__.in[3] (.names)                           0.085     3.403
$abc$128410$new_new_n3208__.out[0] (.names)                          0.025     3.428
$auto_10922.Y[9].in[2] (.names)                                      0.085     3.514
$auto_10922.Y[9].out[0] (.names)                                     0.099     3.613
$delete_wire$131677.a[9] (RS_DSP_MULT_REGIN)                         0.759     4.372
data arrival time                                                              4.372

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -4.372
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -3.552


#Path 97
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131677.a[5] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                            0.894     0.894
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K) [clock-to-output]       0.293     1.187
$auto_1130.S[11].in[1] (.names)                                      0.427     1.614
$auto_1130.S[11].out[0] (.names)                                     0.148     1.761
$abc$128410$new_new_n3187__.in[0] (.names)                           0.366     2.127
$abc$128410$new_new_n3187__.out[0] (.names)                          0.136     2.263
$abc$128410$new_new_n3189__.in[3] (.names)                           0.366     2.628
$abc$128410$new_new_n3189__.out[0] (.names)                          0.152     2.780
$abc$128410$new_new_n3198__.in[3] (.names)                           0.366     3.146
$abc$128410$new_new_n3198__.out[0] (.names)                          0.173     3.318
$abc$128410$new_new_n3208__.in[3] (.names)                           0.085     3.403
$abc$128410$new_new_n3208__.out[0] (.names)                          0.025     3.428
$auto_10922.Y[9].in[2] (.names)                                      0.085     3.514
$auto_10922.Y[9].out[0] (.names)                                     0.099     3.613
$delete_wire$131677.a[5] (RS_DSP_MULT_REGIN)                         0.759     4.372
data arrival time                                                              4.372

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -4.372
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -3.552


#Path 98
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131677.a[11] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                            0.894     0.894
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K) [clock-to-output]       0.293     1.187
$auto_1130.S[11].in[1] (.names)                                      0.427     1.614
$auto_1130.S[11].out[0] (.names)                                     0.148     1.761
$abc$128410$new_new_n3187__.in[0] (.names)                           0.366     2.127
$abc$128410$new_new_n3187__.out[0] (.names)                          0.136     2.263
$abc$128410$new_new_n3189__.in[3] (.names)                           0.366     2.628
$abc$128410$new_new_n3189__.out[0] (.names)                          0.152     2.780
$abc$128410$new_new_n3198__.in[3] (.names)                           0.366     3.146
$abc$128410$new_new_n3198__.out[0] (.names)                          0.173     3.318
$abc$128410$new_new_n3208__.in[3] (.names)                           0.085     3.403
$abc$128410$new_new_n3208__.out[0] (.names)                          0.025     3.428
$auto_10922.Y[9].in[2] (.names)                                      0.085     3.514
$auto_10922.Y[9].out[0] (.names)                                     0.099     3.613
$delete_wire$131677.a[11] (RS_DSP_MULT_REGIN)                        0.759     4.372
data arrival time                                                              4.372

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -4.372
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -3.552


#Path 99
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131677.a[6] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                            0.894     0.894
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K) [clock-to-output]       0.293     1.187
$auto_1130.S[11].in[1] (.names)                                      0.427     1.614
$auto_1130.S[11].out[0] (.names)                                     0.148     1.761
$abc$128410$new_new_n3187__.in[0] (.names)                           0.366     2.127
$abc$128410$new_new_n3187__.out[0] (.names)                          0.136     2.263
$abc$128410$new_new_n3189__.in[3] (.names)                           0.366     2.628
$abc$128410$new_new_n3189__.out[0] (.names)                          0.152     2.780
$abc$128410$new_new_n3198__.in[3] (.names)                           0.366     3.146
$abc$128410$new_new_n3198__.out[0] (.names)                          0.173     3.318
$abc$128410$new_new_n3208__.in[3] (.names)                           0.085     3.403
$abc$128410$new_new_n3208__.out[0] (.names)                          0.025     3.428
$auto_10922.Y[9].in[2] (.names)                                      0.085     3.514
$auto_10922.Y[9].out[0] (.names)                                     0.099     3.613
$delete_wire$131677.a[6] (RS_DSP_MULT_REGIN)                         0.759     4.372
data arrival time                                                              4.372

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -4.372
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -3.552


#Path 100
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131677.a[7] (RS_DSP_MULT_REGIN clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                            0.894     0.894
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K) [clock-to-output]       0.293     1.187
$auto_1130.S[11].in[1] (.names)                                      0.427     1.614
$auto_1130.S[11].out[0] (.names)                                     0.148     1.761
$abc$128410$new_new_n3187__.in[0] (.names)                           0.366     2.127
$abc$128410$new_new_n3187__.out[0] (.names)                          0.136     2.263
$abc$128410$new_new_n3189__.in[3] (.names)                           0.366     2.628
$abc$128410$new_new_n3189__.out[0] (.names)                          0.152     2.780
$abc$128410$new_new_n3198__.in[3] (.names)                           0.366     3.146
$abc$128410$new_new_n3198__.out[0] (.names)                          0.173     3.318
$abc$128410$new_new_n3208__.in[3] (.names)                           0.085     3.403
$abc$128410$new_new_n3208__.out[0] (.names)                          0.025     3.428
$auto_10922.Y[9].in[2] (.names)                                      0.085     3.514
$auto_10922.Y[9].out[0] (.names)                                     0.099     3.613
$delete_wire$131677.a[7] (RS_DSP_MULT_REGIN)                         0.759     4.372
data arrival time                                                              4.372

clock $clk_buf_$ibuf_clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN)                       0.894     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.074     0.820
data required time                                                             0.820
------------------------------------------------------------------------------------
data required time                                                             0.820
data arrival time                                                             -4.372
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -3.552


#End of timing report
