PPA Report for divider_16bit_pipeline.v (Module: divider_16bit_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 609
FF Count: 99
IO Count: 68
Cell Count: 985

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 94.28 MHz
Reg-to-Reg Critical Path Delay: 10.522 ns

POWER METRICS:
-------------
Total Power Consumption: 0.500 W
