// Seed: 3566566351
module module_0;
  assign #id_1 id_1 = id_1;
  module_2();
  tri1 id_3 = 1;
  wire id_4;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_0();
endmodule
module module_2;
  wire id_1;
  wire id_2;
  wire id_3;
  module_3();
  wire id_4;
  reg  id_5;
  always
  fork
    id_5 <= #1 1;
    id_6;
    repeat (id_1 & id_6) begin
      disable id_7;
    end
  join : id_8
  assign id_5 = 1;
endmodule
module module_3;
  initial begin
    id_1 <= id_1;
    id_1 <= 1'b0;
  end
endmodule
