bram_zynq_ultra_ps_e_0_0_vip_wrapper.v,verilog,xil_defaultlib,../../../bd/bram/ip/bram_zynq_ultra_ps_e_0_0/sim/bram_zynq_ultra_ps_e_0_0_vip_wrapper.v,incdir="$ref_dir/../../../../kria.gen/sources_1/bd/bram/ipshared/ec67/hdl"incdir="$ref_dir/../../../../kria.gen/sources_1/bd/bram/ipshared/f805/hdl"incdir="../../../../kria.gen/sources_1/bd/bram/ipshared/ec67/hdl"incdir="../../../../kria.gen/sources_1/bd/bram/ipshared/f805/hdl"
bram_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/bram/ip/bram_proc_sys_reset_0_0/sim/bram_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../kria.gen/sources_1/bd/bram/ipshared/ec67/hdl"incdir="$ref_dir/../../../../kria.gen/sources_1/bd/bram/ipshared/f805/hdl"incdir="../../../../kria.gen/sources_1/bd/bram/ipshared/ec67/hdl"incdir="../../../../kria.gen/sources_1/bd/bram/ipshared/f805/hdl"
bram_accel_top_0_1.v,verilog,xil_defaultlib,../../../bd/bram/ip/bram_accel_top_0_1/sim/bram_accel_top_0_1.v,incdir="$ref_dir/../../../../kria.gen/sources_1/bd/bram/ipshared/ec67/hdl"incdir="$ref_dir/../../../../kria.gen/sources_1/bd/bram/ipshared/f805/hdl"incdir="../../../../kria.gen/sources_1/bd/bram/ipshared/ec67/hdl"incdir="../../../../kria.gen/sources_1/bd/bram/ipshared/f805/hdl"
bram.v,verilog,xil_defaultlib,../../../bd/bram/sim/bram.v,incdir="$ref_dir/../../../../kria.gen/sources_1/bd/bram/ipshared/ec67/hdl"incdir="$ref_dir/../../../../kria.gen/sources_1/bd/bram/ipshared/f805/hdl"incdir="../../../../kria.gen/sources_1/bd/bram/ipshared/ec67/hdl"incdir="../../../../kria.gen/sources_1/bd/bram/ipshared/f805/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
