
*** Running vivado
    with args -log Brent_Kung_Adder.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Brent_Kung_Adder.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Brent_Kung_Adder.tcl -notrace
Command: open_checkpoint C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205/TEST_PROJ.runs/impl_1/Brent_Kung_Adder.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 249.129 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 628.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 630.441 ; gain = 381.312
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lacze/Desktop/AGH-FPGA-S8/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205/TEST_PROJ.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.368 . Memory (MB): peak = 685.320 ; gain = 18.496

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11461c959

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1230.797 ; gain = 545.477

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11461c959

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1328.434 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11461c959

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1328.434 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11461c959

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1328.434 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11461c959

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1328.434 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 11461c959

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1328.434 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11461c959

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1328.434 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1328.434 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11461c959

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1328.434 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11461c959

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1328.434 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11461c959

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1328.434 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1328.434 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11461c959

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1328.434 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1328.434 ; gain = 663.484
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1328.434 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205/TEST_PROJ.runs/impl_1/Brent_Kung_Adder_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Brent_Kung_Adder_drc_opted.rpt -pb Brent_Kung_Adder_drc_opted.pb -rpx Brent_Kung_Adder_drc_opted.rpx
Command: report_drc -file Brent_Kung_Adder_drc_opted.rpt -pb Brent_Kung_Adder_drc_opted.pb -rpx Brent_Kung_Adder_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205/TEST_PROJ.runs/impl_1/Brent_Kung_Adder_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1328.434 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 835b58fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1328.434 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1328.434 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (128) is greater than number of available sites (100).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 100 sites available on device, but needs 128 sites.
	Term: A[0]
	Term: A[1]
	Term: A[2]
	Term: A[3]
	Term: A[4]
	Term: A[5]
	Term: A[6]
	Term: A[7]
	Term: A[8]
	Term: A[9]
	Term: A[10]
	Term: A[11]
	Term: A[12]
	Term: A[13]
	Term: A[14]
	Term: A[15]
	Term: A[16]
	Term: A[17]
	Term: A[18]
	Term: A[19]
	Term: A[20]
	Term: A[21]
	Term: A[22]
	Term: A[23]
	Term: A[24]
	Term: A[25]
	Term: A[26]
	Term: A[27]
	Term: A[28]
	Term: A[29]
	Term: A[30]
	Term: A[31]
	Term: A[32]
	Term: A[33]
	Term: A[34]
	Term: A[35]
	Term: A[36]
	Term: A[37]
	Term: A[38]
	Term: A[39]
	Term: A[40]
	Term: A[41]
	Term: A[42]
	Term: A[43]
	Term: A[44]
	Term: A[45]
	Term: A[46]
	Term: A[47]
	Term: A[48]
	Term: A[49]
	Term: A[50]
	Term: A[51]
	Term: A[52]
	Term: A[53]
	Term: A[54]
	Term: A[55]
	Term: A[56]
	Term: A[57]
	Term: A[58]
	Term: A[59]
	Term: A[60]
	Term: A[61]
	Term: A[62]
	Term: A[63]
	Term: B[0]
	Term: B[1]
	Term: B[2]
	Term: B[3]
	Term: B[4]
	Term: B[5]
	Term: B[6]
	Term: B[7]
	Term: B[8]
	Term: B[9]
	Term: B[10]
	Term: B[11]
	Term: B[12]
	Term: B[13]
	Term: B[14]
	Term: B[15]
	Term: B[16]
	Term: B[17]
	Term: B[18]
	Term: B[19]
	Term: B[20]
	Term: B[21]
	Term: B[22]
	Term: B[23]
	Term: B[24]
	Term: B[25]
	Term: B[26]
	Term: B[27]
	Term: B[28]
	Term: B[29]
	Term: B[30]
	Term: B[31]
	Term: B[32]
	Term: B[33]
	Term: B[34]
	Term: B[35]
	Term: B[36]
	Term: B[37]
	Term: B[38]
	Term: B[39]
	Term: B[40]
	Term: B[41]
	Term: B[42]
	Term: B[43]
	Term: B[44]
	Term: B[45]
	Term: B[46]
	Term: B[47]
	Term: B[48]
	Term: B[49]
	Term: B[50]
	Term: B[51]
	Term: B[52]
	Term: B[53]
	Term: B[54]
	Term: B[55]
	Term: B[56]
	Term: B[57]
	Term: B[58]
	Term: B[59]
	Term: B[60]
	Term: B[61]
	Term: B[62]
	Term: B[63]


ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (193) is greater than number of available sites (100).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 100 sites available on device, but needs 128 sites.
	Term: A[0]
	Term: A[1]
	Term: A[2]
	Term: A[3]
	Term: A[4]
	Term: A[5]
	Term: A[6]
	Term: A[7]
	Term: A[8]
	Term: A[9]
	Term: A[10]
	Term: A[11]
	Term: A[12]
	Term: A[13]
	Term: A[14]
	Term: A[15]
	Term: A[16]
	Term: A[17]
	Term: A[18]
	Term: A[19]
	Term: A[20]
	Term: A[21]
	Term: A[22]
	Term: A[23]
	Term: A[24]
	Term: A[25]
	Term: A[26]
	Term: A[27]
	Term: A[28]
	Term: A[29]
	Term: A[30]
	Term: A[31]
	Term: A[32]
	Term: A[33]
	Term: A[34]
	Term: A[35]
	Term: A[36]
	Term: A[37]
	Term: A[38]
	Term: A[39]
	Term: A[40]
	Term: A[41]
	Term: A[42]
	Term: A[43]
	Term: A[44]
	Term: A[45]
	Term: A[46]
	Term: A[47]
	Term: A[48]
	Term: A[49]
	Term: A[50]
	Term: A[51]
	Term: A[52]
	Term: A[53]
	Term: A[54]
	Term: A[55]
	Term: A[56]
	Term: A[57]
	Term: A[58]
	Term: A[59]
	Term: A[60]
	Term: A[61]
	Term: A[62]
	Term: A[63]
	Term: B[0]
	Term: B[1]
	Term: B[2]
	Term: B[3]
	Term: B[4]
	Term: B[5]
	Term: B[6]
	Term: B[7]
	Term: B[8]
	Term: B[9]
	Term: B[10]
	Term: B[11]
	Term: B[12]
	Term: B[13]
	Term: B[14]
	Term: B[15]
	Term: B[16]
	Term: B[17]
	Term: B[18]
	Term: B[19]
	Term: B[20]
	Term: B[21]
	Term: B[22]
	Term: B[23]
	Term: B[24]
	Term: B[25]
	Term: B[26]
	Term: B[27]
	Term: B[28]
	Term: B[29]
	Term: B[30]
	Term: B[31]
	Term: B[32]
	Term: B[33]
	Term: B[34]
	Term: B[35]
	Term: B[36]
	Term: B[37]
	Term: B[38]
	Term: B[39]
	Term: B[40]
	Term: B[41]
	Term: B[42]
	Term: B[43]
	Term: B[44]
	Term: B[45]
	Term: B[46]
	Term: B[47]
	Term: B[48]
	Term: B[49]
	Term: B[50]
	Term: B[51]
	Term: B[52]
	Term: B[53]
	Term: B[54]
	Term: B[55]
	Term: B[56]
	Term: B[57]
	Term: B[58]
	Term: B[59]
	Term: B[60]
	Term: B[61]
	Term: B[62]
	Term: B[63]


ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 13 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    50 |     0 |                                                                        |                                          |        |        |        |     |
| 35 |    50 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   100 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 835b58fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1328.434 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 835b58fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1328.434 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 835b58fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1328.434 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 5 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Mon May  3 00:10:18 2021...
