
Project_TCS34725.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009cd0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000384  08009ea0  08009ea0  0000aea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a224  0800a224  0000c064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a224  0800a224  0000b224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a22c  0800a22c  0000c064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a22c  0800a22c  0000b22c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a230  0800a230  0000b230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0800a234  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000027f8  20000064  0800a298  0000c064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000285c  0800a298  0000c85c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014e99  00000000  00000000  0000c094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031bb  00000000  00000000  00020f2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001160  00000000  00000000  000240e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dc0  00000000  00000000  00025248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023b9e  00000000  00000000  00026008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017bbf  00000000  00000000  00049ba6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d4a27  00000000  00000000  00061765  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013618c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e28  00000000  00000000  001361d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0013aff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000064 	.word	0x20000064
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009e88 	.word	0x08009e88

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000068 	.word	0x20000068
 800020c:	08009e88 	.word	0x08009e88

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <UART_RX_IsEmpty>:
volatile int UART_TX_Empty = 0;
volatile int UART_TX_Busy = 0;
volatile int UART_RX_Empty = 0;
volatile int UART_RX_Busy = 0;

uint8_t UART_RX_IsEmpty(void) {
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
	return (UART_RX_Empty == UART_RX_Busy);
 8000610:	4b06      	ldr	r3, [pc, #24]	@ (800062c <UART_RX_IsEmpty+0x20>)
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	4b06      	ldr	r3, [pc, #24]	@ (8000630 <UART_RX_IsEmpty+0x24>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	429a      	cmp	r2, r3
 800061a:	bf0c      	ite	eq
 800061c:	2301      	moveq	r3, #1
 800061e:	2300      	movne	r3, #0
 8000620:	b2db      	uxtb	r3, r3
}
 8000622:	4618      	mov	r0, r3
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	200006f0 	.word	0x200006f0
 8000630:	200006f4 	.word	0x200006f4

08000634 <UART_RX_GetChar>:

int16_t UART_RX_GetChar(void) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
	int16_t tmp;
	if (!UART_RX_IsEmpty()) {
 800063a:	f7ff ffe7 	bl	800060c <UART_RX_IsEmpty>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d113      	bne.n	800066c <UART_RX_GetChar+0x38>
		tmp = UART_RxBuf[UART_RX_Busy];
 8000644:	4b0c      	ldr	r3, [pc, #48]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a0c      	ldr	r2, [pc, #48]	@ (800067c <UART_RX_GetChar+0x48>)
 800064a:	5cd3      	ldrb	r3, [r2, r3]
 800064c:	80fb      	strh	r3, [r7, #6]
		UART_RX_Busy = (UART_RX_Busy + 1) % UART_RXBUF_LEN;
 800064e:	4b0a      	ldr	r3, [pc, #40]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	3301      	adds	r3, #1
 8000654:	425a      	negs	r2, r3
 8000656:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800065a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800065e:	bf58      	it	pl
 8000660:	4253      	negpl	r3, r2
 8000662:	4a05      	ldr	r2, [pc, #20]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000664:	6013      	str	r3, [r2, #0]
		return tmp;
 8000666:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800066a:	e001      	b.n	8000670 <UART_RX_GetChar+0x3c>
	} else {
		return -1;
 800066c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
}
 8000670:	4618      	mov	r0, r3
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	200006f4 	.word	0x200006f4
 800067c:	20000668 	.word	0x20000668

08000680 <UART_TX_FSend>:

void UART_TX_FSend(char *format, ...) {
 8000680:	b40f      	push	{r0, r1, r2, r3}
 8000682:	b580      	push	{r7, lr}
 8000684:	b0a4      	sub	sp, #144	@ 0x90
 8000686:	af00      	add	r7, sp, #0
	char tmp_rs[128];
	int i;
	volatile int idx;
	va_list arglist;
	va_start(arglist, format);
 8000688:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800068c:	607b      	str	r3, [r7, #4]
	vsprintf(tmp_rs, format, arglist);
 800068e:	f107 030c 	add.w	r3, r7, #12
 8000692:	687a      	ldr	r2, [r7, #4]
 8000694:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8000698:	4618      	mov	r0, r3
 800069a:	f008 ff59 	bl	8009550 <vsiprintf>
	va_end(arglist);
	idx = UART_TX_Empty;
 800069e:	4b2f      	ldr	r3, [pc, #188]	@ (800075c <UART_TX_FSend+0xdc>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < strlen(tmp_rs); i++) {
 80006a4:	2300      	movs	r3, #0
 80006a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80006aa:	e016      	b.n	80006da <UART_TX_FSend+0x5a>
		UART_TxBuf[idx] = tmp_rs[i];
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	f107 010c 	add.w	r1, r7, #12
 80006b2:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80006b6:	440a      	add	r2, r1
 80006b8:	7811      	ldrb	r1, [r2, #0]
 80006ba:	4a29      	ldr	r2, [pc, #164]	@ (8000760 <UART_TX_FSend+0xe0>)
 80006bc:	54d1      	strb	r1, [r2, r3]
		idx++;
 80006be:	68bb      	ldr	r3, [r7, #8]
 80006c0:	3301      	adds	r3, #1
 80006c2:	60bb      	str	r3, [r7, #8]
		if (idx >= UART_TXBUF_LEN)
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 80006ca:	db01      	blt.n	80006d0 <UART_TX_FSend+0x50>
			idx = 0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < strlen(tmp_rs); i++) {
 80006d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80006d4:	3301      	adds	r3, #1
 80006d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80006da:	f107 030c 	add.w	r3, r7, #12
 80006de:	4618      	mov	r0, r3
 80006e0:	f7ff fda0 	bl	8000224 <strlen>
 80006e4:	4602      	mov	r2, r0
 80006e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80006ea:	429a      	cmp	r2, r3
 80006ec:	d8de      	bhi.n	80006ac <UART_TX_FSend+0x2c>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006ee:	b672      	cpsid	i
}
 80006f0:	bf00      	nop
	}
	__disable_irq();
	if ((UART_TX_Empty == UART_TX_Busy) && (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 80006f2:	4b1a      	ldr	r3, [pc, #104]	@ (800075c <UART_TX_FSend+0xdc>)
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	4b1b      	ldr	r3, [pc, #108]	@ (8000764 <UART_TX_FSend+0xe4>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	429a      	cmp	r2, r3
 80006fc:	d122      	bne.n	8000744 <UART_TX_FSend+0xc4>
 80006fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000768 <UART_TX_FSend+0xe8>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000708:	2b80      	cmp	r3, #128	@ 0x80
 800070a:	d11b      	bne.n	8000744 <UART_TX_FSend+0xc4>
		UART_TX_Empty = idx;
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	4a13      	ldr	r2, [pc, #76]	@ (800075c <UART_TX_FSend+0xdc>)
 8000710:	6013      	str	r3, [r2, #0]
		uint8_t tmp = UART_TxBuf[UART_TX_Busy];
 8000712:	4b14      	ldr	r3, [pc, #80]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4a12      	ldr	r2, [pc, #72]	@ (8000760 <UART_TX_FSend+0xe0>)
 8000718:	5cd3      	ldrb	r3, [r2, r3]
 800071a:	70fb      	strb	r3, [r7, #3]
		UART_TX_Busy++;
 800071c:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <UART_TX_FSend+0xe4>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	3301      	adds	r3, #1
 8000722:	4a10      	ldr	r2, [pc, #64]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000724:	6013      	str	r3, [r2, #0]
		if (UART_TX_Busy >= UART_TXBUF_LEN)
 8000726:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 800072e:	db02      	blt.n	8000736 <UART_TX_FSend+0xb6>
			UART_TX_Busy = 0;
 8000730:	4b0c      	ldr	r3, [pc, #48]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000736:	1cfb      	adds	r3, r7, #3
 8000738:	2201      	movs	r2, #1
 800073a:	4619      	mov	r1, r3
 800073c:	480a      	ldr	r0, [pc, #40]	@ (8000768 <UART_TX_FSend+0xe8>)
 800073e:	f007 ff35 	bl	80085ac <HAL_UART_Transmit_IT>
	if ((UART_TX_Empty == UART_TX_Busy) && (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 8000742:	e002      	b.n	800074a <UART_TX_FSend+0xca>
	} else {
		UART_TX_Empty = idx;
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	4a05      	ldr	r2, [pc, #20]	@ (800075c <UART_TX_FSend+0xdc>)
 8000748:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800074a:	b662      	cpsie	i
}
 800074c:	bf00      	nop
	}
	__enable_irq();
}
 800074e:	bf00      	nop
 8000750:	3790      	adds	r7, #144	@ 0x90
 8000752:	46bd      	mov	sp, r7
 8000754:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000758:	b004      	add	sp, #16
 800075a:	4770      	bx	lr
 800075c:	200006e8 	.word	0x200006e8
 8000760:	20000080 	.word	0x20000080
 8000764:	200006ec 	.word	0x200006ec
 8000768:	200026c8 	.word	0x200026c8

0800076c <ColorBuffer_Put>:
// BUFER KOLOROWY
ColorBufferEntry_t ColorBuffer[COLOR_BUFFER_SIZE];
volatile uint32_t ColorBuffer_WritePos = 0;  // POZYCJA ZAPISU
volatile uint8_t ColorBuffer_DataAvailable = 0;  // FLAGA CZY ROZPOCZETO ZBIERANIE DANYCH

uint8_t ColorBuffer_Put(TCS34725_Data_t *data, uint32_t timestamp) {
 800076c:	b480      	push	{r7}
 800076e:	b083      	sub	sp, #12
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
 8000774:	6039      	str	r1, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000776:	b672      	cpsid	i
}
 8000778:	bf00      	nop
    __disable_irq();

    ColorBuffer[ColorBuffer_WritePos].data = *data;
 800077a:	4b18      	ldr	r3, [pc, #96]	@ (80007dc <ColorBuffer_Put+0x70>)
 800077c:	681a      	ldr	r2, [r3, #0]
 800077e:	4918      	ldr	r1, [pc, #96]	@ (80007e0 <ColorBuffer_Put+0x74>)
 8000780:	4613      	mov	r3, r2
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	4413      	add	r3, r2
 8000786:	009b      	lsls	r3, r3, #2
 8000788:	440b      	add	r3, r1
 800078a:	687a      	ldr	r2, [r7, #4]
 800078c:	6810      	ldr	r0, [r2, #0]
 800078e:	6851      	ldr	r1, [r2, #4]
 8000790:	c303      	stmia	r3!, {r0, r1}
    ColorBuffer[ColorBuffer_WritePos].timestamp = timestamp;
 8000792:	4b12      	ldr	r3, [pc, #72]	@ (80007dc <ColorBuffer_Put+0x70>)
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	4912      	ldr	r1, [pc, #72]	@ (80007e0 <ColorBuffer_Put+0x74>)
 8000798:	4613      	mov	r3, r2
 800079a:	005b      	lsls	r3, r3, #1
 800079c:	4413      	add	r3, r2
 800079e:	009b      	lsls	r3, r3, #2
 80007a0:	440b      	add	r3, r1
 80007a2:	3308      	adds	r3, #8
 80007a4:	683a      	ldr	r2, [r7, #0]
 80007a6:	601a      	str	r2, [r3, #0]
    ColorBuffer_WritePos = (ColorBuffer_WritePos + 1) % COLOR_BUFFER_SIZE;
 80007a8:	4b0c      	ldr	r3, [pc, #48]	@ (80007dc <ColorBuffer_Put+0x70>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	1c5a      	adds	r2, r3, #1
 80007ae:	4b0d      	ldr	r3, [pc, #52]	@ (80007e4 <ColorBuffer_Put+0x78>)
 80007b0:	fba3 1302 	umull	r1, r3, r3, r2
 80007b4:	099b      	lsrs	r3, r3, #6
 80007b6:	f44f 7116 	mov.w	r1, #600	@ 0x258
 80007ba:	fb01 f303 	mul.w	r3, r1, r3
 80007be:	1ad3      	subs	r3, r2, r3
 80007c0:	4a06      	ldr	r2, [pc, #24]	@ (80007dc <ColorBuffer_Put+0x70>)
 80007c2:	6013      	str	r3, [r2, #0]

    ColorBuffer_DataAvailable = 1;
 80007c4:	4b08      	ldr	r3, [pc, #32]	@ (80007e8 <ColorBuffer_Put+0x7c>)
 80007c6:	2201      	movs	r2, #1
 80007c8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80007ca:	b662      	cpsie	i
}
 80007cc:	bf00      	nop

    __enable_irq();

    return 1;
 80007ce:	2301      	movs	r3, #1
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	370c      	adds	r7, #12
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr
 80007dc:	20002318 	.word	0x20002318
 80007e0:	200006f8 	.word	0x200006f8
 80007e4:	1b4e81b5 	.word	0x1b4e81b5
 80007e8:	2000231c 	.word	0x2000231c

080007ec <ColorBuffer_GetLatest>:

ColorBufferEntry_t* ColorBuffer_GetLatest(void) {
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0

    if (!ColorBuffer_DataAvailable) {
 80007f2:	4b10      	ldr	r3, [pc, #64]	@ (8000834 <ColorBuffer_GetLatest+0x48>)
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	b2db      	uxtb	r3, r3
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d101      	bne.n	8000800 <ColorBuffer_GetLatest+0x14>
        return NULL;
 80007fc:	2300      	movs	r3, #0
 80007fe:	e012      	b.n	8000826 <ColorBuffer_GetLatest+0x3a>
    }

    uint32_t latest_index;
    if (ColorBuffer_WritePos == 0) {
 8000800:	4b0d      	ldr	r3, [pc, #52]	@ (8000838 <ColorBuffer_GetLatest+0x4c>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	2b00      	cmp	r3, #0
 8000806:	d103      	bne.n	8000810 <ColorBuffer_GetLatest+0x24>
        latest_index = COLOR_BUFFER_SIZE - 1;
 8000808:	f240 2357 	movw	r3, #599	@ 0x257
 800080c:	607b      	str	r3, [r7, #4]
 800080e:	e003      	b.n	8000818 <ColorBuffer_GetLatest+0x2c>
    } else {
        latest_index = ColorBuffer_WritePos - 1;
 8000810:	4b09      	ldr	r3, [pc, #36]	@ (8000838 <ColorBuffer_GetLatest+0x4c>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	3b01      	subs	r3, #1
 8000816:	607b      	str	r3, [r7, #4]
    }

    return &ColorBuffer[latest_index];
 8000818:	687a      	ldr	r2, [r7, #4]
 800081a:	4613      	mov	r3, r2
 800081c:	005b      	lsls	r3, r3, #1
 800081e:	4413      	add	r3, r2
 8000820:	009b      	lsls	r3, r3, #2
 8000822:	4a06      	ldr	r2, [pc, #24]	@ (800083c <ColorBuffer_GetLatest+0x50>)
 8000824:	4413      	add	r3, r2
}
 8000826:	4618      	mov	r0, r3
 8000828:	370c      	adds	r7, #12
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	2000231c 	.word	0x2000231c
 8000838:	20002318 	.word	0x20002318
 800083c:	200006f8 	.word	0x200006f8

08000840 <ColorBuffer_GetByTimeOffset>:

ColorBufferEntry_t* ColorBuffer_GetByTimeOffset(uint32_t timeOffsetMs) {
 8000840:	b580      	push	{r7, lr}
 8000842:	b088      	sub	sp, #32
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]

    uint32_t maxOffset = COLOR_BUFFER_SIZE * timer_interval;
 8000848:	4b27      	ldr	r3, [pc, #156]	@ (80008e8 <ColorBuffer_GetByTimeOffset+0xa8>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8000850:	fb02 f303 	mul.w	r3, r2, r3
 8000854:	617b      	str	r3, [r7, #20]
    if (timeOffsetMs == 0 || timeOffsetMs > maxOffset) {
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d003      	beq.n	8000864 <ColorBuffer_GetByTimeOffset+0x24>
 800085c:	687a      	ldr	r2, [r7, #4]
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	429a      	cmp	r2, r3
 8000862:	d901      	bls.n	8000868 <ColorBuffer_GetByTimeOffset+0x28>
        return NULL;
 8000864:	2300      	movs	r3, #0
 8000866:	e03b      	b.n	80008e0 <ColorBuffer_GetByTimeOffset+0xa0>
    }

    uint32_t currentTime = HAL_GetTick();
 8000868:	f003 f824 	bl	80038b4 <HAL_GetTick>
 800086c:	6138      	str	r0, [r7, #16]
    uint32_t targetTime = currentTime - timeOffsetMs;
 800086e:	693a      	ldr	r2, [r7, #16]
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	1ad3      	subs	r3, r2, r3
 8000874:	60fb      	str	r3, [r7, #12]

    uint32_t index;
    if (ColorBuffer_WritePos == 0) {
 8000876:	4b1d      	ldr	r3, [pc, #116]	@ (80008ec <ColorBuffer_GetByTimeOffset+0xac>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d103      	bne.n	8000886 <ColorBuffer_GetByTimeOffset+0x46>
        index = COLOR_BUFFER_SIZE - 1;
 800087e:	f240 2357 	movw	r3, #599	@ 0x257
 8000882:	61fb      	str	r3, [r7, #28]
 8000884:	e003      	b.n	800088e <ColorBuffer_GetByTimeOffset+0x4e>
    } else {
        index = ColorBuffer_WritePos - 1;
 8000886:	4b19      	ldr	r3, [pc, #100]	@ (80008ec <ColorBuffer_GetByTimeOffset+0xac>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	3b01      	subs	r3, #1
 800088c:	61fb      	str	r3, [r7, #28]
    }

    for (uint32_t i = 0; i < COLOR_BUFFER_SIZE; i++) {
 800088e:	2300      	movs	r3, #0
 8000890:	61bb      	str	r3, [r7, #24]
 8000892:	e020      	b.n	80008d6 <ColorBuffer_GetByTimeOffset+0x96>
        if (ColorBuffer[index].timestamp <= targetTime) {
 8000894:	4916      	ldr	r1, [pc, #88]	@ (80008f0 <ColorBuffer_GetByTimeOffset+0xb0>)
 8000896:	69fa      	ldr	r2, [r7, #28]
 8000898:	4613      	mov	r3, r2
 800089a:	005b      	lsls	r3, r3, #1
 800089c:	4413      	add	r3, r2
 800089e:	009b      	lsls	r3, r3, #2
 80008a0:	440b      	add	r3, r1
 80008a2:	3308      	adds	r3, #8
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	68fa      	ldr	r2, [r7, #12]
 80008a8:	429a      	cmp	r2, r3
 80008aa:	d307      	bcc.n	80008bc <ColorBuffer_GetByTimeOffset+0x7c>
            return &ColorBuffer[index];
 80008ac:	69fa      	ldr	r2, [r7, #28]
 80008ae:	4613      	mov	r3, r2
 80008b0:	005b      	lsls	r3, r3, #1
 80008b2:	4413      	add	r3, r2
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	4a0e      	ldr	r2, [pc, #56]	@ (80008f0 <ColorBuffer_GetByTimeOffset+0xb0>)
 80008b8:	4413      	add	r3, r2
 80008ba:	e011      	b.n	80008e0 <ColorBuffer_GetByTimeOffset+0xa0>
        }

        if (index == 0) {
 80008bc:	69fb      	ldr	r3, [r7, #28]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d103      	bne.n	80008ca <ColorBuffer_GetByTimeOffset+0x8a>
            index = COLOR_BUFFER_SIZE - 1;
 80008c2:	f240 2357 	movw	r3, #599	@ 0x257
 80008c6:	61fb      	str	r3, [r7, #28]
 80008c8:	e002      	b.n	80008d0 <ColorBuffer_GetByTimeOffset+0x90>
        } else {
            index--;
 80008ca:	69fb      	ldr	r3, [r7, #28]
 80008cc:	3b01      	subs	r3, #1
 80008ce:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < COLOR_BUFFER_SIZE; i++) {
 80008d0:	69bb      	ldr	r3, [r7, #24]
 80008d2:	3301      	adds	r3, #1
 80008d4:	61bb      	str	r3, [r7, #24]
 80008d6:	69bb      	ldr	r3, [r7, #24]
 80008d8:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 80008dc:	d3da      	bcc.n	8000894 <ColorBuffer_GetByTimeOffset+0x54>
        }
    }
    return NULL;
 80008de:	2300      	movs	r3, #0
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	3720      	adds	r7, #32
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	20000000 	.word	0x20000000
 80008ec:	20002318 	.word	0x20002318
 80008f0:	200006f8 	.word	0x200006f8

080008f4 <crc16_ccitt>:
 * Wartość początkowa: 0x0000
 * Wartość końcowa XOR: 0x0000
 * Odbicie bitów: brak
 */
uint16_t crc16_ccitt(const uint8_t* buffer, size_t size)
{
 80008f4:	b480      	push	{r7}
 80008f6:	b085      	sub	sp, #20
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
 80008fc:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0;  // Wartość początkowa: 0x0000
 80008fe:	2300      	movs	r3, #0
 8000900:	81fb      	strh	r3, [r7, #14]
    while (size-- > 0)
 8000902:	e014      	b.n	800092e <crc16_ccitt+0x3a>
    {
    	crc = (crc << 8) ^ ccitt_hash[((crc >> 8) ^ *(buffer++)) & 0x00FF];
 8000904:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000908:	021b      	lsls	r3, r3, #8
 800090a:	b21a      	sxth	r2, r3
 800090c:	89fb      	ldrh	r3, [r7, #14]
 800090e:	0a1b      	lsrs	r3, r3, #8
 8000910:	b29b      	uxth	r3, r3
 8000912:	4618      	mov	r0, r3
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	1c59      	adds	r1, r3, #1
 8000918:	6079      	str	r1, [r7, #4]
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	4043      	eors	r3, r0
 800091e:	b2db      	uxtb	r3, r3
 8000920:	4909      	ldr	r1, [pc, #36]	@ (8000948 <crc16_ccitt+0x54>)
 8000922:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000926:	b21b      	sxth	r3, r3
 8000928:	4053      	eors	r3, r2
 800092a:	b21b      	sxth	r3, r3
 800092c:	81fb      	strh	r3, [r7, #14]
    while (size-- > 0)
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	1e5a      	subs	r2, r3, #1
 8000932:	603a      	str	r2, [r7, #0]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d1e5      	bne.n	8000904 <crc16_ccitt+0x10>
    }
    return crc;
 8000938:	89fb      	ldrh	r3, [r7, #14]
}
 800093a:	4618      	mov	r0, r3
 800093c:	3714      	adds	r7, #20
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop
 8000948:	08009fc0 	.word	0x08009fc0

0800094c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000952:	2300      	movs	r3, #0
 8000954:	607b      	str	r3, [r7, #4]
 8000956:	4b10      	ldr	r3, [pc, #64]	@ (8000998 <MX_DMA_Init+0x4c>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095a:	4a0f      	ldr	r2, [pc, #60]	@ (8000998 <MX_DMA_Init+0x4c>)
 800095c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000960:	6313      	str	r3, [r2, #48]	@ 0x30
 8000962:	4b0d      	ldr	r3, [pc, #52]	@ (8000998 <MX_DMA_Init+0x4c>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000966:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800096a:	607b      	str	r3, [r7, #4]
 800096c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800096e:	2200      	movs	r2, #0
 8000970:	2100      	movs	r1, #0
 8000972:	200b      	movs	r0, #11
 8000974:	f003 f885 	bl	8003a82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000978:	200b      	movs	r0, #11
 800097a:	f003 f89e 	bl	8003aba <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800097e:	2200      	movs	r2, #0
 8000980:	2100      	movs	r1, #0
 8000982:	2011      	movs	r0, #17
 8000984:	f003 f87d 	bl	8003a82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000988:	2011      	movs	r0, #17
 800098a:	f003 f896 	bl	8003aba <HAL_NVIC_EnableIRQ>

}
 800098e:	bf00      	nop
 8000990:	3708      	adds	r7, #8
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	40023800 	.word	0x40023800

0800099c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b08a      	sub	sp, #40	@ 0x28
 80009a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a2:	f107 0314 	add.w	r3, r7, #20
 80009a6:	2200      	movs	r2, #0
 80009a8:	601a      	str	r2, [r3, #0]
 80009aa:	605a      	str	r2, [r3, #4]
 80009ac:	609a      	str	r2, [r3, #8]
 80009ae:	60da      	str	r2, [r3, #12]
 80009b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009b2:	2300      	movs	r3, #0
 80009b4:	613b      	str	r3, [r7, #16]
 80009b6:	4b3d      	ldr	r3, [pc, #244]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ba:	4a3c      	ldr	r2, [pc, #240]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009bc:	f043 0304 	orr.w	r3, r3, #4
 80009c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009c2:	4b3a      	ldr	r3, [pc, #232]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	f003 0304 	and.w	r3, r3, #4
 80009ca:	613b      	str	r3, [r7, #16]
 80009cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009ce:	2300      	movs	r3, #0
 80009d0:	60fb      	str	r3, [r7, #12]
 80009d2:	4b36      	ldr	r3, [pc, #216]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d6:	4a35      	ldr	r2, [pc, #212]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009de:	4b33      	ldr	r3, [pc, #204]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009e6:	60fb      	str	r3, [r7, #12]
 80009e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ea:	2300      	movs	r3, #0
 80009ec:	60bb      	str	r3, [r7, #8]
 80009ee:	4b2f      	ldr	r3, [pc, #188]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f2:	4a2e      	ldr	r2, [pc, #184]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009fa:	4b2c      	ldr	r3, [pc, #176]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	60bb      	str	r3, [r7, #8]
 8000a04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	607b      	str	r3, [r7, #4]
 8000a0a:	4b28      	ldr	r3, [pc, #160]	@ (8000aac <MX_GPIO_Init+0x110>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0e:	4a27      	ldr	r2, [pc, #156]	@ (8000aac <MX_GPIO_Init+0x110>)
 8000a10:	f043 0302 	orr.w	r3, r3, #2
 8000a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a16:	4b25      	ldr	r3, [pc, #148]	@ (8000aac <MX_GPIO_Init+0x110>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	f003 0302 	and.w	r3, r3, #2
 8000a1e:	607b      	str	r3, [r7, #4]
 8000a20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8000a22:	2200      	movs	r2, #0
 8000a24:	2108      	movs	r1, #8
 8000a26:	4822      	ldr	r0, [pc, #136]	@ (8000ab0 <MX_GPIO_Init+0x114>)
 8000a28:	f003 fe2a 	bl	8004680 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	2120      	movs	r1, #32
 8000a30:	4820      	ldr	r0, [pc, #128]	@ (8000ab4 <MX_GPIO_Init+0x118>)
 8000a32:	f003 fe25 	bl	8004680 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a36:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a3c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a46:	f107 0314 	add.w	r3, r7, #20
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4818      	ldr	r0, [pc, #96]	@ (8000ab0 <MX_GPIO_Init+0x114>)
 8000a4e:	f003 fc6b 	bl	8004328 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a52:	2304      	movs	r3, #4
 8000a54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a56:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a60:	f107 0314 	add.w	r3, r7, #20
 8000a64:	4619      	mov	r1, r3
 8000a66:	4812      	ldr	r0, [pc, #72]	@ (8000ab0 <MX_GPIO_Init+0x114>)
 8000a68:	f003 fc5e 	bl	8004328 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a6c:	2308      	movs	r3, #8
 8000a6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a70:	2301      	movs	r3, #1
 8000a72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	2300      	movs	r3, #0
 8000a76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	4619      	mov	r1, r3
 8000a82:	480b      	ldr	r0, [pc, #44]	@ (8000ab0 <MX_GPIO_Init+0x114>)
 8000a84:	f003 fc50 	bl	8004328 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a88:	2320      	movs	r3, #32
 8000a8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a90:	2300      	movs	r3, #0
 8000a92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a94:	2300      	movs	r3, #0
 8000a96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a98:	f107 0314 	add.w	r3, r7, #20
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	4805      	ldr	r0, [pc, #20]	@ (8000ab4 <MX_GPIO_Init+0x118>)
 8000aa0:	f003 fc42 	bl	8004328 <HAL_GPIO_Init>

}
 8000aa4:	bf00      	nop
 8000aa6:	3728      	adds	r7, #40	@ 0x28
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	40023800 	.word	0x40023800
 8000ab0:	40020800 	.word	0x40020800
 8000ab4:	40020000 	.word	0x40020000

08000ab8 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000abc:	4b12      	ldr	r3, [pc, #72]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000abe:	4a13      	ldr	r2, [pc, #76]	@ (8000b0c <MX_I2C1_Init+0x54>)
 8000ac0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000ac2:	4b11      	ldr	r3, [pc, #68]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000ac4:	4a12      	ldr	r2, [pc, #72]	@ (8000b10 <MX_I2C1_Init+0x58>)
 8000ac6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000ace:	4b0e      	ldr	r3, [pc, #56]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000ad6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ada:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000adc:	4b0a      	ldr	r3, [pc, #40]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000ae2:	4b09      	ldr	r3, [pc, #36]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ae8:	4b07      	ldr	r3, [pc, #28]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000aee:	4b06      	ldr	r3, [pc, #24]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000af4:	4804      	ldr	r0, [pc, #16]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000af6:	f003 fddd 	bl	80046b4 <HAL_I2C_Init>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b00:	f000 f9e0 	bl	8000ec4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b04:	bf00      	nop
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	20002320 	.word	0x20002320
 8000b0c:	40005400 	.word	0x40005400
 8000b10:	000186a0 	.word	0x000186a0

08000b14 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b08a      	sub	sp, #40	@ 0x28
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1c:	f107 0314 	add.w	r3, r7, #20
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	605a      	str	r2, [r3, #4]
 8000b26:	609a      	str	r2, [r3, #8]
 8000b28:	60da      	str	r2, [r3, #12]
 8000b2a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a50      	ldr	r2, [pc, #320]	@ (8000c74 <HAL_I2C_MspInit+0x160>)
 8000b32:	4293      	cmp	r3, r2
 8000b34:	f040 8099 	bne.w	8000c6a <HAL_I2C_MspInit+0x156>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b38:	2300      	movs	r3, #0
 8000b3a:	613b      	str	r3, [r7, #16]
 8000b3c:	4b4e      	ldr	r3, [pc, #312]	@ (8000c78 <HAL_I2C_MspInit+0x164>)
 8000b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b40:	4a4d      	ldr	r2, [pc, #308]	@ (8000c78 <HAL_I2C_MspInit+0x164>)
 8000b42:	f043 0302 	orr.w	r3, r3, #2
 8000b46:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b48:	4b4b      	ldr	r3, [pc, #300]	@ (8000c78 <HAL_I2C_MspInit+0x164>)
 8000b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4c:	f003 0302 	and.w	r3, r3, #2
 8000b50:	613b      	str	r3, [r7, #16]
 8000b52:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b54:	23c0      	movs	r3, #192	@ 0xc0
 8000b56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b58:	2312      	movs	r3, #18
 8000b5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b60:	2303      	movs	r3, #3
 8000b62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b64:	2304      	movs	r3, #4
 8000b66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b68:	f107 0314 	add.w	r3, r7, #20
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4843      	ldr	r0, [pc, #268]	@ (8000c7c <HAL_I2C_MspInit+0x168>)
 8000b70:	f003 fbda 	bl	8004328 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b74:	2300      	movs	r3, #0
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	4b3f      	ldr	r3, [pc, #252]	@ (8000c78 <HAL_I2C_MspInit+0x164>)
 8000b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b7c:	4a3e      	ldr	r2, [pc, #248]	@ (8000c78 <HAL_I2C_MspInit+0x164>)
 8000b7e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b82:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b84:	4b3c      	ldr	r3, [pc, #240]	@ (8000c78 <HAL_I2C_MspInit+0x164>)
 8000b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b8c:	60fb      	str	r3, [r7, #12]
 8000b8e:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8000b90:	4b3b      	ldr	r3, [pc, #236]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000b92:	4a3c      	ldr	r2, [pc, #240]	@ (8000c84 <HAL_I2C_MspInit+0x170>)
 8000b94:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8000b96:	4b3a      	ldr	r3, [pc, #232]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000b98:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000b9c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b9e:	4b38      	ldr	r3, [pc, #224]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ba4:	4b36      	ldr	r3, [pc, #216]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000baa:	4b35      	ldr	r3, [pc, #212]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000bb0:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000bb2:	4b33      	ldr	r3, [pc, #204]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000bb8:	4b31      	ldr	r3, [pc, #196]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000bbe:	4b30      	ldr	r3, [pc, #192]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000bc4:	4b2e      	ldr	r3, [pc, #184]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bc6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000bca:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000bcc:	4b2c      	ldr	r3, [pc, #176]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000bd2:	482b      	ldr	r0, [pc, #172]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bd4:	f002 ff8c 	bl	8003af0 <HAL_DMA_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8000bde:	f000 f971 	bl	8000ec4 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4a26      	ldr	r2, [pc, #152]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000be6:	639a      	str	r2, [r3, #56]	@ 0x38
 8000be8:	4a25      	ldr	r2, [pc, #148]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8000bee:	4b26      	ldr	r3, [pc, #152]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000bf0:	4a26      	ldr	r2, [pc, #152]	@ (8000c8c <HAL_I2C_MspInit+0x178>)
 8000bf2:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8000bf4:	4b24      	ldr	r3, [pc, #144]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000bf6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000bfa:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000bfc:	4b22      	ldr	r3, [pc, #136]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000bfe:	2240      	movs	r2, #64	@ 0x40
 8000c00:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c02:	4b21      	ldr	r3, [pc, #132]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c08:	4b1f      	ldr	r3, [pc, #124]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c0a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c0e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c10:	4b1d      	ldr	r3, [pc, #116]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c16:	4b1c      	ldr	r3, [pc, #112]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000c1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000c22:	4b19      	ldr	r3, [pc, #100]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c28:	4b17      	ldr	r3, [pc, #92]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000c2e:	4816      	ldr	r0, [pc, #88]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c30:	f002 ff5e 	bl	8003af0 <HAL_DMA_Init>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <HAL_I2C_MspInit+0x12a>
    {
      Error_Handler();
 8000c3a:	f000 f943 	bl	8000ec4 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4a11      	ldr	r2, [pc, #68]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c42:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c44:	4a10      	ldr	r2, [pc, #64]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	201f      	movs	r0, #31
 8000c50:	f002 ff17 	bl	8003a82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000c54:	201f      	movs	r0, #31
 8000c56:	f002 ff30 	bl	8003aba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	2020      	movs	r0, #32
 8000c60:	f002 ff0f 	bl	8003a82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000c64:	2020      	movs	r0, #32
 8000c66:	f002 ff28 	bl	8003aba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c6a:	bf00      	nop
 8000c6c:	3728      	adds	r7, #40	@ 0x28
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	40005400 	.word	0x40005400
 8000c78:	40023800 	.word	0x40023800
 8000c7c:	40020400 	.word	0x40020400
 8000c80:	20002374 	.word	0x20002374
 8000c84:	40026010 	.word	0x40026010
 8000c88:	200023d4 	.word	0x200023d4
 8000c8c:	400260a0 	.word	0x400260a0

08000c90 <HAL_UART_TxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
   if(huart==&huart2){
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	4a13      	ldr	r2, [pc, #76]	@ (8000ce8 <HAL_UART_TxCpltCallback+0x58>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d11e      	bne.n	8000cde <HAL_UART_TxCpltCallback+0x4e>
	   if(UART_TX_Empty!=UART_TX_Busy){
 8000ca0:	4b12      	ldr	r3, [pc, #72]	@ (8000cec <HAL_UART_TxCpltCallback+0x5c>)
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	4b12      	ldr	r3, [pc, #72]	@ (8000cf0 <HAL_UART_TxCpltCallback+0x60>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	d018      	beq.n	8000cde <HAL_UART_TxCpltCallback+0x4e>
		   uint8_t tmp=UART_TxBuf[UART_TX_Busy];
 8000cac:	4b10      	ldr	r3, [pc, #64]	@ (8000cf0 <HAL_UART_TxCpltCallback+0x60>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a10      	ldr	r2, [pc, #64]	@ (8000cf4 <HAL_UART_TxCpltCallback+0x64>)
 8000cb2:	5cd3      	ldrb	r3, [r2, r3]
 8000cb4:	73fb      	strb	r3, [r7, #15]
		   UART_TX_Busy++;
 8000cb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000cf0 <HAL_UART_TxCpltCallback+0x60>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	3301      	adds	r3, #1
 8000cbc:	4a0c      	ldr	r2, [pc, #48]	@ (8000cf0 <HAL_UART_TxCpltCallback+0x60>)
 8000cbe:	6013      	str	r3, [r2, #0]
		   if(UART_TX_Busy >= UART_TXBUF_LEN)UART_TX_Busy=0;
 8000cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8000cf0 <HAL_UART_TxCpltCallback+0x60>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 8000cc8:	db02      	blt.n	8000cd0 <HAL_UART_TxCpltCallback+0x40>
 8000cca:	4b09      	ldr	r3, [pc, #36]	@ (8000cf0 <HAL_UART_TxCpltCallback+0x60>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]
		   HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000cd0:	f107 030f 	add.w	r3, r7, #15
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	4803      	ldr	r0, [pc, #12]	@ (8000ce8 <HAL_UART_TxCpltCallback+0x58>)
 8000cda:	f007 fc67 	bl	80085ac <HAL_UART_Transmit_IT>
	   }
   }
}
 8000cde:	bf00      	nop
 8000ce0:	3710      	adds	r7, #16
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	200026c8 	.word	0x200026c8
 8000cec:	200006e8 	.word	0x200006e8
 8000cf0:	200006ec 	.word	0x200006ec
 8000cf4:	20000080 	.word	0x20000080

08000cf8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
	 if(huart==&huart2){
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	4a0e      	ldr	r2, [pc, #56]	@ (8000d3c <HAL_UART_RxCpltCallback+0x44>)
 8000d04:	4293      	cmp	r3, r2
 8000d06:	d114      	bne.n	8000d32 <HAL_UART_RxCpltCallback+0x3a>
		 UART_RX_Empty++;
 8000d08:	4b0d      	ldr	r3, [pc, #52]	@ (8000d40 <HAL_UART_RxCpltCallback+0x48>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	3301      	adds	r3, #1
 8000d0e:	4a0c      	ldr	r2, [pc, #48]	@ (8000d40 <HAL_UART_RxCpltCallback+0x48>)
 8000d10:	6013      	str	r3, [r2, #0]
		 if(UART_RX_Empty>=UART_RXBUF_LEN)UART_RX_Empty=0;
 8000d12:	4b0b      	ldr	r3, [pc, #44]	@ (8000d40 <HAL_UART_RxCpltCallback+0x48>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d18:	dd02      	ble.n	8000d20 <HAL_UART_RxCpltCallback+0x28>
 8000d1a:	4b09      	ldr	r3, [pc, #36]	@ (8000d40 <HAL_UART_RxCpltCallback+0x48>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
		 HAL_UART_Receive_IT(&huart2,&UART_RxBuf[UART_RX_Empty],1);
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <HAL_UART_RxCpltCallback+0x48>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a07      	ldr	r2, [pc, #28]	@ (8000d44 <HAL_UART_RxCpltCallback+0x4c>)
 8000d26:	4413      	add	r3, r2
 8000d28:	2201      	movs	r2, #1
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4803      	ldr	r0, [pc, #12]	@ (8000d3c <HAL_UART_RxCpltCallback+0x44>)
 8000d2e:	f007 fc73 	bl	8008618 <HAL_UART_Receive_IT>

	 }
}
 8000d32:	bf00      	nop
 8000d34:	3708      	adds	r7, #8
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	200026c8 	.word	0x200026c8
 8000d40:	200006f0 	.word	0x200006f0
 8000d44:	20000668 	.word	0x20000668

08000d48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d4c:	f002 fd4c 	bl	80037e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d50:	f000 f824 	bl	8000d9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d54:	f7ff fe22 	bl	800099c <MX_GPIO_Init>
  MX_DMA_Init();
 8000d58:	f7ff fdf8 	bl	800094c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000d5c:	f002 fca0 	bl	80036a0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000d60:	f7ff feaa 	bl	8000ab8 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000d64:	f002 fc26 	bl	80035b4 <MX_TIM3_Init>
  
  /* USER CODE BEGIN 2 */
  TCS34725_Init(&hi2c1);
 8000d68:	4808      	ldr	r0, [pc, #32]	@ (8000d8c <main+0x44>)
 8000d6a:	f002 faef 	bl	800334c <TCS34725_Init>
  HAL_UART_Receive_IT(&huart2,&UART_RxBuf[0],1);
 8000d6e:	2201      	movs	r2, #1
 8000d70:	4907      	ldr	r1, [pc, #28]	@ (8000d90 <main+0x48>)
 8000d72:	4808      	ldr	r0, [pc, #32]	@ (8000d94 <main+0x4c>)
 8000d74:	f007 fc50 	bl	8008618 <HAL_UART_Receive_IT>
  UART_TX_FSend("STM INIT\n");
 8000d78:	4807      	ldr	r0, [pc, #28]	@ (8000d98 <main+0x50>)
 8000d7a:	f7ff fc81 	bl	8000680 <UART_TX_FSend>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    process_protocol_data();
 8000d7e:	f001 faf3 	bl	8002368 <process_protocol_data>
    TCS34725_HandleLoop(&hi2c1);
 8000d82:	4802      	ldr	r0, [pc, #8]	@ (8000d8c <main+0x44>)
 8000d84:	f002 faf6 	bl	8003374 <TCS34725_HandleLoop>
    process_protocol_data();
 8000d88:	bf00      	nop
 8000d8a:	e7f8      	b.n	8000d7e <main+0x36>
 8000d8c:	20002320 	.word	0x20002320
 8000d90:	20000668 	.word	0x20000668
 8000d94:	200026c8 	.word	0x200026c8
 8000d98:	08009ea0 	.word	0x08009ea0

08000d9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b094      	sub	sp, #80	@ 0x50
 8000da0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000da2:	f107 031c 	add.w	r3, r7, #28
 8000da6:	2234      	movs	r2, #52	@ 0x34
 8000da8:	2100      	movs	r1, #0
 8000daa:	4618      	mov	r0, r3
 8000dac:	f008 fbda 	bl	8009564 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000db0:	f107 0308 	add.w	r3, r7, #8
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
 8000db8:	605a      	str	r2, [r3, #4]
 8000dba:	609a      	str	r2, [r3, #8]
 8000dbc:	60da      	str	r2, [r3, #12]
 8000dbe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	607b      	str	r3, [r7, #4]
 8000dc4:	4b2a      	ldr	r3, [pc, #168]	@ (8000e70 <SystemClock_Config+0xd4>)
 8000dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc8:	4a29      	ldr	r2, [pc, #164]	@ (8000e70 <SystemClock_Config+0xd4>)
 8000dca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dce:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dd0:	4b27      	ldr	r3, [pc, #156]	@ (8000e70 <SystemClock_Config+0xd4>)
 8000dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dd8:	607b      	str	r3, [r7, #4]
 8000dda:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ddc:	2300      	movs	r3, #0
 8000dde:	603b      	str	r3, [r7, #0]
 8000de0:	4b24      	ldr	r3, [pc, #144]	@ (8000e74 <SystemClock_Config+0xd8>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000de8:	4a22      	ldr	r2, [pc, #136]	@ (8000e74 <SystemClock_Config+0xd8>)
 8000dea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dee:	6013      	str	r3, [r2, #0]
 8000df0:	4b20      	ldr	r3, [pc, #128]	@ (8000e74 <SystemClock_Config+0xd8>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000df8:	603b      	str	r3, [r7, #0]
 8000dfa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e00:	2301      	movs	r3, #1
 8000e02:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e04:	2310      	movs	r3, #16
 8000e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000e10:	2310      	movs	r3, #16
 8000e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000e14:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000e18:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e1a:	2304      	movs	r3, #4
 8000e1c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e22:	2302      	movs	r3, #2
 8000e24:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e26:	f107 031c 	add.w	r3, r7, #28
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f006 fc32 	bl	8007694 <HAL_RCC_OscConfig>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000e36:	f000 f845 	bl	8000ec4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e3a:	230f      	movs	r3, #15
 8000e3c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e42:	2300      	movs	r3, #0
 8000e44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e50:	f107 0308 	add.w	r3, r7, #8
 8000e54:	2102      	movs	r1, #2
 8000e56:	4618      	mov	r0, r3
 8000e58:	f006 f8d2 	bl	8007000 <HAL_RCC_ClockConfig>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000e62:	f000 f82f 	bl	8000ec4 <Error_Handler>
  }
}
 8000e66:	bf00      	nop
 8000e68:	3750      	adds	r7, #80	@ 0x50
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40023800 	.word	0x40023800
 8000e74:	40007000 	.word	0x40007000

08000e78 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a0b      	ldr	r2, [pc, #44]	@ (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d110      	bne.n	8000eac <HAL_TIM_PeriodElapsedCallback+0x34>
		timer_counter++;
 8000e8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	3301      	adds	r3, #1
 8000e90:	4a09      	ldr	r2, [pc, #36]	@ (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000e92:	6013      	str	r3, [r2, #0]
		if (timer_counter >= timer_interval) {
 8000e94:	4b08      	ldr	r3, [pc, #32]	@ (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	4b08      	ldr	r3, [pc, #32]	@ (8000ebc <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	d305      	bcc.n	8000eac <HAL_TIM_PeriodElapsedCallback+0x34>
			TCS34725_Start_DMA_Read(&hi2c1);
 8000ea0:	4807      	ldr	r0, [pc, #28]	@ (8000ec0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000ea2:	f002 fb01 	bl	80034a8 <TCS34725_Start_DMA_Read>
			timer_counter=0;
 8000ea6:	4b04      	ldr	r3, [pc, #16]	@ (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000eac:	bf00      	nop
 8000eae:	3708      	adds	r7, #8
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	40000400 	.word	0x40000400
 8000eb8:	20002434 	.word	0x20002434
 8000ebc:	20000000 	.word	0x20000000
 8000ec0:	20002320 	.word	0x20002320

08000ec4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000ec8:	b672      	cpsid	i
}
 8000eca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ecc:	bf00      	nop
 8000ece:	e7fd      	b.n	8000ecc <Error_Handler+0x8>

08000ed0 <is_valid_sender>:
    TCS34725_INTEGRATIONTIME_700MS,
};



static uint8_t is_valid_sender(const char *sender) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
	if (strlen(sender) != FIELD_ADDR_LEN) {
 8000ed8:	6878      	ldr	r0, [r7, #4]
 8000eda:	f7ff f9a3 	bl	8000224 <strlen>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b03      	cmp	r3, #3
 8000ee2:	d001      	beq.n	8000ee8 <is_valid_sender+0x18>
		return 0;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	e017      	b.n	8000f18 <is_valid_sender+0x48>
	}
	for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8000ee8:	2300      	movs	r3, #0
 8000eea:	60fb      	str	r3, [r7, #12]
 8000eec:	e010      	b.n	8000f10 <is_valid_sender+0x40>
		if (sender[i] == PROTOCOL_START_BYTE || sender[i] == PROTOCOL_END_BYTE) {
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	687a      	ldr	r2, [r7, #4]
 8000ef2:	4413      	add	r3, r2
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	2b26      	cmp	r3, #38	@ 0x26
 8000ef8:	d005      	beq.n	8000f06 <is_valid_sender+0x36>
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	687a      	ldr	r2, [r7, #4]
 8000efe:	4413      	add	r3, r2
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	2b2a      	cmp	r3, #42	@ 0x2a
 8000f04:	d101      	bne.n	8000f0a <is_valid_sender+0x3a>
			return 0;
 8000f06:	2300      	movs	r3, #0
 8000f08:	e006      	b.n	8000f18 <is_valid_sender+0x48>
	for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	2b02      	cmp	r3, #2
 8000f14:	ddeb      	ble.n	8000eee <is_valid_sender+0x1e>
		}
	}
	return 1;
 8000f16:	2301      	movs	r3, #1
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3710      	adds	r7, #16
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <format_ans_data>:

static int format_ans_data(char *buffer, size_t buffer_size,
		TCS34725_Data_t *data) {
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b088      	sub	sp, #32
 8000f24:	af04      	add	r7, sp, #16
 8000f26:	60f8      	str	r0, [r7, #12]
 8000f28:	60b9      	str	r1, [r7, #8]
 8000f2a:	607a      	str	r2, [r7, #4]
	return snprintf(buffer, buffer_size, "ANS"
			"R%05u"
			"G%05u"
			"B%05u"
			"C%05u", data->r, data->g, data->b, data->c);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	885b      	ldrh	r3, [r3, #2]
	return snprintf(buffer, buffer_size, "ANS"
 8000f30:	4618      	mov	r0, r3
			"C%05u", data->r, data->g, data->b, data->c);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	889b      	ldrh	r3, [r3, #4]
	return snprintf(buffer, buffer_size, "ANS"
 8000f36:	461a      	mov	r2, r3
			"C%05u", data->r, data->g, data->b, data->c);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	88db      	ldrh	r3, [r3, #6]
	return snprintf(buffer, buffer_size, "ANS"
 8000f3c:	4619      	mov	r1, r3
			"C%05u", data->r, data->g, data->b, data->c);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	881b      	ldrh	r3, [r3, #0]
	return snprintf(buffer, buffer_size, "ANS"
 8000f42:	9302      	str	r3, [sp, #8]
 8000f44:	9101      	str	r1, [sp, #4]
 8000f46:	9200      	str	r2, [sp, #0]
 8000f48:	4603      	mov	r3, r0
 8000f4a:	4a05      	ldr	r2, [pc, #20]	@ (8000f60 <format_ans_data+0x40>)
 8000f4c:	68b9      	ldr	r1, [r7, #8]
 8000f4e:	68f8      	ldr	r0, [r7, #12]
 8000f50:	f008 fa90 	bl	8009474 <sniprintf>
 8000f54:	4603      	mov	r3, r0
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	3710      	adds	r7, #16
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	08009eac 	.word	0x08009eac

08000f64 <convert_char_to_int>:


static int convert_char_to_int(char *str) {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b086      	sub	sp, #24
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
	int result = 0;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	617b      	str	r3, [r7, #20]
	int len = strlen(str);
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f7ff f957 	bl	8000224 <strlen>
 8000f76:	4603      	mov	r3, r0
 8000f78:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < len; i++) {
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	613b      	str	r3, [r7, #16]
 8000f7e:	e01e      	b.n	8000fbe <convert_char_to_int+0x5a>
		if (str[i] < '0' || str[i] > '9') {
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	687a      	ldr	r2, [r7, #4]
 8000f84:	4413      	add	r3, r2
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	2b2f      	cmp	r3, #47	@ 0x2f
 8000f8a:	d905      	bls.n	8000f98 <convert_char_to_int+0x34>
 8000f8c:	693b      	ldr	r3, [r7, #16]
 8000f8e:	687a      	ldr	r2, [r7, #4]
 8000f90:	4413      	add	r3, r2
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	2b39      	cmp	r3, #57	@ 0x39
 8000f96:	d902      	bls.n	8000f9e <convert_char_to_int+0x3a>
			return -1; // Nie cyfra
 8000f98:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f9c:	e014      	b.n	8000fc8 <convert_char_to_int+0x64>
		}
		result = result * 10 + (str[i] - '0');
 8000f9e:	697a      	ldr	r2, [r7, #20]
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	4413      	add	r3, r2
 8000fa6:	005b      	lsls	r3, r3, #1
 8000fa8:	4619      	mov	r1, r3
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	687a      	ldr	r2, [r7, #4]
 8000fae:	4413      	add	r3, r2
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	3b30      	subs	r3, #48	@ 0x30
 8000fb4:	440b      	add	r3, r1
 8000fb6:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < len; i++) {
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	613b      	str	r3, [r7, #16]
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	dbdc      	blt.n	8000f80 <convert_char_to_int+0x1c>
	}
	return result;
 8000fc6:	697b      	ldr	r3, [r7, #20]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3718      	adds	r7, #24
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <convert_hex_to_int>:


static uint16_t convert_hex_to_int(const char *hex_str, size_t len) {
 8000fd0:	b480      	push	{r7}
 8000fd2:	b085      	sub	sp, #20
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	6039      	str	r1, [r7, #0]
	uint16_t result = 0;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	81fb      	strh	r3, [r7, #14]
	for (size_t i = 0; i < len; i++) {
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60bb      	str	r3, [r7, #8]
 8000fe2:	e035      	b.n	8001050 <convert_hex_to_int+0x80>
		result <<= 4;
 8000fe4:	89fb      	ldrh	r3, [r7, #14]
 8000fe6:	011b      	lsls	r3, r3, #4
 8000fe8:	81fb      	strh	r3, [r7, #14]
		if (hex_str[i] >= '0' && hex_str[i] <= '9') {
 8000fea:	687a      	ldr	r2, [r7, #4]
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	4413      	add	r3, r2
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	2b2f      	cmp	r3, #47	@ 0x2f
 8000ff4:	d910      	bls.n	8001018 <convert_hex_to_int+0x48>
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	2b39      	cmp	r3, #57	@ 0x39
 8001000:	d80a      	bhi.n	8001018 <convert_hex_to_int+0x48>
			result += hex_str[i] - '0';
 8001002:	687a      	ldr	r2, [r7, #4]
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	4413      	add	r3, r2
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	461a      	mov	r2, r3
 800100c:	89fb      	ldrh	r3, [r7, #14]
 800100e:	4413      	add	r3, r2
 8001010:	b29b      	uxth	r3, r3
 8001012:	3b30      	subs	r3, #48	@ 0x30
 8001014:	81fb      	strh	r3, [r7, #14]
 8001016:	e018      	b.n	800104a <convert_hex_to_int+0x7a>
		} else if (hex_str[i] >= 'A' && hex_str[i] <= 'F') {
 8001018:	687a      	ldr	r2, [r7, #4]
 800101a:	68bb      	ldr	r3, [r7, #8]
 800101c:	4413      	add	r3, r2
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	2b40      	cmp	r3, #64	@ 0x40
 8001022:	d910      	bls.n	8001046 <convert_hex_to_int+0x76>
 8001024:	687a      	ldr	r2, [r7, #4]
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	4413      	add	r3, r2
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	2b46      	cmp	r3, #70	@ 0x46
 800102e:	d80a      	bhi.n	8001046 <convert_hex_to_int+0x76>
			result += hex_str[i] - 'A' + 10;
 8001030:	687a      	ldr	r2, [r7, #4]
 8001032:	68bb      	ldr	r3, [r7, #8]
 8001034:	4413      	add	r3, r2
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	461a      	mov	r2, r3
 800103a:	89fb      	ldrh	r3, [r7, #14]
 800103c:	4413      	add	r3, r2
 800103e:	b29b      	uxth	r3, r3
 8001040:	3b37      	subs	r3, #55	@ 0x37
 8001042:	81fb      	strh	r3, [r7, #14]
 8001044:	e001      	b.n	800104a <convert_hex_to_int+0x7a>
		} else {
			return 0; // Bląd konwersji hex
 8001046:	2300      	movs	r3, #0
 8001048:	e007      	b.n	800105a <convert_hex_to_int+0x8a>
	for (size_t i = 0; i < len; i++) {
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	3301      	adds	r3, #1
 800104e:	60bb      	str	r3, [r7, #8]
 8001050:	68ba      	ldr	r2, [r7, #8]
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	429a      	cmp	r2, r3
 8001056:	d3c5      	bcc.n	8000fe4 <convert_hex_to_int+0x14>
		}
	}
	return result;
 8001058:	89fb      	ldrh	r3, [r7, #14]
}
 800105a:	4618      	mov	r0, r3
 800105c:	3714      	adds	r7, #20
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
	...

08001068 <get_integration_time_ms>:


static uint16_t get_integration_time_ms(uint8_t index) {
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
 800106e:	4603      	mov	r3, r0
 8001070:	71fb      	strb	r3, [r7, #7]
    switch (index) {
 8001072:	79fb      	ldrb	r3, [r7, #7]
 8001074:	2b04      	cmp	r3, #4
 8001076:	d818      	bhi.n	80010aa <get_integration_time_ms+0x42>
 8001078:	a201      	add	r2, pc, #4	@ (adr r2, 8001080 <get_integration_time_ms+0x18>)
 800107a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800107e:	bf00      	nop
 8001080:	08001095 	.word	0x08001095
 8001084:	08001099 	.word	0x08001099
 8001088:	0800109d 	.word	0x0800109d
 800108c:	080010a1 	.word	0x080010a1
 8001090:	080010a5 	.word	0x080010a5
        case 0: return 3;   // 2.4ms
 8001094:	2303      	movs	r3, #3
 8001096:	e009      	b.n	80010ac <get_integration_time_ms+0x44>
        case 1: return 24;  // 24ms
 8001098:	2318      	movs	r3, #24
 800109a:	e007      	b.n	80010ac <get_integration_time_ms+0x44>
        case 2: return 101; // 101ms
 800109c:	2365      	movs	r3, #101	@ 0x65
 800109e:	e005      	b.n	80010ac <get_integration_time_ms+0x44>
        case 3: return 154; // 154ms
 80010a0:	239a      	movs	r3, #154	@ 0x9a
 80010a2:	e003      	b.n	80010ac <get_integration_time_ms+0x44>
        case 4: return 700; // 700ms
 80010a4:	f44f 732f 	mov.w	r3, #700	@ 0x2bc
 80010a8:	e000      	b.n	80010ac <get_integration_time_ms+0x44>
        default: return 0;
 80010aa:	2300      	movs	r3, #0
    }
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	370c      	adds	r7, #12
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr

080010b8 <hex_decode_string>:

static int hex_decode_string(const char *hex_str, char *output, size_t output_size) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b08a      	sub	sp, #40	@ 0x28
 80010bc:	af00      	add	r7, sp, #0
 80010be:	60f8      	str	r0, [r7, #12]
 80010c0:	60b9      	str	r1, [r7, #8]
 80010c2:	607a      	str	r2, [r7, #4]
	if (!hex_str || !output || output_size == 0) {
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d005      	beq.n	80010d6 <hex_decode_string+0x1e>
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d002      	beq.n	80010d6 <hex_decode_string+0x1e>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d102      	bne.n	80010dc <hex_decode_string+0x24>
		return -1;
 80010d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010da:	e051      	b.n	8001180 <hex_decode_string+0xc8>
	}

	size_t hex_len = strlen(hex_str);
 80010dc:	68f8      	ldr	r0, [r7, #12]
 80010de:	f7ff f8a1 	bl	8000224 <strlen>
 80010e2:	6238      	str	r0, [r7, #32]
	if (hex_len % 2 != 0) {
 80010e4:	6a3b      	ldr	r3, [r7, #32]
 80010e6:	f003 0301 	and.w	r3, r3, #1
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d002      	beq.n	80010f4 <hex_decode_string+0x3c>
		return -1;
 80010ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010f2:	e045      	b.n	8001180 <hex_decode_string+0xc8>
	}

	size_t byte_count = hex_len / 2;
 80010f4:	6a3b      	ldr	r3, [r7, #32]
 80010f6:	085b      	lsrs	r3, r3, #1
 80010f8:	61fb      	str	r3, [r7, #28]
	if (byte_count >= output_size) {
 80010fa:	69fa      	ldr	r2, [r7, #28]
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	429a      	cmp	r2, r3
 8001100:	d302      	bcc.n	8001108 <hex_decode_string+0x50>
		return -1;
 8001102:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001106:	e03b      	b.n	8001180 <hex_decode_string+0xc8>
	}

	for (size_t i = 0; i < byte_count; i++) {
 8001108:	2300      	movs	r3, #0
 800110a:	627b      	str	r3, [r7, #36]	@ 0x24
 800110c:	e02e      	b.n	800116c <hex_decode_string+0xb4>
		char hex_pair[3] = { hex_str[i * 2], hex_str[i * 2 + 1], '\0' };
 800110e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	68fa      	ldr	r2, [r7, #12]
 8001114:	4413      	add	r3, r2
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	753b      	strb	r3, [r7, #20]
 800111a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	3301      	adds	r3, #1
 8001120:	68fa      	ldr	r2, [r7, #12]
 8001122:	4413      	add	r3, r2
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	757b      	strb	r3, [r7, #21]
 8001128:	2300      	movs	r3, #0
 800112a:	75bb      	strb	r3, [r7, #22]
		uint16_t byte_val = convert_hex_to_int(hex_pair, 2);
 800112c:	f107 0314 	add.w	r3, r7, #20
 8001130:	2102      	movs	r1, #2
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff ff4c 	bl	8000fd0 <convert_hex_to_int>
 8001138:	4603      	mov	r3, r0
 800113a:	837b      	strh	r3, [r7, #26]
		if (byte_val == 0 && strcmp(hex_pair, "00") != 0) {
 800113c:	8b7b      	ldrh	r3, [r7, #26]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d10b      	bne.n	800115a <hex_decode_string+0xa2>
 8001142:	f107 0314 	add.w	r3, r7, #20
 8001146:	4910      	ldr	r1, [pc, #64]	@ (8001188 <hex_decode_string+0xd0>)
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff f861 	bl	8000210 <strcmp>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d002      	beq.n	800115a <hex_decode_string+0xa2>
			return -1;
 8001154:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001158:	e012      	b.n	8001180 <hex_decode_string+0xc8>
		}
		output[i] = (char) byte_val;
 800115a:	68ba      	ldr	r2, [r7, #8]
 800115c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800115e:	4413      	add	r3, r2
 8001160:	8b7a      	ldrh	r2, [r7, #26]
 8001162:	b2d2      	uxtb	r2, r2
 8001164:	701a      	strb	r2, [r3, #0]
	for (size_t i = 0; i < byte_count; i++) {
 8001166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001168:	3301      	adds	r3, #1
 800116a:	627b      	str	r3, [r7, #36]	@ 0x24
 800116c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	429a      	cmp	r2, r3
 8001172:	d3cc      	bcc.n	800110e <hex_decode_string+0x56>
	}

	output[byte_count] = '\0';
 8001174:	68ba      	ldr	r2, [r7, #8]
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	4413      	add	r3, r2
 800117a:	2200      	movs	r2, #0
 800117c:	701a      	strb	r2, [r3, #0]
	return (int) byte_count;
 800117e:	69fb      	ldr	r3, [r7, #28]
}
 8001180:	4618      	mov	r0, r3
 8001182:	3728      	adds	r7, #40	@ 0x28
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	08009ec4 	.word	0x08009ec4

0800118c <hex_encode_string>:


static int hex_encode_string(const char *input, char *output, size_t output_size) {
 800118c:	b580      	push	{r7, lr}
 800118e:	b088      	sub	sp, #32
 8001190:	af00      	add	r7, sp, #0
 8001192:	60f8      	str	r0, [r7, #12]
 8001194:	60b9      	str	r1, [r7, #8]
 8001196:	607a      	str	r2, [r7, #4]
	if (!input || !output || output_size == 0) {
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d005      	beq.n	80011aa <hex_encode_string+0x1e>
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d002      	beq.n	80011aa <hex_encode_string+0x1e>
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d102      	bne.n	80011b0 <hex_encode_string+0x24>
		return -1;
 80011aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011ae:	e02c      	b.n	800120a <hex_encode_string+0x7e>
	}

	size_t input_len = strlen(input);
 80011b0:	68f8      	ldr	r0, [r7, #12]
 80011b2:	f7ff f837 	bl	8000224 <strlen>
 80011b6:	61b8      	str	r0, [r7, #24]
	size_t required_size = input_len * 2 + 1;
 80011b8:	69bb      	ldr	r3, [r7, #24]
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	3301      	adds	r3, #1
 80011be:	617b      	str	r3, [r7, #20]

	if (required_size > output_size) {
 80011c0:	697a      	ldr	r2, [r7, #20]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d902      	bls.n	80011ce <hex_encode_string+0x42>
		return -1;
 80011c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011cc:	e01d      	b.n	800120a <hex_encode_string+0x7e>
	}

	for (size_t i = 0; i < input_len; i++) {
 80011ce:	2300      	movs	r3, #0
 80011d0:	61fb      	str	r3, [r7, #28]
 80011d2:	e00e      	b.n	80011f2 <hex_encode_string+0x66>
		sprintf(&output[i * 2], "%02X", (uint8_t) input[i]);
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	68ba      	ldr	r2, [r7, #8]
 80011da:	18d0      	adds	r0, r2, r3
 80011dc:	68fa      	ldr	r2, [r7, #12]
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	4413      	add	r3, r2
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	461a      	mov	r2, r3
 80011e6:	490b      	ldr	r1, [pc, #44]	@ (8001214 <hex_encode_string+0x88>)
 80011e8:	f008 f97a 	bl	80094e0 <siprintf>
	for (size_t i = 0; i < input_len; i++) {
 80011ec:	69fb      	ldr	r3, [r7, #28]
 80011ee:	3301      	adds	r3, #1
 80011f0:	61fb      	str	r3, [r7, #28]
 80011f2:	69fa      	ldr	r2, [r7, #28]
 80011f4:	69bb      	ldr	r3, [r7, #24]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ec      	bcc.n	80011d4 <hex_encode_string+0x48>
	}

	output[input_len * 2] = '\0';
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	68ba      	ldr	r2, [r7, #8]
 8001200:	4413      	add	r3, r2
 8001202:	2200      	movs	r2, #0
 8001204:	701a      	strb	r2, [r3, #0]
	return (int) (input_len * 2);
 8001206:	69bb      	ldr	r3, [r7, #24]
 8001208:	005b      	lsls	r3, r3, #1
}
 800120a:	4618      	mov	r0, r3
 800120c:	3720      	adds	r7, #32
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	08009ec8 	.word	0x08009ec8

08001218 <parse_command>:


Command parse_command(const char *command_str) {
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
	if (!command_str) {
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d102      	bne.n	800122c <parse_command+0x14>
		return CMD_INVALID;
 8001226:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800122a:	e06d      	b.n	8001308 <parse_command+0xf0>
	}

	if (strcmp(command_str, CMD_STR_START) == 0) {
 800122c:	4938      	ldr	r1, [pc, #224]	@ (8001310 <parse_command+0xf8>)
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f7fe ffee 	bl	8000210 <strcmp>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d101      	bne.n	800123e <parse_command+0x26>
		return START_CMD;
 800123a:	2300      	movs	r3, #0
 800123c:	e064      	b.n	8001308 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_STOP) == 0) {
 800123e:	4935      	ldr	r1, [pc, #212]	@ (8001314 <parse_command+0xfc>)
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f7fe ffe5 	bl	8000210 <strcmp>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d101      	bne.n	8001250 <parse_command+0x38>
		return STOP_CMD;
 800124c:	2301      	movs	r3, #1
 800124e:	e05b      	b.n	8001308 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_SETINT) == 0) {
 8001250:	4931      	ldr	r1, [pc, #196]	@ (8001318 <parse_command+0x100>)
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f7fe ffdc 	bl	8000210 <strcmp>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d101      	bne.n	8001262 <parse_command+0x4a>
		return SETINT_CMD;
 800125e:	2302      	movs	r3, #2
 8001260:	e052      	b.n	8001308 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_SETGAIN) == 0) {
 8001262:	492e      	ldr	r1, [pc, #184]	@ (800131c <parse_command+0x104>)
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f7fe ffd3 	bl	8000210 <strcmp>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d101      	bne.n	8001274 <parse_command+0x5c>
		return SETGAIN_CMD;
 8001270:	2303      	movs	r3, #3
 8001272:	e049      	b.n	8001308 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_SETTIME) == 0) {
 8001274:	492a      	ldr	r1, [pc, #168]	@ (8001320 <parse_command+0x108>)
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f7fe ffca 	bl	8000210 <strcmp>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d101      	bne.n	8001286 <parse_command+0x6e>
		return SETTIME_CMD;
 8001282:	2304      	movs	r3, #4
 8001284:	e040      	b.n	8001308 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_GETINT) == 0) {
 8001286:	4927      	ldr	r1, [pc, #156]	@ (8001324 <parse_command+0x10c>)
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f7fe ffc1 	bl	8000210 <strcmp>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d101      	bne.n	8001298 <parse_command+0x80>
		return GETINT_CMD;
 8001294:	2306      	movs	r3, #6
 8001296:	e037      	b.n	8001308 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_GETGAIN) == 0) {
 8001298:	4923      	ldr	r1, [pc, #140]	@ (8001328 <parse_command+0x110>)
 800129a:	6878      	ldr	r0, [r7, #4]
 800129c:	f7fe ffb8 	bl	8000210 <strcmp>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d101      	bne.n	80012aa <parse_command+0x92>
		return GETGAIN_CMD;
 80012a6:	2307      	movs	r3, #7
 80012a8:	e02e      	b.n	8001308 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_GETTIME) == 0) {
 80012aa:	4920      	ldr	r1, [pc, #128]	@ (800132c <parse_command+0x114>)
 80012ac:	6878      	ldr	r0, [r7, #4]
 80012ae:	f7fe ffaf 	bl	8000210 <strcmp>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d101      	bne.n	80012bc <parse_command+0xa4>
		return GETTIME_CMD;
 80012b8:	2308      	movs	r3, #8
 80012ba:	e025      	b.n	8001308 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_RDRAW) == 0) {
 80012bc:	491c      	ldr	r1, [pc, #112]	@ (8001330 <parse_command+0x118>)
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	f7fe ffa6 	bl	8000210 <strcmp>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d101      	bne.n	80012ce <parse_command+0xb6>
		return RDRAW_CMD;
 80012ca:	230a      	movs	r3, #10
 80012cc:	e01c      	b.n	8001308 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_RDARC) == 0) {
 80012ce:	4919      	ldr	r1, [pc, #100]	@ (8001334 <parse_command+0x11c>)
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f7fe ff9d 	bl	8000210 <strcmp>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d101      	bne.n	80012e0 <parse_command+0xc8>
		return RDARC_CMD;
 80012dc:	230b      	movs	r3, #11
 80012de:	e013      	b.n	8001308 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_SETLED) == 0) {
 80012e0:	4915      	ldr	r1, [pc, #84]	@ (8001338 <parse_command+0x120>)
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	f7fe ff94 	bl	8000210 <strcmp>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d101      	bne.n	80012f2 <parse_command+0xda>
		return SETLED_CMD;
 80012ee:	2305      	movs	r3, #5
 80012f0:	e00a      	b.n	8001308 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_GETLED) == 0) {
 80012f2:	4912      	ldr	r1, [pc, #72]	@ (800133c <parse_command+0x124>)
 80012f4:	6878      	ldr	r0, [r7, #4]
 80012f6:	f7fe ff8b 	bl	8000210 <strcmp>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d101      	bne.n	8001304 <parse_command+0xec>
		return GETLED_CMD;
 8001300:	2309      	movs	r3, #9
 8001302:	e001      	b.n	8001308 <parse_command+0xf0>
	}

	return CMD_INVALID;
 8001304:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001308:	4618      	mov	r0, r3
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	08009ed0 	.word	0x08009ed0
 8001314:	08009ed8 	.word	0x08009ed8
 8001318:	08009ee0 	.word	0x08009ee0
 800131c:	08009ee8 	.word	0x08009ee8
 8001320:	08009ef0 	.word	0x08009ef0
 8001324:	08009ef8 	.word	0x08009ef8
 8001328:	08009f00 	.word	0x08009f00
 800132c:	08009f08 	.word	0x08009f08
 8001330:	08009f10 	.word	0x08009f10
 8001334:	08009f18 	.word	0x08009f18
 8001338:	08009f20 	.word	0x08009f20
 800133c:	08009f28 	.word	0x08009f28

08001340 <get_command_param_len>:


uint8_t get_command_param_len(Command cmd) {
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	4603      	mov	r3, r0
 8001348:	71fb      	strb	r3, [r7, #7]
	switch (cmd) {
 800134a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800134e:	3b02      	subs	r3, #2
 8001350:	2b09      	cmp	r3, #9
 8001352:	d821      	bhi.n	8001398 <get_command_param_len+0x58>
 8001354:	a201      	add	r2, pc, #4	@ (adr r2, 800135c <get_command_param_len+0x1c>)
 8001356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800135a:	bf00      	nop
 800135c:	08001385 	.word	0x08001385
 8001360:	08001389 	.word	0x08001389
 8001364:	0800138d 	.word	0x0800138d
 8001368:	08001395 	.word	0x08001395
 800136c:	08001399 	.word	0x08001399
 8001370:	08001399 	.word	0x08001399
 8001374:	08001399 	.word	0x08001399
 8001378:	08001399 	.word	0x08001399
 800137c:	08001399 	.word	0x08001399
 8001380:	08001391 	.word	0x08001391
	case SETINT_CMD:
		return PARAM_LEN_SETINT;
 8001384:	2305      	movs	r3, #5
 8001386:	e008      	b.n	800139a <get_command_param_len+0x5a>
	case SETGAIN_CMD:
		return PARAM_LEN_SETGAIN;
 8001388:	2301      	movs	r3, #1
 800138a:	e006      	b.n	800139a <get_command_param_len+0x5a>
	case SETTIME_CMD:
		return PARAM_LEN_SETTIME;
 800138c:	2301      	movs	r3, #1
 800138e:	e004      	b.n	800139a <get_command_param_len+0x5a>
	case RDARC_CMD:
		return PARAM_LEN_RDARC;
 8001390:	2305      	movs	r3, #5
 8001392:	e002      	b.n	800139a <get_command_param_len+0x5a>
	case SETLED_CMD:
		return PARAM_LEN_SETLED;
 8001394:	2301      	movs	r3, #1
 8001396:	e000      	b.n	800139a <get_command_param_len+0x5a>
	case GETGAIN_CMD:
	case GETTIME_CMD:
	case GETLED_CMD:
	case RDRAW_CMD:
	default:
		return 0;
 8001398:	2300      	movs	r3, #0
	}
}
 800139a:	4618      	mov	r0, r3
 800139c:	370c      	adds	r7, #12
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop

080013a8 <parse_frame>:


ParseResult parse_frame(const char *buffer, size_t len, Frame *frame,
		char *response_buffer, size_t response_size) {
 80013a8:	b590      	push	{r4, r7, lr}
 80013aa:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80013ae:	af04      	add	r7, sp, #16
 80013b0:	f507 741e 	add.w	r4, r7, #632	@ 0x278
 80013b4:	f5a4 741b 	sub.w	r4, r4, #620	@ 0x26c
 80013b8:	6020      	str	r0, [r4, #0]
 80013ba:	f507 701e 	add.w	r0, r7, #632	@ 0x278
 80013be:	f5a0 701c 	sub.w	r0, r0, #624	@ 0x270
 80013c2:	6001      	str	r1, [r0, #0]
 80013c4:	f507 711e 	add.w	r1, r7, #632	@ 0x278
 80013c8:	f5a1 711d 	sub.w	r1, r1, #628	@ 0x274
 80013cc:	600a      	str	r2, [r1, #0]
 80013ce:	f507 721e 	add.w	r2, r7, #632	@ 0x278
 80013d2:	f5a2 721e 	sub.w	r2, r2, #632	@ 0x278
 80013d6:	6013      	str	r3, [r2, #0]

	if (!buffer || !frame) {
 80013d8:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80013dc:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d006      	beq.n	80013f4 <parse_frame+0x4c>
 80013e6:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80013ea:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d102      	bne.n	80013fa <parse_frame+0x52>
		return PARSE_INVALID_FORMAT;
 80013f4:	2303      	movs	r3, #3
 80013f6:	f000 bc63 	b.w	8001cc0 <parse_frame+0x918>
	}

	// Sprawdź minimalną długość ramki
	if (len < MIN_FRAME_LEN) {
 80013fa:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80013fe:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	2b10      	cmp	r3, #16
 8001406:	d802      	bhi.n	800140e <parse_frame+0x66>
		return PARSE_TOO_SHORT;
 8001408:	2302      	movs	r3, #2
 800140a:	f000 bc59 	b.w	8001cc0 <parse_frame+0x918>
	}

	// Znalezienie poczatku ramki
	size_t start_pos = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
	for (size_t i = 0; i < len; i++) {
 8001414:	2300      	movs	r3, #0
 8001416:	f8c7 3270 	str.w	r3, [r7, #624]	@ 0x270
 800141a:	e014      	b.n	8001446 <parse_frame+0x9e>
		if (buffer[i] == PROTOCOL_START_BYTE) {
 800141c:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001420:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	f8d7 3270 	ldr.w	r3, [r7, #624]	@ 0x270
 800142a:	4413      	add	r3, r2
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	2b26      	cmp	r3, #38	@ 0x26
 8001430:	d104      	bne.n	800143c <parse_frame+0x94>
			start_pos = i;
 8001432:	f8d7 3270 	ldr.w	r3, [r7, #624]	@ 0x270
 8001436:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
			break;
 800143a:	e00d      	b.n	8001458 <parse_frame+0xb0>
	for (size_t i = 0; i < len; i++) {
 800143c:	f8d7 3270 	ldr.w	r3, [r7, #624]	@ 0x270
 8001440:	3301      	adds	r3, #1
 8001442:	f8c7 3270 	str.w	r3, [r7, #624]	@ 0x270
 8001446:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800144a:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 800144e:	f8d7 2270 	ldr.w	r2, [r7, #624]	@ 0x270
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	429a      	cmp	r2, r3
 8001456:	d3e1      	bcc.n	800141c <parse_frame+0x74>
		}
	}

	if (start_pos + MIN_FRAME_LEN > len) {
 8001458:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 800145c:	3311      	adds	r3, #17
 800145e:	f507 721e 	add.w	r2, r7, #632	@ 0x278
 8001462:	f5a2 721c 	sub.w	r2, r2, #624	@ 0x270
 8001466:	6812      	ldr	r2, [r2, #0]
 8001468:	429a      	cmp	r2, r3
 800146a:	d202      	bcs.n	8001472 <parse_frame+0xca>
		return PARSE_TOO_SHORT;
 800146c:	2302      	movs	r3, #2
 800146e:	f000 bc27 	b.w	8001cc0 <parse_frame+0x918>
	}

	// Sprawdzenie czy jestesmy na koncu ramki
	if (buffer[len - 1] != PROTOCOL_END_BYTE) {
 8001472:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001476:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	3b01      	subs	r3, #1
 800147e:	f507 721e 	add.w	r2, r7, #632	@ 0x278
 8001482:	f5a2 721b 	sub.w	r2, r2, #620	@ 0x26c
 8001486:	6812      	ldr	r2, [r2, #0]
 8001488:	4413      	add	r3, r2
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	2b2a      	cmp	r3, #42	@ 0x2a
 800148e:	d002      	beq.n	8001496 <parse_frame+0xee>
		return PARSE_INVALID_FORMAT;
 8001490:	2303      	movs	r3, #3
 8001492:	f000 bc15 	b.w	8001cc0 <parse_frame+0x918>
	}

	size_t pos = start_pos + 1; // Po znaku startowym
 8001496:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 800149a:	3301      	adds	r3, #1
 800149c:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258

	// Sprawdza zabornione znaki & i * tylko w nagłowku
	size_t header_end = start_pos + 1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN
 80014a0:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 80014a4:	330c      	adds	r3, #12
 80014a6:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254
			+ FIELD_DATA_LEN + FIELD_ID_LEN;
	for (size_t i = start_pos + 1; i < header_end && i < len; i++) {
 80014aa:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 80014ae:	3301      	adds	r3, #1
 80014b0:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
 80014b4:	e01c      	b.n	80014f0 <parse_frame+0x148>
		if (buffer[i] == PROTOCOL_START_BYTE || buffer[i] == PROTOCOL_END_BYTE) {
 80014b6:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80014ba:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 80014c4:	4413      	add	r3, r2
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b26      	cmp	r3, #38	@ 0x26
 80014ca:	d00a      	beq.n	80014e2 <parse_frame+0x13a>
 80014cc:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80014d0:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 80014da:	4413      	add	r3, r2
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	2b2a      	cmp	r3, #42	@ 0x2a
 80014e0:	d101      	bne.n	80014e6 <parse_frame+0x13e>
			return PARSE_FORBIDDEN_CHARS;
 80014e2:	2304      	movs	r3, #4
 80014e4:	e3ec      	b.n	8001cc0 <parse_frame+0x918>
	for (size_t i = start_pos + 1; i < header_end && i < len; i++) {
 80014e6:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 80014ea:	3301      	adds	r3, #1
 80014ec:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
 80014f0:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 80014f4:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d208      	bcs.n	800150e <parse_frame+0x166>
 80014fc:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001500:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8001504:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	429a      	cmp	r2, r3
 800150c:	d3d3      	bcc.n	80014b6 <parse_frame+0x10e>
		}
	}

	//Sprwdzanie czy długosc ramki jest poprawna
	if (pos + FIELD_ADDR_LEN > len) {
 800150e:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8001512:	3303      	adds	r3, #3
 8001514:	f507 721e 	add.w	r2, r7, #632	@ 0x278
 8001518:	f5a2 721c 	sub.w	r2, r2, #624	@ 0x270
 800151c:	6812      	ldr	r2, [r2, #0]
 800151e:	429a      	cmp	r2, r3
 8001520:	d201      	bcs.n	8001526 <parse_frame+0x17e>
		return PARSE_INVALID_FORMAT;
 8001522:	2303      	movs	r3, #3
 8001524:	e3cc      	b.n	8001cc0 <parse_frame+0x918>
	}

	memcpy(frame->sender, &buffer[pos], FIELD_ADDR_LEN);
 8001526:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800152a:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 800152e:	6818      	ldr	r0, [r3, #0]
 8001530:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001534:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 800153e:	4413      	add	r3, r2
 8001540:	2203      	movs	r2, #3
 8001542:	4619      	mov	r1, r3
 8001544:	f008 f856 	bl	80095f4 <memcpy>
	frame->sender[FIELD_ADDR_LEN] = '\0';
 8001548:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800154c:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2200      	movs	r2, #0
 8001554:	70da      	strb	r2, [r3, #3]
	pos += FIELD_ADDR_LEN;
 8001556:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 800155a:	3303      	adds	r3, #3
 800155c:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258

	//Sprwdzanie czy długosc ramki jest poprawna
	if (pos + FIELD_ADDR_LEN > len) {
 8001560:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8001564:	3303      	adds	r3, #3
 8001566:	f507 721e 	add.w	r2, r7, #632	@ 0x278
 800156a:	f5a2 721c 	sub.w	r2, r2, #624	@ 0x270
 800156e:	6812      	ldr	r2, [r2, #0]
 8001570:	429a      	cmp	r2, r3
 8001572:	d201      	bcs.n	8001578 <parse_frame+0x1d0>
		return PARSE_INVALID_FORMAT;
 8001574:	2303      	movs	r3, #3
 8001576:	e3a3      	b.n	8001cc0 <parse_frame+0x918>
	}

	memcpy(frame->receiver, &buffer[pos], FIELD_ADDR_LEN);
 8001578:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800157c:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	1d18      	adds	r0, r3, #4
 8001584:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001588:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8001592:	4413      	add	r3, r2
 8001594:	2203      	movs	r2, #3
 8001596:	4619      	mov	r1, r3
 8001598:	f008 f82c 	bl	80095f4 <memcpy>
	frame->receiver[FIELD_ADDR_LEN] = '\0';
 800159c:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80015a0:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2200      	movs	r2, #0
 80015a8:	71da      	strb	r2, [r3, #7]
	pos += FIELD_ADDR_LEN;
 80015aa:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 80015ae:	3303      	adds	r3, #3
 80015b0:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258

	// Sprawdza czy odbiorca to STM
	if (strcmp(frame->receiver, DEVICE_ID) != 0) {
 80015b4:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80015b8:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	3304      	adds	r3, #4
 80015c0:	49ae      	ldr	r1, [pc, #696]	@ (800187c <parse_frame+0x4d4>)
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7fe fe24 	bl	8000210 <strcmp>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <parse_frame+0x22a>
		return PARSE_WRONG_RECIPIENT;
 80015ce:	2301      	movs	r3, #1
 80015d0:	e376      	b.n	8001cc0 <parse_frame+0x918>
	}

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_DATA_LEN > len) {
 80015d2:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 80015d6:	3303      	adds	r3, #3
 80015d8:	f507 721e 	add.w	r2, r7, #632	@ 0x278
 80015dc:	f5a2 721c 	sub.w	r2, r2, #624	@ 0x270
 80015e0:	6812      	ldr	r2, [r2, #0]
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d201      	bcs.n	80015ea <parse_frame+0x242>
		return PARSE_INVALID_FORMAT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e36a      	b.n	8001cc0 <parse_frame+0x918>
	}

	char len_str[FIELD_DATA_LEN + 1];
	memcpy(len_str, &buffer[pos], FIELD_DATA_LEN);
 80015ea:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80015ee:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 80015f8:	18d1      	adds	r1, r2, r3
 80015fa:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80015fe:	2203      	movs	r2, #3
 8001600:	4618      	mov	r0, r3
 8001602:	f007 fff7 	bl	80095f4 <memcpy>
	len_str[FIELD_DATA_LEN] = '\0';
 8001606:	2300      	movs	r3, #0
 8001608:	f887 3243 	strb.w	r3, [r7, #579]	@ 0x243
	frame->data_len = convert_char_to_int(len_str);
 800160c:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff fca7 	bl	8000f64 <convert_char_to_int>
 8001616:	4603      	mov	r3, r0
 8001618:	b29a      	uxth	r2, r3
 800161a:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800161e:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	811a      	strh	r2, [r3, #8]
	if (frame->data_len < 0 || frame->data_len > MAX_PAYLOAD_LEN) {
 8001626:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800162a:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	891b      	ldrh	r3, [r3, #8]
 8001632:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001636:	d901      	bls.n	800163c <parse_frame+0x294>
		return PARSE_INVALID_FORMAT;
 8001638:	2303      	movs	r3, #3
 800163a:	e341      	b.n	8001cc0 <parse_frame+0x918>
	}
	pos += FIELD_DATA_LEN;
 800163c:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8001640:	3303      	adds	r3, #3
 8001642:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_ID_LEN > len) {
 8001646:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 800164a:	3302      	adds	r3, #2
 800164c:	f507 721e 	add.w	r2, r7, #632	@ 0x278
 8001650:	f5a2 721c 	sub.w	r2, r2, #624	@ 0x270
 8001654:	6812      	ldr	r2, [r2, #0]
 8001656:	429a      	cmp	r2, r3
 8001658:	d201      	bcs.n	800165e <parse_frame+0x2b6>
		return PARSE_INVALID_FORMAT;
 800165a:	2303      	movs	r3, #3
 800165c:	e330      	b.n	8001cc0 <parse_frame+0x918>
	}

	char id_str[FIELD_ID_LEN + 1];
	memcpy(id_str, &buffer[pos], FIELD_ID_LEN);
 800165e:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001662:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 800166c:	4413      	add	r3, r2
 800166e:	881b      	ldrh	r3, [r3, #0]
 8001670:	b29b      	uxth	r3, r3
 8001672:	f8a7 323c 	strh.w	r3, [r7, #572]	@ 0x23c
	id_str[FIELD_ID_LEN] = '\0';
 8001676:	2300      	movs	r3, #0
 8001678:	f887 323e 	strb.w	r3, [r7, #574]	@ 0x23e
	frame->frame_id = convert_char_to_int(id_str);
 800167c:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 8001680:	4618      	mov	r0, r3
 8001682:	f7ff fc6f 	bl	8000f64 <convert_char_to_int>
 8001686:	4603      	mov	r3, r0
 8001688:	b2da      	uxtb	r2, r3
 800168a:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800168e:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	729a      	strb	r2, [r3, #10]
	if(frame->frame_id < 0) return PARSE_INVALID_FORMAT;
	pos += FIELD_ID_LEN;
 8001696:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 800169a:	3302      	adds	r3, #2
 800169c:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + frame->data_len > len) {
 80016a0:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80016a4:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	891b      	ldrh	r3, [r3, #8]
 80016ac:	461a      	mov	r2, r3
 80016ae:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 80016b2:	4413      	add	r3, r2
 80016b4:	f507 721e 	add.w	r2, r7, #632	@ 0x278
 80016b8:	f5a2 721c 	sub.w	r2, r2, #624	@ 0x270
 80016bc:	6812      	ldr	r2, [r2, #0]
 80016be:	429a      	cmp	r2, r3
 80016c0:	d201      	bcs.n	80016c6 <parse_frame+0x31e>
		return PARSE_INVALID_FORMAT;
 80016c2:	2303      	movs	r3, #3
 80016c4:	e2fc      	b.n	8001cc0 <parse_frame+0x918>
	}

	if (frame->data_len > 0) {
 80016c6:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80016ca:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	891b      	ldrh	r3, [r3, #8]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d04c      	beq.n	8001770 <parse_frame+0x3c8>
		char hex_data[(MAX_PAYLOAD_LEN * 2) + 1];
		memcpy(hex_data, &buffer[pos], frame->data_len);
 80016d6:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80016da:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 80016e4:	18d1      	adds	r1, r2, r3
 80016e6:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80016ea:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	891b      	ldrh	r3, [r3, #8]
 80016f2:	461a      	mov	r2, r3
 80016f4:	f107 0310 	add.w	r3, r7, #16
 80016f8:	4618      	mov	r0, r3
 80016fa:	f007 ff7b 	bl	80095f4 <memcpy>
		hex_data[frame->data_len] = '\0';
 80016fe:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001702:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	891b      	ldrh	r3, [r3, #8]
 800170a:	461a      	mov	r2, r3
 800170c:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001710:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 8001714:	2100      	movs	r1, #0
 8001716:	5499      	strb	r1, [r3, r2]
		if (frame->data_len % 2 != 0) {
 8001718:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800171c:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	891b      	ldrh	r3, [r3, #8]
 8001724:	f003 0301 	and.w	r3, r3, #1
 8001728:	b29b      	uxth	r3, r3
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <parse_frame+0x38a>
			return PARSE_LENGTH_MISMATCH;
 800172e:	2305      	movs	r3, #5
 8001730:	e2c6      	b.n	8001cc0 <parse_frame+0x918>
		}

		//Dekodowanie napisu w HEX ASCII na zanki ASCII
		int decoded_len = hex_decode_string(hex_data, frame->data,
 8001732:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001736:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f103 010b 	add.w	r1, r3, #11
 8001740:	f107 0310 	add.w	r3, r7, #16
 8001744:	f240 2201 	movw	r2, #513	@ 0x201
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff fcb5 	bl	80010b8 <hex_decode_string>
 800174e:	f8c7 0250 	str.w	r0, [r7, #592]	@ 0x250
				sizeof(frame->data));
		if (decoded_len < 0) {
 8001752:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8001756:	2b00      	cmp	r3, #0
 8001758:	da01      	bge.n	800175e <parse_frame+0x3b6>
			return PARSE_INVALID_FORMAT;
 800175a:	2303      	movs	r3, #3
 800175c:	e2b0      	b.n	8001cc0 <parse_frame+0x918>
		}
		frame->data_len = decoded_len;
 800175e:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8001762:	b29a      	uxth	r2, r3
 8001764:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001768:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	811a      	strh	r2, [r3, #8]
	}

	pos += (frame->data_len * 2);
 8001770:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001774:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	891b      	ldrh	r3, [r3, #8]
 800177c:	005b      	lsls	r3, r3, #1
 800177e:	461a      	mov	r2, r3
 8001780:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8001784:	4413      	add	r3, r2
 8001786:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258

	if (pos + FIELD_CRC_LEN > len - 1) {
 800178a:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 800178e:	1d1a      	adds	r2, r3, #4
 8001790:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001794:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	3b01      	subs	r3, #1
 800179c:	429a      	cmp	r2, r3
 800179e:	d901      	bls.n	80017a4 <parse_frame+0x3fc>
		return PARSE_INVALID_FORMAT;
 80017a0:	2303      	movs	r3, #3
 80017a2:	e28d      	b.n	8001cc0 <parse_frame+0x918>
	}

	char crc_str[FIELD_CRC_LEN + 1];
	memcpy(crc_str, &buffer[pos], FIELD_CRC_LEN);
 80017a4:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80017a8:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 80017b2:	4413      	add	r3, r2
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
	crc_str[FIELD_CRC_LEN] = '\0';
 80017ba:	2300      	movs	r3, #0
 80017bc:	f887 3238 	strb.w	r3, [r7, #568]	@ 0x238

	//Sprawdza zabornione znaki w crc
	for (size_t i = pos; i < pos + FIELD_CRC_LEN; i++) {
 80017c0:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 80017c4:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
 80017c8:	e01c      	b.n	8001804 <parse_frame+0x45c>
		if (buffer[i] == PROTOCOL_START_BYTE || buffer[i] == PROTOCOL_END_BYTE) {
 80017ca:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80017ce:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 80017d8:	4413      	add	r3, r2
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	2b26      	cmp	r3, #38	@ 0x26
 80017de:	d00a      	beq.n	80017f6 <parse_frame+0x44e>
 80017e0:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80017e4:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 80017ee:	4413      	add	r3, r2
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80017f4:	d101      	bne.n	80017fa <parse_frame+0x452>
			return PARSE_FORBIDDEN_CHARS;
 80017f6:	2304      	movs	r3, #4
 80017f8:	e262      	b.n	8001cc0 <parse_frame+0x918>
	for (size_t i = pos; i < pos + FIELD_CRC_LEN; i++) {
 80017fa:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 80017fe:	3301      	adds	r3, #1
 8001800:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
 8001804:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8001808:	3304      	adds	r3, #4
 800180a:	f8d7 2268 	ldr.w	r2, [r7, #616]	@ 0x268
 800180e:	429a      	cmp	r2, r3
 8001810:	d3db      	bcc.n	80017ca <parse_frame+0x422>
		}
	}

	frame->crc = convert_hex_to_int(crc_str, FIELD_CRC_LEN);
 8001812:	f507 730d 	add.w	r3, r7, #564	@ 0x234
 8001816:	2104      	movs	r1, #4
 8001818:	4618      	mov	r0, r3
 800181a:	f7ff fbd9 	bl	8000fd0 <convert_hex_to_int>
 800181e:	4603      	mov	r3, r0
 8001820:	461a      	mov	r2, r3
 8001822:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001826:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f8a3 2310 	strh.w	r2, [r3, #784]	@ 0x310
	if (frame->crc == 0 && strcmp(crc_str, "0000") != 0) {
 8001830:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001834:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f8b3 3310 	ldrh.w	r3, [r3, #784]	@ 0x310
 800183e:	2b00      	cmp	r3, #0
 8001840:	d10a      	bne.n	8001858 <parse_frame+0x4b0>
 8001842:	f507 730d 	add.w	r3, r7, #564	@ 0x234
 8001846:	490e      	ldr	r1, [pc, #56]	@ (8001880 <parse_frame+0x4d8>)
 8001848:	4618      	mov	r0, r3
 800184a:	f7fe fce1 	bl	8000210 <strcmp>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <parse_frame+0x4b0>
		return PARSE_INVALID_FORMAT;
 8001854:	2303      	movs	r3, #3
 8001856:	e233      	b.n	8001cc0 <parse_frame+0x918>
	}
	pos += FIELD_CRC_LEN;
 8001858:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 800185c:	3304      	adds	r3, #4
 800185e:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258

	//Sprawdzenie czy jestesmy na koncu ramki
	if (pos != len - 1) {
 8001862:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001866:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	3b01      	subs	r3, #1
 800186e:	f8d7 2258 	ldr.w	r2, [r7, #600]	@ 0x258
 8001872:	429a      	cmp	r2, r3
 8001874:	d006      	beq.n	8001884 <parse_frame+0x4dc>
		return PARSE_INVALID_FORMAT;
 8001876:	2303      	movs	r3, #3
 8001878:	e222      	b.n	8001cc0 <parse_frame+0x918>
 800187a:	bf00      	nop
 800187c:	08009f30 	.word	0x08009f30
 8001880:	08009f34 	.word	0x08009f34
	}

	//Obliczenie crc z odebranych danych i porownanie
	uint16_t calculated_crc = calculate_frame_crc(frame);
 8001884:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001888:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 800188c:	6818      	ldr	r0, [r3, #0]
 800188e:	f000 fa1d 	bl	8001ccc <calculate_frame_crc>
 8001892:	4603      	mov	r3, r0
 8001894:	f8a7 324e 	strh.w	r3, [r7, #590]	@ 0x24e

	if (calculated_crc != frame->crc) {
 8001898:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800189c:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f8b3 3310 	ldrh.w	r3, [r3, #784]	@ 0x310
 80018a6:	f8b7 224e 	ldrh.w	r2, [r7, #590]	@ 0x24e
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d03d      	beq.n	800192a <parse_frame+0x582>
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 80018ae:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80018b2:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d034      	beq.n	8001926 <parse_frame+0x57e>
 80018bc:	f8d7 3288 	ldr.w	r3, [r7, #648]	@ 0x288
 80018c0:	2bff      	cmp	r3, #255	@ 0xff
 80018c2:	d930      	bls.n	8001926 <parse_frame+0x57e>
				&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 80018c4:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80018c8:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7fe fca8 	bl	8000224 <strlen>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b03      	cmp	r3, #3
 80018d8:	d125      	bne.n	8001926 <parse_frame+0x57e>
			if (is_valid_sender(frame->sender)) {
 80018da:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80018de:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7ff faf3 	bl	8000ed0 <is_valid_sender>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d01a      	beq.n	8001926 <parse_frame+0x57e>
				build_response_frame(response_buffer, response_size, DEVICE_ID,
						frame->sender, frame->frame_id, NULL, WRCHSUM);
 80018f0:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80018f4:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80018f8:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size, DEVICE_ID,
 80018fa:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80018fe:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	7a9b      	ldrb	r3, [r3, #10]
 8001906:	f507 711e 	add.w	r1, r7, #632	@ 0x278
 800190a:	f5a1 701e 	sub.w	r0, r1, #632	@ 0x278
 800190e:	2100      	movs	r1, #0
 8001910:	9102      	str	r1, [sp, #8]
 8001912:	2100      	movs	r1, #0
 8001914:	9101      	str	r1, [sp, #4]
 8001916:	9300      	str	r3, [sp, #0]
 8001918:	4613      	mov	r3, r2
 800191a:	4ab1      	ldr	r2, [pc, #708]	@ (8001be0 <parse_frame+0x838>)
 800191c:	f8d7 1288 	ldr.w	r1, [r7, #648]	@ 0x288
 8001920:	6800      	ldr	r0, [r0, #0]
 8001922:	f000 fa8d 	bl	8001e40 <build_response_frame>
			}
		}
		return PARSE_CRC_ERROR;
 8001926:	2306      	movs	r3, #6
 8001928:	e1ca      	b.n	8001cc0 <parse_frame+0x918>
	}

	// Znajdywanie długości nazwy komendy
	size_t cmd_name_len = 0;
 800192a:	2300      	movs	r3, #0
 800192c:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264
	for (size_t i = 0; i < frame->data_len && i < MAX_PAYLOAD_LEN; i++) {
 8001930:	2300      	movs	r3, #0
 8001932:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
 8001936:	e021      	b.n	800197c <parse_frame+0x5d4>
		if (frame->data[i] >= 'A' && frame->data[i] <= 'Z') {
 8001938:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800193c:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 8001946:	4413      	add	r3, r2
 8001948:	330b      	adds	r3, #11
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	2b40      	cmp	r3, #64	@ 0x40
 800194e:	d924      	bls.n	800199a <parse_frame+0x5f2>
 8001950:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001954:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 800195e:	4413      	add	r3, r2
 8001960:	330b      	adds	r3, #11
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	2b5a      	cmp	r3, #90	@ 0x5a
 8001966:	d818      	bhi.n	800199a <parse_frame+0x5f2>
			cmd_name_len++;
 8001968:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 800196c:	3301      	adds	r3, #1
 800196e:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264
	for (size_t i = 0; i < frame->data_len && i < MAX_PAYLOAD_LEN; i++) {
 8001972:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 8001976:	3301      	adds	r3, #1
 8001978:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
 800197c:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001980:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	891b      	ldrh	r3, [r3, #8]
 8001988:	461a      	mov	r2, r3
 800198a:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 800198e:	4293      	cmp	r3, r2
 8001990:	d203      	bcs.n	800199a <parse_frame+0x5f2>
 8001992:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 8001996:	2bff      	cmp	r3, #255	@ 0xff
 8001998:	d9ce      	bls.n	8001938 <parse_frame+0x590>
		} else {
			break; // Koniec nazwy komendy
		}
	}

	if (cmd_name_len == 0) {
 800199a:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d132      	bne.n	8001a08 <parse_frame+0x660>
		// Brak nazwy komendy
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 80019a2:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80019a6:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d029      	beq.n	8001a04 <parse_frame+0x65c>
 80019b0:	f8d7 3288 	ldr.w	r3, [r7, #648]	@ 0x288
 80019b4:	2bff      	cmp	r3, #255	@ 0xff
 80019b6:	d925      	bls.n	8001a04 <parse_frame+0x65c>
				&& is_valid_sender(frame->sender)) {
 80019b8:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80019bc:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7ff fa84 	bl	8000ed0 <is_valid_sender>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d01a      	beq.n	8001a04 <parse_frame+0x65c>
			build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, WRCMD);
 80019ce:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80019d2:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80019d6:	681a      	ldr	r2, [r3, #0]
			build_response_frame(response_buffer, response_size, DEVICE_ID,
 80019d8:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80019dc:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	7a9b      	ldrb	r3, [r3, #10]
 80019e4:	f507 711e 	add.w	r1, r7, #632	@ 0x278
 80019e8:	f5a1 701e 	sub.w	r0, r1, #632	@ 0x278
 80019ec:	2101      	movs	r1, #1
 80019ee:	9102      	str	r1, [sp, #8]
 80019f0:	2100      	movs	r1, #0
 80019f2:	9101      	str	r1, [sp, #4]
 80019f4:	9300      	str	r3, [sp, #0]
 80019f6:	4613      	mov	r3, r2
 80019f8:	4a79      	ldr	r2, [pc, #484]	@ (8001be0 <parse_frame+0x838>)
 80019fa:	f8d7 1288 	ldr.w	r1, [r7, #648]	@ 0x288
 80019fe:	6800      	ldr	r0, [r0, #0]
 8001a00:	f000 fa1e 	bl	8001e40 <build_response_frame>
		}
		return PARSE_CMD_ERROR;
 8001a04:	2307      	movs	r3, #7
 8001a06:	e15b      	b.n	8001cc0 <parse_frame+0x918>
	}

	//Wyodrębnienie nazwy komendy
	char cmd_name[32];
	//Sprawdza czy długość nazwy komendy jest poprawna, jezeli nie to skraca do maksymalnej długości, aby moc zapisac do stringa pusty znak na koncu
	if (cmd_name_len >= sizeof(cmd_name)) {
 8001a08:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 8001a0c:	2b1f      	cmp	r3, #31
 8001a0e:	d902      	bls.n	8001a16 <parse_frame+0x66e>
		cmd_name_len = sizeof(cmd_name) - 1;
 8001a10:	231f      	movs	r3, #31
 8001a12:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264
	}
	memcpy(cmd_name, frame->data, cmd_name_len);
 8001a16:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001a1a:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f103 010b 	add.w	r1, r3, #11
 8001a24:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8001a28:	f8d7 2264 	ldr.w	r2, [r7, #612]	@ 0x264
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f007 fde1 	bl	80095f4 <memcpy>
	cmd_name[cmd_name_len] = '\0';
 8001a32:	f507 7205 	add.w	r2, r7, #532	@ 0x214
 8001a36:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 8001a3a:	4413      	add	r3, r2
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	701a      	strb	r2, [r3, #0]

	//Parsowanie komendy
	Command cmd = parse_command(cmd_name);
 8001a40:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7ff fbe7 	bl	8001218 <parse_command>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	f887 324d 	strb.w	r3, [r7, #589]	@ 0x24d
	if (cmd == CMD_INVALID) {
 8001a50:	f997 324d 	ldrsb.w	r3, [r7, #589]	@ 0x24d
 8001a54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a58:	d132      	bne.n	8001ac0 <parse_frame+0x718>
		//Nieznana komenda
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001a5a:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001a5e:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d029      	beq.n	8001abc <parse_frame+0x714>
 8001a68:	f8d7 3288 	ldr.w	r3, [r7, #648]	@ 0x288
 8001a6c:	2bff      	cmp	r3, #255	@ 0xff
 8001a6e:	d925      	bls.n	8001abc <parse_frame+0x714>
				&& is_valid_sender(frame->sender)) {
 8001a70:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001a74:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff fa28 	bl	8000ed0 <is_valid_sender>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d01a      	beq.n	8001abc <parse_frame+0x714>
			build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, WRCMD);
 8001a86:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001a8a:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001a8e:	681a      	ldr	r2, [r3, #0]
			build_response_frame(response_buffer, response_size, DEVICE_ID,
 8001a90:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001a94:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	7a9b      	ldrb	r3, [r3, #10]
 8001a9c:	f507 711e 	add.w	r1, r7, #632	@ 0x278
 8001aa0:	f5a1 701e 	sub.w	r0, r1, #632	@ 0x278
 8001aa4:	2101      	movs	r1, #1
 8001aa6:	9102      	str	r1, [sp, #8]
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	9101      	str	r1, [sp, #4]
 8001aac:	9300      	str	r3, [sp, #0]
 8001aae:	4613      	mov	r3, r2
 8001ab0:	4a4b      	ldr	r2, [pc, #300]	@ (8001be0 <parse_frame+0x838>)
 8001ab2:	f8d7 1288 	ldr.w	r1, [r7, #648]	@ 0x288
 8001ab6:	6800      	ldr	r0, [r0, #0]
 8001ab8:	f000 f9c2 	bl	8001e40 <build_response_frame>
		}
		return PARSE_CMD_ERROR;
 8001abc:	2307      	movs	r3, #7
 8001abe:	e0ff      	b.n	8001cc0 <parse_frame+0x918>
	}

	uint8_t expected_param_len = get_command_param_len(cmd);
 8001ac0:	f997 324d 	ldrsb.w	r3, [r7, #589]	@ 0x24d
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff fc3b 	bl	8001340 <get_command_param_len>
 8001aca:	4603      	mov	r3, r0
 8001acc:	f887 324c 	strb.w	r3, [r7, #588]	@ 0x24c

	if (expected_param_len == 0) {
 8001ad0:	f897 324c 	ldrb.w	r3, [r7, #588]	@ 0x24c
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d13d      	bne.n	8001b54 <parse_frame+0x7ac>
		if (frame->data_len != cmd_name_len) {
 8001ad8:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001adc:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	891b      	ldrh	r3, [r3, #8]
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d07a      	beq.n	8001be4 <parse_frame+0x83c>
			if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001aee:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001af2:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d029      	beq.n	8001b50 <parse_frame+0x7a8>
 8001afc:	f8d7 3288 	ldr.w	r3, [r7, #648]	@ 0x288
 8001b00:	2bff      	cmp	r3, #255	@ 0xff
 8001b02:	d925      	bls.n	8001b50 <parse_frame+0x7a8>
					&& is_valid_sender(frame->sender)) {
 8001b04:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001b08:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff f9de 	bl	8000ed0 <is_valid_sender>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d01a      	beq.n	8001b50 <parse_frame+0x7a8>
				build_response_frame(response_buffer, response_size,
				DEVICE_ID, frame->sender, frame->frame_id, NULL, WRCMD);
 8001b1a:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001b1e:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001b22:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size,
 8001b24:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001b28:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	7a9b      	ldrb	r3, [r3, #10]
 8001b30:	f507 711e 	add.w	r1, r7, #632	@ 0x278
 8001b34:	f5a1 701e 	sub.w	r0, r1, #632	@ 0x278
 8001b38:	2101      	movs	r1, #1
 8001b3a:	9102      	str	r1, [sp, #8]
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	9101      	str	r1, [sp, #4]
 8001b40:	9300      	str	r3, [sp, #0]
 8001b42:	4613      	mov	r3, r2
 8001b44:	4a26      	ldr	r2, [pc, #152]	@ (8001be0 <parse_frame+0x838>)
 8001b46:	f8d7 1288 	ldr.w	r1, [r7, #648]	@ 0x288
 8001b4a:	6800      	ldr	r0, [r0, #0]
 8001b4c:	f000 f978 	bl	8001e40 <build_response_frame>
			}
			return PARSE_CMD_ERROR;
 8001b50:	2307      	movs	r3, #7
 8001b52:	e0b5      	b.n	8001cc0 <parse_frame+0x918>
		}
	} else {
		size_t expected_total_len = cmd_name_len + expected_param_len;
 8001b54:	f897 324c 	ldrb.w	r3, [r7, #588]	@ 0x24c
 8001b58:	f8d7 2264 	ldr.w	r2, [r7, #612]	@ 0x264
 8001b5c:	4413      	add	r3, r2
 8001b5e:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248
		if (frame->data_len != expected_total_len) {
 8001b62:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001b66:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	891b      	ldrh	r3, [r3, #8]
 8001b6e:	461a      	mov	r2, r3
 8001b70:	f8d7 3248 	ldr.w	r3, [r7, #584]	@ 0x248
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d035      	beq.n	8001be4 <parse_frame+0x83c>
			if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001b78:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001b7c:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d029      	beq.n	8001bda <parse_frame+0x832>
 8001b86:	f8d7 3288 	ldr.w	r3, [r7, #648]	@ 0x288
 8001b8a:	2bff      	cmp	r3, #255	@ 0xff
 8001b8c:	d925      	bls.n	8001bda <parse_frame+0x832>
					&& is_valid_sender(frame->sender)) {
 8001b8e:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001b92:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff f999 	bl	8000ed0 <is_valid_sender>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d01a      	beq.n	8001bda <parse_frame+0x832>
				build_response_frame(response_buffer, response_size,
				DEVICE_ID, frame->sender, frame->frame_id, NULL, WRLEN);
 8001ba4:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001ba8:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001bac:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size,
 8001bae:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001bb2:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	7a9b      	ldrb	r3, [r3, #10]
 8001bba:	f507 711e 	add.w	r1, r7, #632	@ 0x278
 8001bbe:	f5a1 701e 	sub.w	r0, r1, #632	@ 0x278
 8001bc2:	2102      	movs	r1, #2
 8001bc4:	9102      	str	r1, [sp, #8]
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	9101      	str	r1, [sp, #4]
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	4a04      	ldr	r2, [pc, #16]	@ (8001be0 <parse_frame+0x838>)
 8001bd0:	f8d7 1288 	ldr.w	r1, [r7, #648]	@ 0x288
 8001bd4:	6800      	ldr	r0, [r0, #0]
 8001bd6:	f000 f933 	bl	8001e40 <build_response_frame>
			}
			return PARSE_LENGTH_MISMATCH;
 8001bda:	2305      	movs	r3, #5
 8001bdc:	e070      	b.n	8001cc0 <parse_frame+0x918>
 8001bde:	bf00      	nop
 8001be0:	08009f30 	.word	0x08009f30
		}
	}

	frame->command = cmd;
 8001be4:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001be8:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f897 224d 	ldrb.w	r2, [r7, #589]	@ 0x24d
 8001bf2:	f883 220c 	strb.w	r2, [r3, #524]	@ 0x20c

	frame->params_len = 0;
 8001bf6:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001bfa:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2200      	movs	r2, #0
 8001c02:	f883 230e 	strb.w	r2, [r3, #782]	@ 0x30e
	frame->params[0] = '\0';
 8001c06:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001c0a:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2200      	movs	r2, #0
 8001c12:	f883 220d 	strb.w	r2, [r3, #525]	@ 0x20d
	if (expected_param_len > 0) {
 8001c16:	f897 324c 	ldrb.w	r3, [r7, #588]	@ 0x24c
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d04f      	beq.n	8001cbe <parse_frame+0x916>
		if (cmd_name_len < frame->data_len) {
 8001c1e:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001c22:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	891b      	ldrh	r3, [r3, #8]
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d244      	bcs.n	8001cbe <parse_frame+0x916>
			size_t param_start = cmd_name_len;
 8001c34:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 8001c38:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
			size_t param_len = frame->data_len - cmd_name_len;
 8001c3c:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001c40:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	891b      	ldrh	r3, [r3, #8]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
			if (param_len > MAX_PAYLOAD_LEN) {
 8001c54:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8001c58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c5c:	d903      	bls.n	8001c66 <parse_frame+0x8be>
				param_len = MAX_PAYLOAD_LEN;
 8001c5e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c62:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
			}
			memcpy(frame->params, &frame->data[param_start], param_len);
 8001c66:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001c6a:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f203 200d 	addw	r0, r3, #525	@ 0x20d
 8001c74:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001c78:	f5a3 721d 	sub.w	r2, r3, #628	@ 0x274
 8001c7c:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8001c80:	3308      	adds	r3, #8
 8001c82:	6812      	ldr	r2, [r2, #0]
 8001c84:	4413      	add	r3, r2
 8001c86:	3303      	adds	r3, #3
 8001c88:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	f007 fcb1 	bl	80095f4 <memcpy>
			frame->params[param_len] = '\0';
 8001c92:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001c96:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8001ca0:	4413      	add	r3, r2
 8001ca2:	f203 230d 	addw	r3, r3, #525	@ 0x20d
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	701a      	strb	r2, [r3, #0]
			frame->params_len = param_len;
 8001caa:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8001cae:	b2da      	uxtb	r2, r3
 8001cb0:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001cb4:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f883 230e 	strb.w	r2, [r3, #782]	@ 0x30e
		}
	}
	return PARSE_OK;
 8001cbe:	2300      	movs	r3, #0
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f507 771f 	add.w	r7, r7, #636	@ 0x27c
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd90      	pop	{r4, r7, pc}
 8001cca:	bf00      	nop

08001ccc <calculate_frame_crc>:


uint16_t calculate_frame_crc(const Frame *frame) {
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	f5ad 6d87 	sub.w	sp, sp, #1080	@ 0x438
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8001cd8:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8001cdc:	6018      	str	r0, [r3, #0]
	if (!frame)
 8001cde:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8001ce2:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d101      	bne.n	8001cf0 <calculate_frame_crc+0x24>
		return 0;
 8001cec:	2300      	movs	r3, #0
 8001cee:	e09d      	b.n	8001e2c <calculate_frame_crc+0x160>

	char crc_buffer[MAX_FRAME_LEN];
	size_t pos = 0;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	memcpy(&crc_buffer[pos], frame->sender, FIELD_ADDR_LEN);
 8001cf6:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001cfa:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001cfe:	18d0      	adds	r0, r2, r3
 8001d00:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8001d04:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	2203      	movs	r2, #3
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	f007 fc71 	bl	80095f4 <memcpy>
	pos += FIELD_ADDR_LEN;
 8001d12:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001d16:	3303      	adds	r3, #3
 8001d18:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	memcpy(&crc_buffer[pos], frame->receiver, FIELD_ADDR_LEN);
 8001d1c:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001d20:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001d24:	18d0      	adds	r0, r2, r3
 8001d26:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8001d2a:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	3304      	adds	r3, #4
 8001d32:	2203      	movs	r2, #3
 8001d34:	4619      	mov	r1, r3
 8001d36:	f007 fc5d 	bl	80095f4 <memcpy>
	pos += FIELD_ADDR_LEN;
 8001d3a:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001d3e:	3303      	adds	r3, #3
 8001d40:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	char len_str[4];
	int hex_data_len = frame->data_len * 2;
 8001d44:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8001d48:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	891b      	ldrh	r3, [r3, #8]
 8001d50:	005b      	lsls	r3, r3, #1
 8001d52:	f8c7 3430 	str.w	r3, [r7, #1072]	@ 0x430
	sprintf(len_str, "%03d", hex_data_len);
 8001d56:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8001d5a:	f8d7 2430 	ldr.w	r2, [r7, #1072]	@ 0x430
 8001d5e:	4936      	ldr	r1, [pc, #216]	@ (8001e38 <calculate_frame_crc+0x16c>)
 8001d60:	4618      	mov	r0, r3
 8001d62:	f007 fbbd 	bl	80094e0 <siprintf>
	memcpy(&crc_buffer[pos], len_str, FIELD_DATA_LEN);
 8001d66:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001d6a:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001d6e:	4413      	add	r3, r2
 8001d70:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8001d74:	2203      	movs	r2, #3
 8001d76:	4618      	mov	r0, r3
 8001d78:	f007 fc3c 	bl	80095f4 <memcpy>
	pos += FIELD_DATA_LEN;
 8001d7c:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001d80:	3303      	adds	r3, #3
 8001d82:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	char id_str[3];
	sprintf(id_str, "%02d", frame->frame_id);
 8001d86:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8001d8a:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	7a9b      	ldrb	r3, [r3, #10]
 8001d92:	461a      	mov	r2, r3
 8001d94:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001d98:	4928      	ldr	r1, [pc, #160]	@ (8001e3c <calculate_frame_crc+0x170>)
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f007 fba0 	bl	80094e0 <siprintf>
	memcpy(&crc_buffer[pos], id_str, FIELD_ID_LEN);
 8001da0:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001da4:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001da8:	4413      	add	r3, r2
 8001daa:	f507 6287 	add.w	r2, r7, #1080	@ 0x438
 8001dae:	f5a2 720a 	sub.w	r2, r2, #552	@ 0x228
 8001db2:	8812      	ldrh	r2, [r2, #0]
 8001db4:	801a      	strh	r2, [r3, #0]
	pos += FIELD_ID_LEN;
 8001db6:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001dba:	3302      	adds	r3, #2
 8001dbc:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	if (frame->data_len > 0) {
 8001dc0:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8001dc4:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	891b      	ldrh	r3, [r3, #8]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d025      	beq.n	8001e1c <calculate_frame_crc+0x150>
		char hex_data[MAX_PAYLOAD_LEN * 2 + 1];
		int hex_len = hex_encode_string(frame->data, hex_data,
 8001dd0:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8001dd4:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	330b      	adds	r3, #11
 8001ddc:	f107 010c 	add.w	r1, r7, #12
 8001de0:	f240 2201 	movw	r2, #513	@ 0x201
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff f9d1 	bl	800118c <hex_encode_string>
 8001dea:	f8c7 042c 	str.w	r0, [r7, #1068]	@ 0x42c
				sizeof(hex_data));
		if (hex_len > 0) {
 8001dee:	f8d7 342c 	ldr.w	r3, [r7, #1068]	@ 0x42c
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	dd12      	ble.n	8001e1c <calculate_frame_crc+0x150>
			memcpy(&crc_buffer[pos], hex_data, hex_len);
 8001df6:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001dfa:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001dfe:	4413      	add	r3, r2
 8001e00:	f8d7 242c 	ldr.w	r2, [r7, #1068]	@ 0x42c
 8001e04:	f107 010c 	add.w	r1, r7, #12
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f007 fbf3 	bl	80095f4 <memcpy>
			pos += hex_len;
 8001e0e:	f8d7 342c 	ldr.w	r3, [r7, #1068]	@ 0x42c
 8001e12:	f8d7 2434 	ldr.w	r2, [r7, #1076]	@ 0x434
 8001e16:	4413      	add	r3, r2
 8001e18:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
		}
	}

	return crc16_ccitt((const uint8_t*) crc_buffer, pos);
 8001e1c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001e20:	f8d7 1434 	ldr.w	r1, [r7, #1076]	@ 0x434
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7fe fd65 	bl	80008f4 <crc16_ccitt>
 8001e2a:	4603      	mov	r3, r0
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f507 6787 	add.w	r7, r7, #1080	@ 0x438
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	08009f3c 	.word	0x08009f3c
 8001e3c:	08009f44 	.word	0x08009f44

08001e40 <build_response_frame>:

uint8_t build_response_frame(char *buffer, size_t buffer_size, const char *sender,
		const char *receiver, uint8_t frame_id, const char *response_data,
		ErrorCode error) {
 8001e40:	b590      	push	{r4, r7, lr}
 8001e42:	f2ad 5d4c 	subw	sp, sp, #1356	@ 0x54c
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	f507 64a9 	add.w	r4, r7, #1352	@ 0x548
 8001e4c:	f2a4 543c 	subw	r4, r4, #1340	@ 0x53c
 8001e50:	6020      	str	r0, [r4, #0]
 8001e52:	f507 60a9 	add.w	r0, r7, #1352	@ 0x548
 8001e56:	f5a0 60a8 	sub.w	r0, r0, #1344	@ 0x540
 8001e5a:	6001      	str	r1, [r0, #0]
 8001e5c:	f507 61a9 	add.w	r1, r7, #1352	@ 0x548
 8001e60:	f2a1 5144 	subw	r1, r1, #1348	@ 0x544
 8001e64:	600a      	str	r2, [r1, #0]
 8001e66:	f507 62a9 	add.w	r2, r7, #1352	@ 0x548
 8001e6a:	f5a2 62a9 	sub.w	r2, r2, #1352	@ 0x548
 8001e6e:	6013      	str	r3, [r2, #0]
	if (!buffer || !sender || buffer_size < MIN_FRAME_LEN) {
 8001e70:	f507 63a9 	add.w	r3, r7, #1352	@ 0x548
 8001e74:	f2a3 533c 	subw	r3, r3, #1340	@ 0x53c
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d00d      	beq.n	8001e9a <build_response_frame+0x5a>
 8001e7e:	f507 63a9 	add.w	r3, r7, #1352	@ 0x548
 8001e82:	f2a3 5344 	subw	r3, r3, #1348	@ 0x544
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d006      	beq.n	8001e9a <build_response_frame+0x5a>
 8001e8c:	f507 63a9 	add.w	r3, r7, #1352	@ 0x548
 8001e90:	f5a3 63a8 	sub.w	r3, r3, #1344	@ 0x540
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2b10      	cmp	r3, #16
 8001e98:	d801      	bhi.n	8001e9e <build_response_frame+0x5e>
		return 0;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	e1a3      	b.n	80021e6 <build_response_frame+0x3a6>
	}

	char raw_data[MAX_PAYLOAD_LEN];

	if (response_data != NULL) {
 8001e9e:	f8d7 355c 	ldr.w	r3, [r7, #1372]	@ 0x55c
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d00f      	beq.n	8001ec6 <build_response_frame+0x86>
		strncpy(raw_data, response_data, sizeof(raw_data) - 1);
 8001ea6:	f207 432c 	addw	r3, r7, #1068	@ 0x42c
 8001eaa:	22ff      	movs	r2, #255	@ 0xff
 8001eac:	f8d7 155c 	ldr.w	r1, [r7, #1372]	@ 0x55c
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f007 fb5f 	bl	8009574 <strncpy>
		raw_data[sizeof(raw_data) - 1] = '\0';
 8001eb6:	f507 63a9 	add.w	r3, r7, #1352	@ 0x548
 8001eba:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
 8001ec4:	e051      	b.n	8001f6a <build_response_frame+0x12a>
	} else {
		switch (error) {
 8001ec6:	f897 3560 	ldrb.w	r3, [r7, #1376]	@ 0x560
 8001eca:	2b05      	cmp	r3, #5
 8001ecc:	d83e      	bhi.n	8001f4c <build_response_frame+0x10c>
 8001ece:	a201      	add	r2, pc, #4	@ (adr r2, 8001ed4 <build_response_frame+0x94>)
 8001ed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ed4:	08001eed 	.word	0x08001eed
 8001ed8:	08001efd 	.word	0x08001efd
 8001edc:	08001f0d 	.word	0x08001f0d
 8001ee0:	08001f1d 	.word	0x08001f1d
 8001ee4:	08001f2d 	.word	0x08001f2d
 8001ee8:	08001f3d 	.word	0x08001f3d
		case WRCHSUM:
			strncpy(raw_data, WRCHSUM_STR, sizeof(raw_data) - 1);
 8001eec:	f207 432c 	addw	r3, r7, #1068	@ 0x42c
 8001ef0:	22ff      	movs	r2, #255	@ 0xff
 8001ef2:	49bf      	ldr	r1, [pc, #764]	@ (80021f0 <build_response_frame+0x3b0>)
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f007 fb3d 	bl	8009574 <strncpy>
			break;
 8001efa:	e02f      	b.n	8001f5c <build_response_frame+0x11c>
		case WRCMD:
			strncpy(raw_data, WRCMD_STR, sizeof(raw_data) - 1);
 8001efc:	f207 432c 	addw	r3, r7, #1068	@ 0x42c
 8001f00:	22ff      	movs	r2, #255	@ 0xff
 8001f02:	49bc      	ldr	r1, [pc, #752]	@ (80021f4 <build_response_frame+0x3b4>)
 8001f04:	4618      	mov	r0, r3
 8001f06:	f007 fb35 	bl	8009574 <strncpy>
			break;
 8001f0a:	e027      	b.n	8001f5c <build_response_frame+0x11c>
		case WRLEN:
			strncpy(raw_data, WRLEN_STR, sizeof(raw_data) - 1);
 8001f0c:	f207 432c 	addw	r3, r7, #1068	@ 0x42c
 8001f10:	22ff      	movs	r2, #255	@ 0xff
 8001f12:	49b9      	ldr	r1, [pc, #740]	@ (80021f8 <build_response_frame+0x3b8>)
 8001f14:	4618      	mov	r0, r3
 8001f16:	f007 fb2d 	bl	8009574 <strncpy>
			break;
 8001f1a:	e01f      	b.n	8001f5c <build_response_frame+0x11c>
		case WRPOS:
			strncpy(raw_data, WRPOS_STR, sizeof(raw_data) - 1);
 8001f1c:	f207 432c 	addw	r3, r7, #1068	@ 0x42c
 8001f20:	22ff      	movs	r2, #255	@ 0xff
 8001f22:	49b6      	ldr	r1, [pc, #728]	@ (80021fc <build_response_frame+0x3bc>)
 8001f24:	4618      	mov	r0, r3
 8001f26:	f007 fb25 	bl	8009574 <strncpy>
			break;
 8001f2a:	e017      	b.n	8001f5c <build_response_frame+0x11c>
		case WRFRM:
			strncpy(raw_data, WRFRM_STR, sizeof(raw_data) - 1);
 8001f2c:	f207 432c 	addw	r3, r7, #1068	@ 0x42c
 8001f30:	22ff      	movs	r2, #255	@ 0xff
 8001f32:	49b3      	ldr	r1, [pc, #716]	@ (8002200 <build_response_frame+0x3c0>)
 8001f34:	4618      	mov	r0, r3
 8001f36:	f007 fb1d 	bl	8009574 <strncpy>
			break;
 8001f3a:	e00f      	b.n	8001f5c <build_response_frame+0x11c>
		case WRTIME:
			strncpy(raw_data, WRTIME_STR, sizeof(raw_data) - 1);
 8001f3c:	f207 432c 	addw	r3, r7, #1068	@ 0x42c
 8001f40:	22ff      	movs	r2, #255	@ 0xff
 8001f42:	49b0      	ldr	r1, [pc, #704]	@ (8002204 <build_response_frame+0x3c4>)
 8001f44:	4618      	mov	r0, r3
 8001f46:	f007 fb15 	bl	8009574 <strncpy>
			break;
 8001f4a:	e007      	b.n	8001f5c <build_response_frame+0x11c>
		default:
			strncpy(raw_data, WRFRM_STR, sizeof(raw_data) - 1);
 8001f4c:	f207 432c 	addw	r3, r7, #1068	@ 0x42c
 8001f50:	22ff      	movs	r2, #255	@ 0xff
 8001f52:	49ab      	ldr	r1, [pc, #684]	@ (8002200 <build_response_frame+0x3c0>)
 8001f54:	4618      	mov	r0, r3
 8001f56:	f007 fb0d 	bl	8009574 <strncpy>
			break;
 8001f5a:	bf00      	nop
		}
		raw_data[sizeof(raw_data) - 1] = '\0';
 8001f5c:	f507 63a9 	add.w	r3, r7, #1352	@ 0x548
 8001f60:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001f64:	2200      	movs	r2, #0
 8001f66:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
	}

	char hex_data[MAX_PAYLOAD_LEN * 2 + 1];
	int hex_len = hex_encode_string(raw_data, hex_data, sizeof(hex_data));
 8001f6a:	f507 710a 	add.w	r1, r7, #552	@ 0x228
 8001f6e:	f207 432c 	addw	r3, r7, #1068	@ 0x42c
 8001f72:	f240 2201 	movw	r2, #513	@ 0x201
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7ff f908 	bl	800118c <hex_encode_string>
 8001f7c:	f8c7 0544 	str.w	r0, [r7, #1348]	@ 0x544
	if (hex_len < 0) {
 8001f80:	f8d7 3544 	ldr.w	r3, [r7, #1348]	@ 0x544
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	da01      	bge.n	8001f8c <build_response_frame+0x14c>
		return 0;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	e12c      	b.n	80021e6 <build_response_frame+0x3a6>
	}

	const char *data = hex_data;
 8001f8c:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8001f90:	f8c7 3540 	str.w	r3, [r7, #1344]	@ 0x540
	size_t data_len = hex_len;
 8001f94:	f8d7 3544 	ldr.w	r3, [r7, #1348]	@ 0x544
 8001f98:	f8c7 353c 	str.w	r3, [r7, #1340]	@ 0x53c

	size_t total_len = FIELD_START_LEN + FIELD_ADDR_LEN + FIELD_ADDR_LEN
 8001f9c:	f8d7 353c 	ldr.w	r3, [r7, #1340]	@ 0x53c
 8001fa0:	3311      	adds	r3, #17
 8001fa2:	f8c7 3538 	str.w	r3, [r7, #1336]	@ 0x538
			+ FIELD_DATA_LEN +
			FIELD_ID_LEN + data_len + FIELD_CRC_LEN + FIELD_END_LEN;
	if (total_len > buffer_size) {
 8001fa6:	f507 63a9 	add.w	r3, r7, #1352	@ 0x548
 8001faa:	f5a3 63a8 	sub.w	r3, r3, #1344	@ 0x540
 8001fae:	f8d7 2538 	ldr.w	r2, [r7, #1336]	@ 0x538
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d901      	bls.n	8001fbc <build_response_frame+0x17c>
		return 0;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	e114      	b.n	80021e6 <build_response_frame+0x3a6>
	}

	size_t pos = 0;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	f8c7 3534 	str.w	r3, [r7, #1332]	@ 0x534

	buffer[pos++] = PROTOCOL_START_BYTE;
 8001fc2:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 8001fc6:	1c5a      	adds	r2, r3, #1
 8001fc8:	f8c7 2534 	str.w	r2, [r7, #1332]	@ 0x534
 8001fcc:	f507 62a9 	add.w	r2, r7, #1352	@ 0x548
 8001fd0:	f2a2 523c 	subw	r2, r2, #1340	@ 0x53c
 8001fd4:	6812      	ldr	r2, [r2, #0]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	2226      	movs	r2, #38	@ 0x26
 8001fda:	701a      	strb	r2, [r3, #0]

	memcpy(&buffer[pos], sender, FIELD_ADDR_LEN);
 8001fdc:	f507 63a9 	add.w	r3, r7, #1352	@ 0x548
 8001fe0:	f2a3 533c 	subw	r3, r3, #1340	@ 0x53c
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 8001fea:	18d0      	adds	r0, r2, r3
 8001fec:	f507 63a9 	add.w	r3, r7, #1352	@ 0x548
 8001ff0:	f2a3 5344 	subw	r3, r3, #1348	@ 0x544
 8001ff4:	2203      	movs	r2, #3
 8001ff6:	6819      	ldr	r1, [r3, #0]
 8001ff8:	f007 fafc 	bl	80095f4 <memcpy>
	pos += FIELD_ADDR_LEN;
 8001ffc:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 8002000:	3303      	adds	r3, #3
 8002002:	f8c7 3534 	str.w	r3, [r7, #1332]	@ 0x534

	memcpy(&buffer[pos], receiver, FIELD_ADDR_LEN);
 8002006:	f507 63a9 	add.w	r3, r7, #1352	@ 0x548
 800200a:	f2a3 533c 	subw	r3, r3, #1340	@ 0x53c
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 8002014:	18d0      	adds	r0, r2, r3
 8002016:	f507 63a9 	add.w	r3, r7, #1352	@ 0x548
 800201a:	f5a3 63a9 	sub.w	r3, r3, #1352	@ 0x548
 800201e:	2203      	movs	r2, #3
 8002020:	6819      	ldr	r1, [r3, #0]
 8002022:	f007 fae7 	bl	80095f4 <memcpy>
	pos += FIELD_ADDR_LEN;
 8002026:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 800202a:	3303      	adds	r3, #3
 800202c:	f8c7 3534 	str.w	r3, [r7, #1332]	@ 0x534

	char len_str[4];
	sprintf(len_str, "%03d", data_len);
 8002030:	f507 7309 	add.w	r3, r7, #548	@ 0x224
 8002034:	f8d7 253c 	ldr.w	r2, [r7, #1340]	@ 0x53c
 8002038:	4973      	ldr	r1, [pc, #460]	@ (8002208 <build_response_frame+0x3c8>)
 800203a:	4618      	mov	r0, r3
 800203c:	f007 fa50 	bl	80094e0 <siprintf>
	memcpy(&buffer[pos], len_str, FIELD_DATA_LEN);
 8002040:	f507 63a9 	add.w	r3, r7, #1352	@ 0x548
 8002044:	f2a3 533c 	subw	r3, r3, #1340	@ 0x53c
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 800204e:	4413      	add	r3, r2
 8002050:	f507 7109 	add.w	r1, r7, #548	@ 0x224
 8002054:	2203      	movs	r2, #3
 8002056:	4618      	mov	r0, r3
 8002058:	f007 facc 	bl	80095f4 <memcpy>
	pos += FIELD_DATA_LEN;
 800205c:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 8002060:	3303      	adds	r3, #3
 8002062:	f8c7 3534 	str.w	r3, [r7, #1332]	@ 0x534

	char id_str[3];
	sprintf(id_str, "%02d", frame_id);
 8002066:	f897 2558 	ldrb.w	r2, [r7, #1368]	@ 0x558
 800206a:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800206e:	4967      	ldr	r1, [pc, #412]	@ (800220c <build_response_frame+0x3cc>)
 8002070:	4618      	mov	r0, r3
 8002072:	f007 fa35 	bl	80094e0 <siprintf>
	memcpy(&buffer[pos], id_str, FIELD_ID_LEN);
 8002076:	f507 63a9 	add.w	r3, r7, #1352	@ 0x548
 800207a:	f2a3 533c 	subw	r3, r3, #1340	@ 0x53c
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 8002084:	4413      	add	r3, r2
 8002086:	f507 62a9 	add.w	r2, r7, #1352	@ 0x548
 800208a:	f5a2 724a 	sub.w	r2, r2, #808	@ 0x328
 800208e:	8812      	ldrh	r2, [r2, #0]
 8002090:	801a      	strh	r2, [r3, #0]
	pos += FIELD_ID_LEN;
 8002092:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 8002096:	3302      	adds	r3, #2
 8002098:	f8c7 3534 	str.w	r3, [r7, #1332]	@ 0x534

	memcpy(&buffer[pos], data, data_len);
 800209c:	f507 63a9 	add.w	r3, r7, #1352	@ 0x548
 80020a0:	f2a3 533c 	subw	r3, r3, #1340	@ 0x53c
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 80020aa:	4413      	add	r3, r2
 80020ac:	f8d7 253c 	ldr.w	r2, [r7, #1340]	@ 0x53c
 80020b0:	f8d7 1540 	ldr.w	r1, [r7, #1344]	@ 0x540
 80020b4:	4618      	mov	r0, r3
 80020b6:	f007 fa9d 	bl	80095f4 <memcpy>
	pos += data_len;
 80020ba:	f8d7 2534 	ldr.w	r2, [r7, #1332]	@ 0x534
 80020be:	f8d7 353c 	ldr.w	r3, [r7, #1340]	@ 0x53c
 80020c2:	4413      	add	r3, r2
 80020c4:	f8c7 3534 	str.w	r3, [r7, #1332]	@ 0x534

	//Bez poczatku i konca ramki
	char crc_buffer[MAX_FRAME_LEN - 2];
	size_t crc_pos = 0;
 80020c8:	2300      	movs	r3, #0
 80020ca:	f8c7 3530 	str.w	r3, [r7, #1328]	@ 0x530

	memcpy(&crc_buffer[crc_pos], sender, FIELD_ADDR_LEN);
 80020ce:	f107 0210 	add.w	r2, r7, #16
 80020d2:	f8d7 3530 	ldr.w	r3, [r7, #1328]	@ 0x530
 80020d6:	18d0      	adds	r0, r2, r3
 80020d8:	f507 63a9 	add.w	r3, r7, #1352	@ 0x548
 80020dc:	f2a3 5344 	subw	r3, r3, #1348	@ 0x544
 80020e0:	2203      	movs	r2, #3
 80020e2:	6819      	ldr	r1, [r3, #0]
 80020e4:	f007 fa86 	bl	80095f4 <memcpy>
	crc_pos += FIELD_ADDR_LEN;
 80020e8:	f8d7 3530 	ldr.w	r3, [r7, #1328]	@ 0x530
 80020ec:	3303      	adds	r3, #3
 80020ee:	f8c7 3530 	str.w	r3, [r7, #1328]	@ 0x530
	memcpy(&crc_buffer[crc_pos], receiver, FIELD_ADDR_LEN);
 80020f2:	f107 0210 	add.w	r2, r7, #16
 80020f6:	f8d7 3530 	ldr.w	r3, [r7, #1328]	@ 0x530
 80020fa:	18d0      	adds	r0, r2, r3
 80020fc:	f507 63a9 	add.w	r3, r7, #1352	@ 0x548
 8002100:	f5a3 63a9 	sub.w	r3, r3, #1352	@ 0x548
 8002104:	2203      	movs	r2, #3
 8002106:	6819      	ldr	r1, [r3, #0]
 8002108:	f007 fa74 	bl	80095f4 <memcpy>
	crc_pos += FIELD_ADDR_LEN;
 800210c:	f8d7 3530 	ldr.w	r3, [r7, #1328]	@ 0x530
 8002110:	3303      	adds	r3, #3
 8002112:	f8c7 3530 	str.w	r3, [r7, #1328]	@ 0x530
	memcpy(&crc_buffer[crc_pos], len_str, FIELD_DATA_LEN);
 8002116:	f107 0210 	add.w	r2, r7, #16
 800211a:	f8d7 3530 	ldr.w	r3, [r7, #1328]	@ 0x530
 800211e:	4413      	add	r3, r2
 8002120:	f507 7109 	add.w	r1, r7, #548	@ 0x224
 8002124:	2203      	movs	r2, #3
 8002126:	4618      	mov	r0, r3
 8002128:	f007 fa64 	bl	80095f4 <memcpy>
	crc_pos += FIELD_DATA_LEN;
 800212c:	f8d7 3530 	ldr.w	r3, [r7, #1328]	@ 0x530
 8002130:	3303      	adds	r3, #3
 8002132:	f8c7 3530 	str.w	r3, [r7, #1328]	@ 0x530
	memcpy(&crc_buffer[crc_pos], id_str, FIELD_ID_LEN);
 8002136:	f107 0210 	add.w	r2, r7, #16
 800213a:	f8d7 3530 	ldr.w	r3, [r7, #1328]	@ 0x530
 800213e:	4413      	add	r3, r2
 8002140:	f507 62a9 	add.w	r2, r7, #1352	@ 0x548
 8002144:	f5a2 724a 	sub.w	r2, r2, #808	@ 0x328
 8002148:	8812      	ldrh	r2, [r2, #0]
 800214a:	801a      	strh	r2, [r3, #0]
	crc_pos += FIELD_ID_LEN;
 800214c:	f8d7 3530 	ldr.w	r3, [r7, #1328]	@ 0x530
 8002150:	3302      	adds	r3, #2
 8002152:	f8c7 3530 	str.w	r3, [r7, #1328]	@ 0x530
	memcpy(&crc_buffer[crc_pos], data, data_len);
 8002156:	f107 0210 	add.w	r2, r7, #16
 800215a:	f8d7 3530 	ldr.w	r3, [r7, #1328]	@ 0x530
 800215e:	4413      	add	r3, r2
 8002160:	f8d7 253c 	ldr.w	r2, [r7, #1340]	@ 0x53c
 8002164:	f8d7 1540 	ldr.w	r1, [r7, #1344]	@ 0x540
 8002168:	4618      	mov	r0, r3
 800216a:	f007 fa43 	bl	80095f4 <memcpy>
	crc_pos += data_len;
 800216e:	f8d7 2530 	ldr.w	r2, [r7, #1328]	@ 0x530
 8002172:	f8d7 353c 	ldr.w	r3, [r7, #1340]	@ 0x53c
 8002176:	4413      	add	r3, r2
 8002178:	f8c7 3530 	str.w	r3, [r7, #1328]	@ 0x530

	uint16_t crc = crc16_ccitt((const uint8_t*) crc_buffer, crc_pos);
 800217c:	f107 0310 	add.w	r3, r7, #16
 8002180:	f8d7 1530 	ldr.w	r1, [r7, #1328]	@ 0x530
 8002184:	4618      	mov	r0, r3
 8002186:	f7fe fbb5 	bl	80008f4 <crc16_ccitt>
 800218a:	4603      	mov	r3, r0
 800218c:	f8a7 352e 	strh.w	r3, [r7, #1326]	@ 0x52e

	sprintf(&buffer[pos], "%04X", crc);
 8002190:	f507 63a9 	add.w	r3, r7, #1352	@ 0x548
 8002194:	f2a3 533c 	subw	r3, r3, #1340	@ 0x53c
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 800219e:	4413      	add	r3, r2
 80021a0:	f8b7 252e 	ldrh.w	r2, [r7, #1326]	@ 0x52e
 80021a4:	491a      	ldr	r1, [pc, #104]	@ (8002210 <build_response_frame+0x3d0>)
 80021a6:	4618      	mov	r0, r3
 80021a8:	f007 f99a 	bl	80094e0 <siprintf>
	pos += FIELD_CRC_LEN;
 80021ac:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 80021b0:	3304      	adds	r3, #4
 80021b2:	f8c7 3534 	str.w	r3, [r7, #1332]	@ 0x534

	buffer[pos++] = PROTOCOL_END_BYTE;
 80021b6:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 80021ba:	1c5a      	adds	r2, r3, #1
 80021bc:	f8c7 2534 	str.w	r2, [r7, #1332]	@ 0x534
 80021c0:	f507 62a9 	add.w	r2, r7, #1352	@ 0x548
 80021c4:	f2a2 523c 	subw	r2, r2, #1340	@ 0x53c
 80021c8:	6812      	ldr	r2, [r2, #0]
 80021ca:	4413      	add	r3, r2
 80021cc:	222a      	movs	r2, #42	@ 0x2a
 80021ce:	701a      	strb	r2, [r3, #0]

	buffer[pos] = '\0';
 80021d0:	f507 63a9 	add.w	r3, r7, #1352	@ 0x548
 80021d4:	f2a3 533c 	subw	r3, r3, #1340	@ 0x53c
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	f8d7 3534 	ldr.w	r3, [r7, #1332]	@ 0x534
 80021de:	4413      	add	r3, r2
 80021e0:	2200      	movs	r2, #0
 80021e2:	701a      	strb	r2, [r3, #0]

	return 1;
 80021e4:	2301      	movs	r3, #1
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	f207 574c 	addw	r7, r7, #1356	@ 0x54c
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd90      	pop	{r4, r7, pc}
 80021f0:	08009f4c 	.word	0x08009f4c
 80021f4:	08009f54 	.word	0x08009f54
 80021f8:	08009f5c 	.word	0x08009f5c
 80021fc:	08009f64 	.word	0x08009f64
 8002200:	08009f6c 	.word	0x08009f6c
 8002204:	08009f74 	.word	0x08009f74
 8002208:	08009f3c 	.word	0x08009f3c
 800220c:	08009f44 	.word	0x08009f44
 8002210:	08009f7c 	.word	0x08009f7c

08002214 <process_received_frame>:


void process_received_frame(const char *buffer, uint16_t len) {
 8002214:	b590      	push	{r4, r7, lr}
 8002216:	f2ad 5d44 	subw	sp, sp, #1348	@ 0x544
 800221a:	af04      	add	r7, sp, #16
 800221c:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 8002220:	f2a3 532c 	subw	r3, r3, #1324	@ 0x52c
 8002224:	6018      	str	r0, [r3, #0]
 8002226:	460a      	mov	r2, r1
 8002228:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 800222c:	f2a3 532e 	subw	r3, r3, #1326	@ 0x52e
 8002230:	801a      	strh	r2, [r3, #0]
	Frame frame;
	char response[MAX_FRAME_LEN];
	ParseResult result = parse_frame(buffer, len, &frame, response,
 8002232:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 8002236:	f2a3 532e 	subw	r3, r3, #1326	@ 0x52e
 800223a:	8819      	ldrh	r1, [r3, #0]
 800223c:	f107 0308 	add.w	r3, r7, #8
 8002240:	f507 7207 	add.w	r2, r7, #540	@ 0x21c
 8002244:	f507 60a6 	add.w	r0, r7, #1328	@ 0x530
 8002248:	f2a0 502c 	subw	r0, r0, #1324	@ 0x52c
 800224c:	f240 2412 	movw	r4, #530	@ 0x212
 8002250:	9400      	str	r4, [sp, #0]
 8002252:	6800      	ldr	r0, [r0, #0]
 8002254:	f7ff f8a8 	bl	80013a8 <parse_frame>
 8002258:	4603      	mov	r3, r0
 800225a:	f887 352f 	strb.w	r3, [r7, #1327]	@ 0x52f
			sizeof(response));
	if (result == PARSE_OK) {
 800225e:	f897 352f 	ldrb.w	r3, [r7, #1327]	@ 0x52f
 8002262:	2b00      	cmp	r3, #0
 8002264:	d109      	bne.n	800227a <process_received_frame+0x66>
		process_command(&frame, response, sizeof(response));
 8002266:	f107 0108 	add.w	r1, r7, #8
 800226a:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 800226e:	f240 2212 	movw	r2, #530	@ 0x212
 8002272:	4618      	mov	r0, r3
 8002274:	f000 f9ca 	bl	800260c <process_command>
				UART_TX_FSend("%s", response);
			}
		}
	}
	//PARSE_TOO_SHORT, PARSE_WRONG_RECIPIENT, PARSE_FORBIDDEN_CHARS ingorowanie bez odpowiedzi
}
 8002278:	e06d      	b.n	8002356 <process_received_frame+0x142>
	} else if (result == PARSE_CRC_ERROR) {
 800227a:	f897 352f 	ldrb.w	r3, [r7, #1327]	@ 0x52f
 800227e:	2b06      	cmp	r3, #6
 8002280:	d10b      	bne.n	800229a <process_received_frame+0x86>
		if (strlen(response) > 0) {
 8002282:	f107 0308 	add.w	r3, r7, #8
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d064      	beq.n	8002356 <process_received_frame+0x142>
			UART_TX_FSend("%s", response);
 800228c:	f107 0308 	add.w	r3, r7, #8
 8002290:	4619      	mov	r1, r3
 8002292:	4833      	ldr	r0, [pc, #204]	@ (8002360 <process_received_frame+0x14c>)
 8002294:	f7fe f9f4 	bl	8000680 <UART_TX_FSend>
}
 8002298:	e05d      	b.n	8002356 <process_received_frame+0x142>
	} else if (result == PARSE_LENGTH_MISMATCH) {
 800229a:	f897 352f 	ldrb.w	r3, [r7, #1327]	@ 0x52f
 800229e:	2b05      	cmp	r3, #5
 80022a0:	d125      	bne.n	80022ee <process_received_frame+0xda>
		if (is_valid_sender(frame.sender)) {
 80022a2:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7fe fe12 	bl	8000ed0 <is_valid_sender>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d051      	beq.n	8002356 <process_received_frame+0x142>
			if (build_response_frame(response, sizeof(response), DEVICE_ID,
 80022b2:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 80022b6:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 80022ba:	7a9b      	ldrb	r3, [r3, #10]
 80022bc:	f507 7207 	add.w	r2, r7, #540	@ 0x21c
 80022c0:	f107 0008 	add.w	r0, r7, #8
 80022c4:	2102      	movs	r1, #2
 80022c6:	9102      	str	r1, [sp, #8]
 80022c8:	2100      	movs	r1, #0
 80022ca:	9101      	str	r1, [sp, #4]
 80022cc:	9300      	str	r3, [sp, #0]
 80022ce:	4613      	mov	r3, r2
 80022d0:	4a24      	ldr	r2, [pc, #144]	@ (8002364 <process_received_frame+0x150>)
 80022d2:	f240 2112 	movw	r1, #530	@ 0x212
 80022d6:	f7ff fdb3 	bl	8001e40 <build_response_frame>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d03a      	beq.n	8002356 <process_received_frame+0x142>
				UART_TX_FSend("%s", response);
 80022e0:	f107 0308 	add.w	r3, r7, #8
 80022e4:	4619      	mov	r1, r3
 80022e6:	481e      	ldr	r0, [pc, #120]	@ (8002360 <process_received_frame+0x14c>)
 80022e8:	f7fe f9ca 	bl	8000680 <UART_TX_FSend>
}
 80022ec:	e033      	b.n	8002356 <process_received_frame+0x142>
	} else if (result == PARSE_CMD_ERROR) {
 80022ee:	f897 352f 	ldrb.w	r3, [r7, #1327]	@ 0x52f
 80022f2:	2b07      	cmp	r3, #7
 80022f4:	d10b      	bne.n	800230e <process_received_frame+0xfa>
		if (strlen(response) > 0) {
 80022f6:	f107 0308 	add.w	r3, r7, #8
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d02a      	beq.n	8002356 <process_received_frame+0x142>
			UART_TX_FSend("%s", response);
 8002300:	f107 0308 	add.w	r3, r7, #8
 8002304:	4619      	mov	r1, r3
 8002306:	4816      	ldr	r0, [pc, #88]	@ (8002360 <process_received_frame+0x14c>)
 8002308:	f7fe f9ba 	bl	8000680 <UART_TX_FSend>
}
 800230c:	e023      	b.n	8002356 <process_received_frame+0x142>
	} else if (result == PARSE_INVALID_FORMAT) {
 800230e:	f897 352f 	ldrb.w	r3, [r7, #1327]	@ 0x52f
 8002312:	2b03      	cmp	r3, #3
 8002314:	d11f      	bne.n	8002356 <process_received_frame+0x142>
		if (is_valid_sender(frame.sender)) {
 8002316:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 800231a:	4618      	mov	r0, r3
 800231c:	f7fe fdd8 	bl	8000ed0 <is_valid_sender>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d017      	beq.n	8002356 <process_received_frame+0x142>
			if (build_response_frame(response, sizeof(response), DEVICE_ID,
 8002326:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 800232a:	f107 0008 	add.w	r0, r7, #8
 800232e:	2204      	movs	r2, #4
 8002330:	9202      	str	r2, [sp, #8]
 8002332:	2200      	movs	r2, #0
 8002334:	9201      	str	r2, [sp, #4]
 8002336:	2200      	movs	r2, #0
 8002338:	9200      	str	r2, [sp, #0]
 800233a:	4a0a      	ldr	r2, [pc, #40]	@ (8002364 <process_received_frame+0x150>)
 800233c:	f240 2112 	movw	r1, #530	@ 0x212
 8002340:	f7ff fd7e 	bl	8001e40 <build_response_frame>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d005      	beq.n	8002356 <process_received_frame+0x142>
				UART_TX_FSend("%s", response);
 800234a:	f107 0308 	add.w	r3, r7, #8
 800234e:	4619      	mov	r1, r3
 8002350:	4803      	ldr	r0, [pc, #12]	@ (8002360 <process_received_frame+0x14c>)
 8002352:	f7fe f995 	bl	8000680 <UART_TX_FSend>
}
 8002356:	bf00      	nop
 8002358:	f207 5734 	addw	r7, r7, #1332	@ 0x534
 800235c:	46bd      	mov	sp, r7
 800235e:	bd90      	pop	{r4, r7, pc}
 8002360:	08009f84 	.word	0x08009f84
 8002364:	08009f30 	.word	0x08009f30

08002368 <process_protocol_data>:


void process_protocol_data(void) {
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
	static size_t header_pos = 0;          // Pozycja w nagłówku
	static size_t data_pos = 0;            // Pozycja w danych
	static size_t crc_pos = 0;             // Pozycja w CRC

	// Przetwarza wszystkie dostępne znaki z bufora
	while (!UART_RX_IsEmpty()) {
 800236e:	e130      	b.n	80025d2 <process_protocol_data+0x26a>
		int16_t received_char = UART_RX_GetChar();
 8002370:	f7fe f960 	bl	8000634 <UART_RX_GetChar>
 8002374:	4603      	mov	r3, r0
 8002376:	80fb      	strh	r3, [r7, #6]
		if (received_char == -1) {
 8002378:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800237c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002380:	f000 812e 	beq.w	80025e0 <process_protocol_data+0x278>
			break; // Brak danych
		}

		char c = (char) received_char;
 8002384:	88fb      	ldrh	r3, [r7, #6]
 8002386:	717b      	strb	r3, [r7, #5]

		switch (state) {
 8002388:	4b98      	ldr	r3, [pc, #608]	@ (80025ec <process_protocol_data+0x284>)
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	2b03      	cmp	r3, #3
 800238e:	f200 8120 	bhi.w	80025d2 <process_protocol_data+0x26a>
 8002392:	a201      	add	r2, pc, #4	@ (adr r2, 8002398 <process_protocol_data+0x30>)
 8002394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002398:	080023a9 	.word	0x080023a9
 800239c:	080023d5 	.word	0x080023d5
 80023a0:	0800247d 	.word	0x0800247d
 80023a4:	08002509 	.word	0x08002509
		case STATE_IDLE:
			// Czekanie na znak startu &
			if (c == PROTOCOL_START_BYTE) {
 80023a8:	797b      	ldrb	r3, [r7, #5]
 80023aa:	2b26      	cmp	r3, #38	@ 0x26
 80023ac:	f040 810a 	bne.w	80025c4 <process_protocol_data+0x25c>
				buffer_pos = 0;
 80023b0:	4b8f      	ldr	r3, [pc, #572]	@ (80025f0 <process_protocol_data+0x288>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 80023b6:	4b8e      	ldr	r3, [pc, #568]	@ (80025f0 <process_protocol_data+0x288>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	1c5a      	adds	r2, r3, #1
 80023bc:	498c      	ldr	r1, [pc, #560]	@ (80025f0 <process_protocol_data+0x288>)
 80023be:	600a      	str	r2, [r1, #0]
 80023c0:	498c      	ldr	r1, [pc, #560]	@ (80025f4 <process_protocol_data+0x28c>)
 80023c2:	797a      	ldrb	r2, [r7, #5]
 80023c4:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 80023c6:	4b8c      	ldr	r3, [pc, #560]	@ (80025f8 <process_protocol_data+0x290>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 80023cc:	4b87      	ldr	r3, [pc, #540]	@ (80025ec <process_protocol_data+0x284>)
 80023ce:	2201      	movs	r2, #1
 80023d0:	701a      	strb	r2, [r3, #0]
			}
			// Ignoruje wszystko przed &
			break;
 80023d2:	e0f7      	b.n	80025c4 <process_protocol_data+0x25c>

		case STATE_HEADER:
			// Sprawdza czy to nowy znak startu, jezeli tak to reset parsera
			if (c == PROTOCOL_START_BYTE) {
 80023d4:	797b      	ldrb	r3, [r7, #5]
 80023d6:	2b26      	cmp	r3, #38	@ 0x26
 80023d8:	d10e      	bne.n	80023f8 <process_protocol_data+0x90>
				buffer_pos = 0;
 80023da:	4b85      	ldr	r3, [pc, #532]	@ (80025f0 <process_protocol_data+0x288>)
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 80023e0:	4b83      	ldr	r3, [pc, #524]	@ (80025f0 <process_protocol_data+0x288>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	1c5a      	adds	r2, r3, #1
 80023e6:	4982      	ldr	r1, [pc, #520]	@ (80025f0 <process_protocol_data+0x288>)
 80023e8:	600a      	str	r2, [r1, #0]
 80023ea:	4982      	ldr	r1, [pc, #520]	@ (80025f4 <process_protocol_data+0x28c>)
 80023ec:	797a      	ldrb	r2, [r7, #5]
 80023ee:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 80023f0:	4b81      	ldr	r3, [pc, #516]	@ (80025f8 <process_protocol_data+0x290>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	601a      	str	r2, [r3, #0]
				break;
 80023f6:	e0ec      	b.n	80025d2 <process_protocol_data+0x26a>
			}

			// Sprawdza zabronione znaki w nagłówku
			if (c == PROTOCOL_END_BYTE) {
 80023f8:	797b      	ldrb	r3, [r7, #5]
 80023fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80023fc:	d109      	bne.n	8002412 <process_protocol_data+0xaa>
				state = STATE_IDLE;
 80023fe:	4b7b      	ldr	r3, [pc, #492]	@ (80025ec <process_protocol_data+0x284>)
 8002400:	2200      	movs	r2, #0
 8002402:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 8002404:	4b7a      	ldr	r3, [pc, #488]	@ (80025f0 <process_protocol_data+0x288>)
 8002406:	2200      	movs	r2, #0
 8002408:	601a      	str	r2, [r3, #0]
				header_pos = 0;
 800240a:	4b7b      	ldr	r3, [pc, #492]	@ (80025f8 <process_protocol_data+0x290>)
 800240c:	2200      	movs	r2, #0
 800240e:	601a      	str	r2, [r3, #0]
				break;
 8002410:	e0df      	b.n	80025d2 <process_protocol_data+0x26a>
			}

			// Pobieranie nagłówka Sender(3) + Receiver(3) + Len(3) + ID(2) = 11
			frame_buffer[buffer_pos++] = c;
 8002412:	4b77      	ldr	r3, [pc, #476]	@ (80025f0 <process_protocol_data+0x288>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	1c5a      	adds	r2, r3, #1
 8002418:	4975      	ldr	r1, [pc, #468]	@ (80025f0 <process_protocol_data+0x288>)
 800241a:	600a      	str	r2, [r1, #0]
 800241c:	4975      	ldr	r1, [pc, #468]	@ (80025f4 <process_protocol_data+0x28c>)
 800241e:	797a      	ldrb	r2, [r7, #5]
 8002420:	54ca      	strb	r2, [r1, r3]
			header_pos++;
 8002422:	4b75      	ldr	r3, [pc, #468]	@ (80025f8 <process_protocol_data+0x290>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	3301      	adds	r3, #1
 8002428:	4a73      	ldr	r2, [pc, #460]	@ (80025f8 <process_protocol_data+0x290>)
 800242a:	6013      	str	r3, [r2, #0]

			// Sprawdza czy odebrano cały nagłówek
			if (header_pos
					>= FIELD_ADDR_LEN + FIELD_ADDR_LEN + FIELD_DATA_LEN
 800242c:	4b72      	ldr	r3, [pc, #456]	@ (80025f8 <process_protocol_data+0x290>)
 800242e:	681b      	ldr	r3, [r3, #0]
			if (header_pos
 8002430:	2b0a      	cmp	r3, #10
 8002432:	f240 80c9 	bls.w	80025c8 <process_protocol_data+0x260>
							+ FIELD_ID_LEN) {

				// Parsuj długość danych z nagłówka
				char len_str[FIELD_DATA_LEN + 1];
				// Kopiowanie danych z bufora do len_str
				memcpy(len_str,
 8002436:	463b      	mov	r3, r7
 8002438:	2203      	movs	r2, #3
 800243a:	4970      	ldr	r1, [pc, #448]	@ (80025fc <process_protocol_data+0x294>)
 800243c:	4618      	mov	r0, r3
 800243e:	f007 f8d9 	bl	80095f4 <memcpy>
						&frame_buffer[1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN],
						FIELD_DATA_LEN);
				//Dodanie znaku pustego na koniec stringa
				len_str[FIELD_DATA_LEN] = '\0';
 8002442:	2300      	movs	r3, #0
 8002444:	70fb      	strb	r3, [r7, #3]

				expected_data_len = convert_char_to_int(len_str);
 8002446:	463b      	mov	r3, r7
 8002448:	4618      	mov	r0, r3
 800244a:	f7fe fd8b 	bl	8000f64 <convert_char_to_int>
 800244e:	4603      	mov	r3, r0
 8002450:	b29a      	uxth	r2, r3
 8002452:	4b6b      	ldr	r3, [pc, #428]	@ (8002600 <process_protocol_data+0x298>)
 8002454:	801a      	strh	r2, [r3, #0]

				// Sprawdza poprawność długości
				if (expected_data_len < 0 || expected_data_len > MAX_PAYLOAD_LEN) {
 8002456:	4b6a      	ldr	r3, [pc, #424]	@ (8002600 <process_protocol_data+0x298>)
 8002458:	881b      	ldrh	r3, [r3, #0]
 800245a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800245e:	d906      	bls.n	800246e <process_protocol_data+0x106>
					// Błędna długość i reset
					state = STATE_IDLE;
 8002460:	4b62      	ldr	r3, [pc, #392]	@ (80025ec <process_protocol_data+0x284>)
 8002462:	2200      	movs	r2, #0
 8002464:	701a      	strb	r2, [r3, #0]
					buffer_pos = 0;
 8002466:	4b62      	ldr	r3, [pc, #392]	@ (80025f0 <process_protocol_data+0x288>)
 8002468:	2200      	movs	r2, #0
 800246a:	601a      	str	r2, [r3, #0]
 800246c:	e0b1      	b.n	80025d2 <process_protocol_data+0x26a>
					break;
				}

				// Pobieranie danych
				data_pos = 0;
 800246e:	4b65      	ldr	r3, [pc, #404]	@ (8002604 <process_protocol_data+0x29c>)
 8002470:	2200      	movs	r2, #0
 8002472:	601a      	str	r2, [r3, #0]
				state = STATE_DATA;
 8002474:	4b5d      	ldr	r3, [pc, #372]	@ (80025ec <process_protocol_data+0x284>)
 8002476:	2202      	movs	r2, #2
 8002478:	701a      	strb	r2, [r3, #0]
			}
			break;
 800247a:	e0a5      	b.n	80025c8 <process_protocol_data+0x260>

		case STATE_DATA:
			if (c == PROTOCOL_START_BYTE) {
 800247c:	797b      	ldrb	r3, [r7, #5]
 800247e:	2b26      	cmp	r3, #38	@ 0x26
 8002480:	d11a      	bne.n	80024b8 <process_protocol_data+0x150>
				buffer_pos = 0;
 8002482:	4b5b      	ldr	r3, [pc, #364]	@ (80025f0 <process_protocol_data+0x288>)
 8002484:	2200      	movs	r2, #0
 8002486:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 8002488:	4b59      	ldr	r3, [pc, #356]	@ (80025f0 <process_protocol_data+0x288>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	1c5a      	adds	r2, r3, #1
 800248e:	4958      	ldr	r1, [pc, #352]	@ (80025f0 <process_protocol_data+0x288>)
 8002490:	600a      	str	r2, [r1, #0]
 8002492:	4958      	ldr	r1, [pc, #352]	@ (80025f4 <process_protocol_data+0x28c>)
 8002494:	797a      	ldrb	r2, [r7, #5]
 8002496:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 8002498:	4b57      	ldr	r3, [pc, #348]	@ (80025f8 <process_protocol_data+0x290>)
 800249a:	2200      	movs	r2, #0
 800249c:	601a      	str	r2, [r3, #0]
				data_pos = 0;
 800249e:	4b59      	ldr	r3, [pc, #356]	@ (8002604 <process_protocol_data+0x29c>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]
				expected_data_len = 0;
 80024a4:	4b56      	ldr	r3, [pc, #344]	@ (8002600 <process_protocol_data+0x298>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	801a      	strh	r2, [r3, #0]
				crc_pos = 0;
 80024aa:	4b57      	ldr	r3, [pc, #348]	@ (8002608 <process_protocol_data+0x2a0>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 80024b0:	4b4e      	ldr	r3, [pc, #312]	@ (80025ec <process_protocol_data+0x284>)
 80024b2:	2201      	movs	r2, #1
 80024b4:	701a      	strb	r2, [r3, #0]
				break;
 80024b6:	e08c      	b.n	80025d2 <process_protocol_data+0x26a>
			}

			frame_buffer[buffer_pos++] = c;
 80024b8:	4b4d      	ldr	r3, [pc, #308]	@ (80025f0 <process_protocol_data+0x288>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	1c5a      	adds	r2, r3, #1
 80024be:	494c      	ldr	r1, [pc, #304]	@ (80025f0 <process_protocol_data+0x288>)
 80024c0:	600a      	str	r2, [r1, #0]
 80024c2:	494c      	ldr	r1, [pc, #304]	@ (80025f4 <process_protocol_data+0x28c>)
 80024c4:	797a      	ldrb	r2, [r7, #5]
 80024c6:	54ca      	strb	r2, [r1, r3]
			data_pos++;
 80024c8:	4b4e      	ldr	r3, [pc, #312]	@ (8002604 <process_protocol_data+0x29c>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	3301      	adds	r3, #1
 80024ce:	4a4d      	ldr	r2, [pc, #308]	@ (8002604 <process_protocol_data+0x29c>)
 80024d0:	6013      	str	r3, [r2, #0]

			//Sprawdza czy maksymalny rozmiar nie jest przekroczony
			if (buffer_pos >= MAX_FRAME_LEN) {
 80024d2:	4b47      	ldr	r3, [pc, #284]	@ (80025f0 <process_protocol_data+0x288>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f240 2211 	movw	r2, #529	@ 0x211
 80024da:	4293      	cmp	r3, r2
 80024dc:	d906      	bls.n	80024ec <process_protocol_data+0x184>
				state = STATE_IDLE;
 80024de:	4b43      	ldr	r3, [pc, #268]	@ (80025ec <process_protocol_data+0x284>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 80024e4:	4b42      	ldr	r3, [pc, #264]	@ (80025f0 <process_protocol_data+0x288>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	601a      	str	r2, [r3, #0]
				break;
 80024ea:	e072      	b.n	80025d2 <process_protocol_data+0x26a>
			}

			// Sprawdza czy odebrano wszystkie dane
			if (data_pos >= expected_data_len) {
 80024ec:	4b44      	ldr	r3, [pc, #272]	@ (8002600 <process_protocol_data+0x298>)
 80024ee:	881b      	ldrh	r3, [r3, #0]
 80024f0:	461a      	mov	r2, r3
 80024f2:	4b44      	ldr	r3, [pc, #272]	@ (8002604 <process_protocol_data+0x29c>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d868      	bhi.n	80025cc <process_protocol_data+0x264>
				// Przejscie do pobierania CRC
				crc_pos = 0;
 80024fa:	4b43      	ldr	r3, [pc, #268]	@ (8002608 <process_protocol_data+0x2a0>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	601a      	str	r2, [r3, #0]
				state = STATE_CRC_END;
 8002500:	4b3a      	ldr	r3, [pc, #232]	@ (80025ec <process_protocol_data+0x284>)
 8002502:	2203      	movs	r2, #3
 8002504:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002506:	e061      	b.n	80025cc <process_protocol_data+0x264>

		case STATE_CRC_END:
			// Sprawdza czy to nowy znak startu
			if (c == PROTOCOL_START_BYTE) {
 8002508:	797b      	ldrb	r3, [r7, #5]
 800250a:	2b26      	cmp	r3, #38	@ 0x26
 800250c:	d114      	bne.n	8002538 <process_protocol_data+0x1d0>
				buffer_pos = 0;
 800250e:	4b38      	ldr	r3, [pc, #224]	@ (80025f0 <process_protocol_data+0x288>)
 8002510:	2200      	movs	r2, #0
 8002512:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 8002514:	4b36      	ldr	r3, [pc, #216]	@ (80025f0 <process_protocol_data+0x288>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	1c5a      	adds	r2, r3, #1
 800251a:	4935      	ldr	r1, [pc, #212]	@ (80025f0 <process_protocol_data+0x288>)
 800251c:	600a      	str	r2, [r1, #0]
 800251e:	4935      	ldr	r1, [pc, #212]	@ (80025f4 <process_protocol_data+0x28c>)
 8002520:	797a      	ldrb	r2, [r7, #5]
 8002522:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 8002524:	4b34      	ldr	r3, [pc, #208]	@ (80025f8 <process_protocol_data+0x290>)
 8002526:	2200      	movs	r2, #0
 8002528:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 800252a:	4b37      	ldr	r3, [pc, #220]	@ (8002608 <process_protocol_data+0x2a0>)
 800252c:	2200      	movs	r2, #0
 800252e:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 8002530:	4b2e      	ldr	r3, [pc, #184]	@ (80025ec <process_protocol_data+0x284>)
 8002532:	2201      	movs	r2, #1
 8002534:	701a      	strb	r2, [r3, #0]
				break;
 8002536:	e04c      	b.n	80025d2 <process_protocol_data+0x26a>
			}

			// Sprawdza czy przyszedł znak końca ramki
			if (c == PROTOCOL_END_BYTE) {
 8002538:	797b      	ldrb	r3, [r7, #5]
 800253a:	2b2a      	cmp	r3, #42	@ 0x2a
 800253c:	d118      	bne.n	8002570 <process_protocol_data+0x208>
				frame_buffer[buffer_pos++] = c;
 800253e:	4b2c      	ldr	r3, [pc, #176]	@ (80025f0 <process_protocol_data+0x288>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	1c5a      	adds	r2, r3, #1
 8002544:	492a      	ldr	r1, [pc, #168]	@ (80025f0 <process_protocol_data+0x288>)
 8002546:	600a      	str	r2, [r1, #0]
 8002548:	492a      	ldr	r1, [pc, #168]	@ (80025f4 <process_protocol_data+0x28c>)
 800254a:	797a      	ldrb	r2, [r7, #5]
 800254c:	54ca      	strb	r2, [r1, r3]
				process_received_frame(frame_buffer, buffer_pos);
 800254e:	4b28      	ldr	r3, [pc, #160]	@ (80025f0 <process_protocol_data+0x288>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	b29b      	uxth	r3, r3
 8002554:	4619      	mov	r1, r3
 8002556:	4827      	ldr	r0, [pc, #156]	@ (80025f4 <process_protocol_data+0x28c>)
 8002558:	f7ff fe5c 	bl	8002214 <process_received_frame>
				state = STATE_IDLE;
 800255c:	4b23      	ldr	r3, [pc, #140]	@ (80025ec <process_protocol_data+0x284>)
 800255e:	2200      	movs	r2, #0
 8002560:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 8002562:	4b23      	ldr	r3, [pc, #140]	@ (80025f0 <process_protocol_data+0x288>)
 8002564:	2200      	movs	r2, #0
 8002566:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 8002568:	4b27      	ldr	r3, [pc, #156]	@ (8002608 <process_protocol_data+0x2a0>)
 800256a:	2200      	movs	r2, #0
 800256c:	601a      	str	r2, [r3, #0]
				break;
 800256e:	e030      	b.n	80025d2 <process_protocol_data+0x26a>
			}

			// Jeśli to nie gwiazdka, zbiera znaki CRC
			frame_buffer[buffer_pos++] = c;
 8002570:	4b1f      	ldr	r3, [pc, #124]	@ (80025f0 <process_protocol_data+0x288>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	1c5a      	adds	r2, r3, #1
 8002576:	491e      	ldr	r1, [pc, #120]	@ (80025f0 <process_protocol_data+0x288>)
 8002578:	600a      	str	r2, [r1, #0]
 800257a:	491e      	ldr	r1, [pc, #120]	@ (80025f4 <process_protocol_data+0x28c>)
 800257c:	797a      	ldrb	r2, [r7, #5]
 800257e:	54ca      	strb	r2, [r1, r3]
			crc_pos++;
 8002580:	4b21      	ldr	r3, [pc, #132]	@ (8002608 <process_protocol_data+0x2a0>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	3301      	adds	r3, #1
 8002586:	4a20      	ldr	r2, [pc, #128]	@ (8002608 <process_protocol_data+0x2a0>)
 8002588:	6013      	str	r3, [r2, #0]

			// Sprawdza czy długosc crc jest poprawna
			if (crc_pos > FIELD_CRC_LEN) {
 800258a:	4b1f      	ldr	r3, [pc, #124]	@ (8002608 <process_protocol_data+0x2a0>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2b04      	cmp	r3, #4
 8002590:	d908      	bls.n	80025a4 <process_protocol_data+0x23c>
				state = STATE_IDLE;
 8002592:	4b16      	ldr	r3, [pc, #88]	@ (80025ec <process_protocol_data+0x284>)
 8002594:	2200      	movs	r2, #0
 8002596:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 8002598:	4b15      	ldr	r3, [pc, #84]	@ (80025f0 <process_protocol_data+0x288>)
 800259a:	2200      	movs	r2, #0
 800259c:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 800259e:	4b1a      	ldr	r3, [pc, #104]	@ (8002608 <process_protocol_data+0x2a0>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	601a      	str	r2, [r3, #0]
			}

			// Sprawdza czy bufor nie jest przepelniony
			if (buffer_pos >= MAX_FRAME_LEN) {
 80025a4:	4b12      	ldr	r3, [pc, #72]	@ (80025f0 <process_protocol_data+0x288>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f240 2211 	movw	r2, #529	@ 0x211
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d90f      	bls.n	80025d0 <process_protocol_data+0x268>
				state = STATE_IDLE;
 80025b0:	4b0e      	ldr	r3, [pc, #56]	@ (80025ec <process_protocol_data+0x284>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 80025b6:	4b0e      	ldr	r3, [pc, #56]	@ (80025f0 <process_protocol_data+0x288>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 80025bc:	4b12      	ldr	r3, [pc, #72]	@ (8002608 <process_protocol_data+0x2a0>)
 80025be:	2200      	movs	r2, #0
 80025c0:	601a      	str	r2, [r3, #0]
			}
			break;
 80025c2:	e005      	b.n	80025d0 <process_protocol_data+0x268>
			break;
 80025c4:	bf00      	nop
 80025c6:	e004      	b.n	80025d2 <process_protocol_data+0x26a>
			break;
 80025c8:	bf00      	nop
 80025ca:	e002      	b.n	80025d2 <process_protocol_data+0x26a>
			break;
 80025cc:	bf00      	nop
 80025ce:	e000      	b.n	80025d2 <process_protocol_data+0x26a>
			break;
 80025d0:	bf00      	nop
	while (!UART_RX_IsEmpty()) {
 80025d2:	f7fe f81b 	bl	800060c <UART_RX_IsEmpty>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	f43f aec9 	beq.w	8002370 <process_protocol_data+0x8>
		}
	}
}
 80025de:	e000      	b.n	80025e2 <process_protocol_data+0x27a>
			break; // Brak danych
 80025e0:	bf00      	nop
}
 80025e2:	bf00      	nop
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	2000243a 	.word	0x2000243a
 80025f0:	2000243c 	.word	0x2000243c
 80025f4:	20002440 	.word	0x20002440
 80025f8:	20002654 	.word	0x20002654
 80025fc:	20002447 	.word	0x20002447
 8002600:	20002658 	.word	0x20002658
 8002604:	2000265c 	.word	0x2000265c
 8002608:	20002660 	.word	0x20002660

0800260c <process_command>:


void process_command(Frame *frame, char *response_buffer, size_t response_size) {
 800260c:	b590      	push	{r4, r7, lr}
 800260e:	b0d3      	sub	sp, #332	@ 0x14c
 8002610:	af04      	add	r7, sp, #16
 8002612:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002616:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800261a:	6018      	str	r0, [r3, #0]
 800261c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002620:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002624:	6019      	str	r1, [r3, #0]
 8002626:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800262a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800262e:	601a      	str	r2, [r3, #0]
	char data_buffer[MAX_PAYLOAD_LEN];
	ErrorCode error = 0;
 8002630:	2300      	movs	r3, #0
 8002632:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137

	switch (frame->command) {
 8002636:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800263a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f993 320c 	ldrsb.w	r3, [r3, #524]	@ 0x20c
 8002644:	2b0b      	cmp	r3, #11
 8002646:	f200 8530 	bhi.w	80030aa <process_command+0xa9e>
 800264a:	a201      	add	r2, pc, #4	@ (adr r2, 8002650 <process_command+0x44>)
 800264c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002650:	08002681 	.word	0x08002681
 8002654:	080026df 	.word	0x080026df
 8002658:	080029e7 	.word	0x080029e7
 800265c:	08002b73 	.word	0x08002b73
 8002660:	08002d21 	.word	0x08002d21
 8002664:	08002ed5 	.word	0x08002ed5
 8002668:	08002b0b 	.word	0x08002b0b
 800266c:	08002cb5 	.word	0x08002cb5
 8002670:	08002e69 	.word	0x08002e69
 8002674:	08003025 	.word	0x08003025
 8002678:	0800273d 	.word	0x0800273d
 800267c:	0800281f 	.word	0x0800281f
	case START_CMD:
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, RESP_OK, 0)) {
 8002680:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002684:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002688:	681a      	ldr	r2, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 800268a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800268e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	7a9b      	ldrb	r3, [r3, #10]
 8002696:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 800269a:	f5a1 719a 	sub.w	r1, r1, #308	@ 0x134
 800269e:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 80026a2:	f5a0 7098 	sub.w	r0, r0, #304	@ 0x130
 80026a6:	2400      	movs	r4, #0
 80026a8:	9402      	str	r4, [sp, #8]
 80026aa:	4c98      	ldr	r4, [pc, #608]	@ (800290c <process_command+0x300>)
 80026ac:	9401      	str	r4, [sp, #4]
 80026ae:	9300      	str	r3, [sp, #0]
 80026b0:	4613      	mov	r3, r2
 80026b2:	4a97      	ldr	r2, [pc, #604]	@ (8002910 <process_command+0x304>)
 80026b4:	6809      	ldr	r1, [r1, #0]
 80026b6:	6800      	ldr	r0, [r0, #0]
 80026b8:	f7ff fbc2 	bl	8001e40 <build_response_frame>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	f000 851d 	beq.w	80030fe <process_command+0xaf2>
			HAL_TIM_Base_Start_IT(&htim3);
 80026c4:	4893      	ldr	r0, [pc, #588]	@ (8002914 <process_command+0x308>)
 80026c6:	f005 fad3 	bl	8007c70 <HAL_TIM_Base_Start_IT>
			UART_TX_FSend("%s", response_buffer);
 80026ca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80026ce:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80026d2:	6819      	ldr	r1, [r3, #0]
 80026d4:	4890      	ldr	r0, [pc, #576]	@ (8002918 <process_command+0x30c>)
 80026d6:	f7fd ffd3 	bl	8000680 <UART_TX_FSend>
		}
		break;
 80026da:	f000 bd10 	b.w	80030fe <process_command+0xaf2>

	case STOP_CMD:
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, RESP_OK, 0)) {
 80026de:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80026e2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80026e6:	681a      	ldr	r2, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80026e8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80026ec:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	7a9b      	ldrb	r3, [r3, #10]
 80026f4:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 80026f8:	f5a1 719a 	sub.w	r1, r1, #308	@ 0x134
 80026fc:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8002700:	f5a0 7098 	sub.w	r0, r0, #304	@ 0x130
 8002704:	2400      	movs	r4, #0
 8002706:	9402      	str	r4, [sp, #8]
 8002708:	4c80      	ldr	r4, [pc, #512]	@ (800290c <process_command+0x300>)
 800270a:	9401      	str	r4, [sp, #4]
 800270c:	9300      	str	r3, [sp, #0]
 800270e:	4613      	mov	r3, r2
 8002710:	4a7f      	ldr	r2, [pc, #508]	@ (8002910 <process_command+0x304>)
 8002712:	6809      	ldr	r1, [r1, #0]
 8002714:	6800      	ldr	r0, [r0, #0]
 8002716:	f7ff fb93 	bl	8001e40 <build_response_frame>
 800271a:	4603      	mov	r3, r0
 800271c:	2b00      	cmp	r3, #0
 800271e:	f000 84f0 	beq.w	8003102 <process_command+0xaf6>
			HAL_TIM_Base_Stop_IT(&htim3);
 8002722:	487c      	ldr	r0, [pc, #496]	@ (8002914 <process_command+0x308>)
 8002724:	f005 fb14 	bl	8007d50 <HAL_TIM_Base_Stop_IT>
			UART_TX_FSend("%s", response_buffer);
 8002728:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800272c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002730:	6819      	ldr	r1, [r3, #0]
 8002732:	4879      	ldr	r0, [pc, #484]	@ (8002918 <process_command+0x30c>)
 8002734:	f7fd ffa4 	bl	8000680 <UART_TX_FSend>
		}
		break;
 8002738:	f000 bce3 	b.w	8003102 <process_command+0xaf6>

	case RDRAW_CMD:
	{
		ColorBufferEntry_t *latest = ColorBuffer_GetLatest();
 800273c:	f7fe f856 	bl	80007ec <ColorBuffer_GetLatest>
 8002740:	f8c7 0124 	str.w	r0, [r7, #292]	@ 0x124
		if (latest != NULL) {
 8002744:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002748:	2b00      	cmp	r3, #0
 800274a:	d035      	beq.n	80027b8 <process_command+0x1ac>
			format_ans_data(data_buffer, sizeof(data_buffer), &latest->data);
 800274c:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8002750:	f107 0310 	add.w	r3, r7, #16
 8002754:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002758:	4618      	mov	r0, r3
 800275a:	f7fe fbe1 	bl	8000f20 <format_ans_data>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, data_buffer, 0)) {
 800275e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002762:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002766:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002768:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800276c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	7a9b      	ldrb	r3, [r3, #10]
 8002774:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8002778:	f5a2 719a 	sub.w	r1, r2, #308	@ 0x134
 800277c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8002780:	f5a2 7098 	sub.w	r0, r2, #304	@ 0x130
 8002784:	2200      	movs	r2, #0
 8002786:	9202      	str	r2, [sp, #8]
 8002788:	f107 0210 	add.w	r2, r7, #16
 800278c:	9201      	str	r2, [sp, #4]
 800278e:	9300      	str	r3, [sp, #0]
 8002790:	4623      	mov	r3, r4
 8002792:	4a5f      	ldr	r2, [pc, #380]	@ (8002910 <process_command+0x304>)
 8002794:	6809      	ldr	r1, [r1, #0]
 8002796:	6800      	ldr	r0, [r0, #0]
 8002798:	f7ff fb52 	bl	8001e40 <build_response_frame>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	f000 84b1 	beq.w	8003106 <process_command+0xafa>
				UART_TX_FSend("%s", response_buffer);
 80027a4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80027a8:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80027ac:	6819      	ldr	r1, [r3, #0]
 80027ae:	485a      	ldr	r0, [pc, #360]	@ (8002918 <process_command+0x30c>)
 80027b0:	f7fd ff66 	bl	8000680 <UART_TX_FSend>
					frame->sender, frame->frame_id, data_buffer, 0)) {
				UART_TX_FSend("%s", response_buffer);
			}
		}
	}
		break;
 80027b4:	f000 bca7 	b.w	8003106 <process_command+0xafa>
			sprintf(data_buffer, NODATA_STR);
 80027b8:	f107 0310 	add.w	r3, r7, #16
 80027bc:	4957      	ldr	r1, [pc, #348]	@ (800291c <process_command+0x310>)
 80027be:	4618      	mov	r0, r3
 80027c0:	f006 fe8e 	bl	80094e0 <siprintf>
					frame->sender, frame->frame_id, data_buffer, 0)) {
 80027c4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80027c8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80027cc:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80027ce:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80027d2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	7a9b      	ldrb	r3, [r3, #10]
 80027da:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80027de:	f5a2 719a 	sub.w	r1, r2, #308	@ 0x134
 80027e2:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80027e6:	f5a2 7098 	sub.w	r0, r2, #304	@ 0x130
 80027ea:	2200      	movs	r2, #0
 80027ec:	9202      	str	r2, [sp, #8]
 80027ee:	f107 0210 	add.w	r2, r7, #16
 80027f2:	9201      	str	r2, [sp, #4]
 80027f4:	9300      	str	r3, [sp, #0]
 80027f6:	4623      	mov	r3, r4
 80027f8:	4a45      	ldr	r2, [pc, #276]	@ (8002910 <process_command+0x304>)
 80027fa:	6809      	ldr	r1, [r1, #0]
 80027fc:	6800      	ldr	r0, [r0, #0]
 80027fe:	f7ff fb1f 	bl	8001e40 <build_response_frame>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	f000 847e 	beq.w	8003106 <process_command+0xafa>
				UART_TX_FSend("%s", response_buffer);
 800280a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800280e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002812:	6819      	ldr	r1, [r3, #0]
 8002814:	4840      	ldr	r0, [pc, #256]	@ (8002918 <process_command+0x30c>)
 8002816:	f7fd ff33 	bl	8000680 <UART_TX_FSend>
		break;
 800281a:	f000 bc74 	b.w	8003106 <process_command+0xafa>

	case RDARC_CMD:
	{
		if (frame->params_len != PARAM_LEN_RDARC) {
 800281e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002822:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f893 330e 	ldrb.w	r3, [r3, #782]	@ 0x30e
 800282c:	2b05      	cmp	r3, #5
 800282e:	d003      	beq.n	8002838 <process_command+0x22c>
			error = WRLEN;
 8002830:	2302      	movs	r3, #2
 8002832:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8002836:	e0a5      	b.n	8002984 <process_command+0x378>
		} else {
			int time_offset = convert_char_to_int(frame->params);
 8002838:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800283c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f203 230d 	addw	r3, r3, #525	@ 0x20d
 8002846:	4618      	mov	r0, r3
 8002848:	f7fe fb8c 	bl	8000f64 <convert_char_to_int>
 800284c:	f8c7 0130 	str.w	r0, [r7, #304]	@ 0x130
			if (time_offset < 0) {
 8002850:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002854:	2b00      	cmp	r3, #0
 8002856:	da03      	bge.n	8002860 <process_command+0x254>
				error = WRCMD;
 8002858:	2301      	movs	r3, #1
 800285a:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800285e:	e091      	b.n	8002984 <process_command+0x378>
			} else {
				uint32_t max_offset = COLOR_BUFFER_SIZE * timer_interval;
 8002860:	4b2f      	ldr	r3, [pc, #188]	@ (8002920 <process_command+0x314>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8002868:	fb02 f303 	mul.w	r3, r2, r3
 800286c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
				if (time_offset == 0 || time_offset > max_offset) {
 8002870:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002874:	2b00      	cmp	r3, #0
 8002876:	d005      	beq.n	8002884 <process_command+0x278>
 8002878:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800287c:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8002880:	429a      	cmp	r2, r3
 8002882:	d203      	bcs.n	800288c <process_command+0x280>
					error = WRPOS;
 8002884:	2303      	movs	r3, #3
 8002886:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800288a:	e07b      	b.n	8002984 <process_command+0x378>
				} else {
					ColorBufferEntry_t *entry = ColorBuffer_GetByTimeOffset(
 800288c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002890:	4618      	mov	r0, r3
 8002892:	f7fd ffd5 	bl	8000840 <ColorBuffer_GetByTimeOffset>
 8002896:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128
							time_offset);
					if (entry != NULL) {
 800289a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d040      	beq.n	8002924 <process_command+0x318>
						format_ans_data(data_buffer, sizeof(data_buffer),
 80028a2:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80028a6:	f107 0310 	add.w	r3, r7, #16
 80028aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7fe fb36 	bl	8000f20 <format_ans_data>
								&entry->data);
						if (build_response_frame(response_buffer, response_size,
						DEVICE_ID, frame->sender, frame->frame_id, data_buffer,
 80028b4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80028b8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80028bc:	681c      	ldr	r4, [r3, #0]
						if (build_response_frame(response_buffer, response_size,
 80028be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80028c2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	7a9b      	ldrb	r3, [r3, #10]
 80028ca:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80028ce:	f5a2 719a 	sub.w	r1, r2, #308	@ 0x134
 80028d2:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80028d6:	f5a2 7098 	sub.w	r0, r2, #304	@ 0x130
 80028da:	2200      	movs	r2, #0
 80028dc:	9202      	str	r2, [sp, #8]
 80028de:	f107 0210 	add.w	r2, r7, #16
 80028e2:	9201      	str	r2, [sp, #4]
 80028e4:	9300      	str	r3, [sp, #0]
 80028e6:	4623      	mov	r3, r4
 80028e8:	4a09      	ldr	r2, [pc, #36]	@ (8002910 <process_command+0x304>)
 80028ea:	6809      	ldr	r1, [r1, #0]
 80028ec:	6800      	ldr	r0, [r0, #0]
 80028ee:	f7ff faa7 	bl	8001e40 <build_response_frame>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d045      	beq.n	8002984 <process_command+0x378>
								0)) {
							UART_TX_FSend("%s", response_buffer);
 80028f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80028fc:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002900:	6819      	ldr	r1, [r3, #0]
 8002902:	4805      	ldr	r0, [pc, #20]	@ (8002918 <process_command+0x30c>)
 8002904:	f7fd febc 	bl	8000680 <UART_TX_FSend>
 8002908:	e03c      	b.n	8002984 <process_command+0x378>
 800290a:	bf00      	nop
 800290c:	08009f88 	.word	0x08009f88
 8002910:	08009f30 	.word	0x08009f30
 8002914:	20002680 	.word	0x20002680
 8002918:	08009f84 	.word	0x08009f84
 800291c:	08009f8c 	.word	0x08009f8c
 8002920:	20000000 	.word	0x20000000
						}
					} else {
						sprintf(data_buffer, NODATA_STR);
 8002924:	f107 0310 	add.w	r3, r7, #16
 8002928:	49be      	ldr	r1, [pc, #760]	@ (8002c24 <process_command+0x618>)
 800292a:	4618      	mov	r0, r3
 800292c:	f006 fdd8 	bl	80094e0 <siprintf>
						if (build_response_frame(response_buffer, response_size,
						DEVICE_ID, frame->sender, frame->frame_id, data_buffer,
 8002930:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002934:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002938:	681c      	ldr	r4, [r3, #0]
						if (build_response_frame(response_buffer, response_size,
 800293a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800293e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	7a9b      	ldrb	r3, [r3, #10]
 8002946:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800294a:	f5a2 719a 	sub.w	r1, r2, #308	@ 0x134
 800294e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8002952:	f5a2 7098 	sub.w	r0, r2, #304	@ 0x130
 8002956:	2200      	movs	r2, #0
 8002958:	9202      	str	r2, [sp, #8]
 800295a:	f107 0210 	add.w	r2, r7, #16
 800295e:	9201      	str	r2, [sp, #4]
 8002960:	9300      	str	r3, [sp, #0]
 8002962:	4623      	mov	r3, r4
 8002964:	4ab0      	ldr	r2, [pc, #704]	@ (8002c28 <process_command+0x61c>)
 8002966:	6809      	ldr	r1, [r1, #0]
 8002968:	6800      	ldr	r0, [r0, #0]
 800296a:	f7ff fa69 	bl	8001e40 <build_response_frame>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d007      	beq.n	8002984 <process_command+0x378>
								0)) {
							UART_TX_FSend("%s", response_buffer);
 8002974:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002978:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800297c:	6819      	ldr	r1, [r3, #0]
 800297e:	48ab      	ldr	r0, [pc, #684]	@ (8002c2c <process_command+0x620>)
 8002980:	f7fd fe7e 	bl	8000680 <UART_TX_FSend>
					}
				}
			}
		}

		if (error) {
 8002984:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8002988:	2b00      	cmp	r3, #0
 800298a:	f000 83be 	beq.w	800310a <process_command+0xafe>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 800298e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002992:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002996:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002998:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800299c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	7a9b      	ldrb	r3, [r3, #10]
 80029a4:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80029a8:	f5a2 719a 	sub.w	r1, r2, #308	@ 0x134
 80029ac:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80029b0:	f5a2 7098 	sub.w	r0, r2, #304	@ 0x130
 80029b4:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 80029b8:	9202      	str	r2, [sp, #8]
 80029ba:	2200      	movs	r2, #0
 80029bc:	9201      	str	r2, [sp, #4]
 80029be:	9300      	str	r3, [sp, #0]
 80029c0:	4623      	mov	r3, r4
 80029c2:	4a99      	ldr	r2, [pc, #612]	@ (8002c28 <process_command+0x61c>)
 80029c4:	6809      	ldr	r1, [r1, #0]
 80029c6:	6800      	ldr	r0, [r0, #0]
 80029c8:	f7ff fa3a 	bl	8001e40 <build_response_frame>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	f000 839b 	beq.w	800310a <process_command+0xafe>
				UART_TX_FSend("%s", response_buffer);
 80029d4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80029d8:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80029dc:	6819      	ldr	r1, [r3, #0]
 80029de:	4893      	ldr	r0, [pc, #588]	@ (8002c2c <process_command+0x620>)
 80029e0:	f7fd fe4e 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 80029e4:	e391      	b.n	800310a <process_command+0xafe>


	case SETINT_CMD:
	{
		if (frame->params_len != PARAM_LEN_SETINT) {
 80029e6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80029ea:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f893 330e 	ldrb.w	r3, [r3, #782]	@ 0x30e
 80029f4:	2b05      	cmp	r3, #5
 80029f6:	d003      	beq.n	8002a00 <process_command+0x3f4>
			error = WRLEN;
 80029f8:	2302      	movs	r3, #2
 80029fa:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 80029fe:	e053      	b.n	8002aa8 <process_command+0x49c>
		} else {
			int new_interval = convert_char_to_int(frame->params);
 8002a00:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002a04:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f203 230d 	addw	r3, r3, #525	@ 0x20d
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7fe faa8 	bl	8000f64 <convert_char_to_int>
 8002a14:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
			if (new_interval <= 0) {
 8002a18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	dc03      	bgt.n	8002a28 <process_command+0x41c>
				error = WRCMD;
 8002a20:	2301      	movs	r3, #1
 8002a22:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8002a26:	e03f      	b.n	8002aa8 <process_command+0x49c>
			} else {
				uint16_t integration_time = get_integration_time_ms(current_time_index);
 8002a28:	4b81      	ldr	r3, [pc, #516]	@ (8002c30 <process_command+0x624>)
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7fe fb1a 	bl	8001068 <get_integration_time_ms>
 8002a34:	4603      	mov	r3, r0
 8002a36:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
				if ((uint32_t)new_interval <= integration_time) {
 8002a3a:	f8b7 2112 	ldrh.w	r2, [r7, #274]	@ 0x112
 8002a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d303      	bcc.n	8002a4e <process_command+0x442>
					error = WRTIME;
 8002a46:	2305      	movs	r3, #5
 8002a48:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8002a4c:	e02c      	b.n	8002aa8 <process_command+0x49c>
				} else {
					timer_interval = new_interval;
 8002a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a52:	4a78      	ldr	r2, [pc, #480]	@ (8002c34 <process_command+0x628>)
 8002a54:	6013      	str	r3, [r2, #0]
					if (build_response_frame(response_buffer, response_size,
					DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 8002a56:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002a5a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002a5e:	681a      	ldr	r2, [r3, #0]
					if (build_response_frame(response_buffer, response_size,
 8002a60:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002a64:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	7a9b      	ldrb	r3, [r3, #10]
 8002a6c:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8002a70:	f5a1 719a 	sub.w	r1, r1, #308	@ 0x134
 8002a74:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8002a78:	f5a0 7098 	sub.w	r0, r0, #304	@ 0x130
 8002a7c:	2400      	movs	r4, #0
 8002a7e:	9402      	str	r4, [sp, #8]
 8002a80:	4c6d      	ldr	r4, [pc, #436]	@ (8002c38 <process_command+0x62c>)
 8002a82:	9401      	str	r4, [sp, #4]
 8002a84:	9300      	str	r3, [sp, #0]
 8002a86:	4613      	mov	r3, r2
 8002a88:	4a67      	ldr	r2, [pc, #412]	@ (8002c28 <process_command+0x61c>)
 8002a8a:	6809      	ldr	r1, [r1, #0]
 8002a8c:	6800      	ldr	r0, [r0, #0]
 8002a8e:	f7ff f9d7 	bl	8001e40 <build_response_frame>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d007      	beq.n	8002aa8 <process_command+0x49c>
						UART_TX_FSend("%s", response_buffer);
 8002a98:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002a9c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002aa0:	6819      	ldr	r1, [r3, #0]
 8002aa2:	4862      	ldr	r0, [pc, #392]	@ (8002c2c <process_command+0x620>)
 8002aa4:	f7fd fdec 	bl	8000680 <UART_TX_FSend>
					}
				}
			}
		}

		if (error) {
 8002aa8:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	f000 832e 	beq.w	800310e <process_command+0xb02>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 8002ab2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002ab6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002aba:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002abc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002ac0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	7a9b      	ldrb	r3, [r3, #10]
 8002ac8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8002acc:	f5a2 719a 	sub.w	r1, r2, #308	@ 0x134
 8002ad0:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8002ad4:	f5a2 7098 	sub.w	r0, r2, #304	@ 0x130
 8002ad8:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 8002adc:	9202      	str	r2, [sp, #8]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	9201      	str	r2, [sp, #4]
 8002ae2:	9300      	str	r3, [sp, #0]
 8002ae4:	4623      	mov	r3, r4
 8002ae6:	4a50      	ldr	r2, [pc, #320]	@ (8002c28 <process_command+0x61c>)
 8002ae8:	6809      	ldr	r1, [r1, #0]
 8002aea:	6800      	ldr	r0, [r0, #0]
 8002aec:	f7ff f9a8 	bl	8001e40 <build_response_frame>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	f000 830b 	beq.w	800310e <process_command+0xb02>
				UART_TX_FSend("%s", response_buffer);
 8002af8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002afc:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002b00:	6819      	ldr	r1, [r3, #0]
 8002b02:	484a      	ldr	r0, [pc, #296]	@ (8002c2c <process_command+0x620>)
 8002b04:	f7fd fdbc 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 8002b08:	e301      	b.n	800310e <process_command+0xb02>

	case GETINT_CMD:
	{
		sprintf(data_buffer, INT_PREFIX "%05lu", timer_interval);
 8002b0a:	4b4a      	ldr	r3, [pc, #296]	@ (8002c34 <process_command+0x628>)
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	f107 0310 	add.w	r3, r7, #16
 8002b12:	494a      	ldr	r1, [pc, #296]	@ (8002c3c <process_command+0x630>)
 8002b14:	4618      	mov	r0, r3
 8002b16:	f006 fce3 	bl	80094e0 <siprintf>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 8002b1a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002b1e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002b22:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002b24:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002b28:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	7a9b      	ldrb	r3, [r3, #10]
 8002b30:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8002b34:	f5a2 719a 	sub.w	r1, r2, #308	@ 0x134
 8002b38:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8002b3c:	f5a2 7098 	sub.w	r0, r2, #304	@ 0x130
 8002b40:	2200      	movs	r2, #0
 8002b42:	9202      	str	r2, [sp, #8]
 8002b44:	f107 0210 	add.w	r2, r7, #16
 8002b48:	9201      	str	r2, [sp, #4]
 8002b4a:	9300      	str	r3, [sp, #0]
 8002b4c:	4623      	mov	r3, r4
 8002b4e:	4a36      	ldr	r2, [pc, #216]	@ (8002c28 <process_command+0x61c>)
 8002b50:	6809      	ldr	r1, [r1, #0]
 8002b52:	6800      	ldr	r0, [r0, #0]
 8002b54:	f7ff f974 	bl	8001e40 <build_response_frame>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	f000 82d9 	beq.w	8003112 <process_command+0xb06>
			UART_TX_FSend("%s", response_buffer);
 8002b60:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002b64:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002b68:	6819      	ldr	r1, [r3, #0]
 8002b6a:	4830      	ldr	r0, [pc, #192]	@ (8002c2c <process_command+0x620>)
 8002b6c:	f7fd fd88 	bl	8000680 <UART_TX_FSend>
		}
	}
		break;
 8002b70:	e2cf      	b.n	8003112 <process_command+0xb06>

	case SETGAIN_CMD:
	{
		if (frame->params_len != PARAM_LEN_SETGAIN) {
 8002b72:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002b76:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f893 330e 	ldrb.w	r3, [r3, #782]	@ 0x30e
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d003      	beq.n	8002b8c <process_command+0x580>
			error = WRLEN;
 8002b84:	2302      	movs	r3, #2
 8002b86:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8002b8a:	e062      	b.n	8002c52 <process_command+0x646>
		} else {
			char gain_char = frame->params[0];
 8002b8c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002b90:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f893 320d 	ldrb.w	r3, [r3, #525]	@ 0x20d
 8002b9a:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
			if (gain_char >= '0' && gain_char <= '3') {
 8002b9e:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8002ba2:	2b2f      	cmp	r3, #47	@ 0x2f
 8002ba4:	d952      	bls.n	8002c4c <process_command+0x640>
 8002ba6:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8002baa:	2b33      	cmp	r3, #51	@ 0x33
 8002bac:	d84e      	bhi.n	8002c4c <process_command+0x640>
				current_gain_index = gain_char - '0';
 8002bae:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8002bb2:	3b30      	subs	r3, #48	@ 0x30
 8002bb4:	b2da      	uxtb	r2, r3
 8002bb6:	4b22      	ldr	r3, [pc, #136]	@ (8002c40 <process_command+0x634>)
 8002bb8:	701a      	strb	r2, [r3, #0]
				TCS34725_WriteReg(&hi2c1, TCS34725_CONTROL, GAIN_TABLE[current_gain_index]);
 8002bba:	4b21      	ldr	r3, [pc, #132]	@ (8002c40 <process_command+0x634>)
 8002bbc:	781b      	ldrb	r3, [r3, #0]
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	4b20      	ldr	r3, [pc, #128]	@ (8002c44 <process_command+0x638>)
 8002bc4:	5c9b      	ldrb	r3, [r3, r2]
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	210f      	movs	r1, #15
 8002bca:	481f      	ldr	r0, [pc, #124]	@ (8002c48 <process_command+0x63c>)
 8002bcc:	f000 fb9a 	bl	8003304 <TCS34725_WriteReg>
				if (build_response_frame(response_buffer, response_size,
				DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 8002bd0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002bd4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002bd8:	681a      	ldr	r2, [r3, #0]
				if (build_response_frame(response_buffer, response_size,
 8002bda:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002bde:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	7a9b      	ldrb	r3, [r3, #10]
 8002be6:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8002bea:	f5a1 719a 	sub.w	r1, r1, #308	@ 0x134
 8002bee:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8002bf2:	f5a0 7098 	sub.w	r0, r0, #304	@ 0x130
 8002bf6:	2400      	movs	r4, #0
 8002bf8:	9402      	str	r4, [sp, #8]
 8002bfa:	4c0f      	ldr	r4, [pc, #60]	@ (8002c38 <process_command+0x62c>)
 8002bfc:	9401      	str	r4, [sp, #4]
 8002bfe:	9300      	str	r3, [sp, #0]
 8002c00:	4613      	mov	r3, r2
 8002c02:	4a09      	ldr	r2, [pc, #36]	@ (8002c28 <process_command+0x61c>)
 8002c04:	6809      	ldr	r1, [r1, #0]
 8002c06:	6800      	ldr	r0, [r0, #0]
 8002c08:	f7ff f91a 	bl	8001e40 <build_response_frame>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d01f      	beq.n	8002c52 <process_command+0x646>
					UART_TX_FSend("%s", response_buffer);
 8002c12:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002c16:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002c1a:	6819      	ldr	r1, [r3, #0]
 8002c1c:	4803      	ldr	r0, [pc, #12]	@ (8002c2c <process_command+0x620>)
 8002c1e:	f7fd fd2f 	bl	8000680 <UART_TX_FSend>
				if (build_response_frame(response_buffer, response_size,
 8002c22:	e016      	b.n	8002c52 <process_command+0x646>
 8002c24:	08009f8c 	.word	0x08009f8c
 8002c28:	08009f30 	.word	0x08009f30
 8002c2c:	08009f84 	.word	0x08009f84
 8002c30:	20000004 	.word	0x20000004
 8002c34:	20000000 	.word	0x20000000
 8002c38:	08009f88 	.word	0x08009f88
 8002c3c:	08009f94 	.word	0x08009f94
 8002c40:	20002438 	.word	0x20002438
 8002c44:	0800a1c0 	.word	0x0800a1c0
 8002c48:	20002320 	.word	0x20002320
				}
			} else {
				error = WRCMD;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
			}
		}

		if (error) {
 8002c52:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	f000 825d 	beq.w	8003116 <process_command+0xb0a>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 8002c5c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002c60:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002c64:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002c66:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002c6a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	7a9b      	ldrb	r3, [r3, #10]
 8002c72:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8002c76:	f5a2 719a 	sub.w	r1, r2, #308	@ 0x134
 8002c7a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8002c7e:	f5a2 7098 	sub.w	r0, r2, #304	@ 0x130
 8002c82:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 8002c86:	9202      	str	r2, [sp, #8]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	9201      	str	r2, [sp, #4]
 8002c8c:	9300      	str	r3, [sp, #0]
 8002c8e:	4623      	mov	r3, r4
 8002c90:	4abe      	ldr	r2, [pc, #760]	@ (8002f8c <process_command+0x980>)
 8002c92:	6809      	ldr	r1, [r1, #0]
 8002c94:	6800      	ldr	r0, [r0, #0]
 8002c96:	f7ff f8d3 	bl	8001e40 <build_response_frame>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	f000 823a 	beq.w	8003116 <process_command+0xb0a>
				UART_TX_FSend("%s", response_buffer);
 8002ca2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002ca6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002caa:	6819      	ldr	r1, [r3, #0]
 8002cac:	48b8      	ldr	r0, [pc, #736]	@ (8002f90 <process_command+0x984>)
 8002cae:	f7fd fce7 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 8002cb2:	e230      	b.n	8003116 <process_command+0xb0a>

	case GETGAIN_CMD:
	{
		sprintf(data_buffer, GAIN_PREFIX "%01u", current_gain_index);
 8002cb4:	4bb7      	ldr	r3, [pc, #732]	@ (8002f94 <process_command+0x988>)
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	461a      	mov	r2, r3
 8002cbc:	f107 0310 	add.w	r3, r7, #16
 8002cc0:	49b5      	ldr	r1, [pc, #724]	@ (8002f98 <process_command+0x98c>)
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f006 fc0c 	bl	80094e0 <siprintf>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 8002cc8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002ccc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002cd0:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002cd2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002cd6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	7a9b      	ldrb	r3, [r3, #10]
 8002cde:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8002ce2:	f5a2 719a 	sub.w	r1, r2, #308	@ 0x134
 8002ce6:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8002cea:	f5a2 7098 	sub.w	r0, r2, #304	@ 0x130
 8002cee:	2200      	movs	r2, #0
 8002cf0:	9202      	str	r2, [sp, #8]
 8002cf2:	f107 0210 	add.w	r2, r7, #16
 8002cf6:	9201      	str	r2, [sp, #4]
 8002cf8:	9300      	str	r3, [sp, #0]
 8002cfa:	4623      	mov	r3, r4
 8002cfc:	4aa3      	ldr	r2, [pc, #652]	@ (8002f8c <process_command+0x980>)
 8002cfe:	6809      	ldr	r1, [r1, #0]
 8002d00:	6800      	ldr	r0, [r0, #0]
 8002d02:	f7ff f89d 	bl	8001e40 <build_response_frame>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	f000 8206 	beq.w	800311a <process_command+0xb0e>
			UART_TX_FSend("%s", response_buffer);
 8002d0e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002d12:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002d16:	6819      	ldr	r1, [r3, #0]
 8002d18:	489d      	ldr	r0, [pc, #628]	@ (8002f90 <process_command+0x984>)
 8002d1a:	f7fd fcb1 	bl	8000680 <UART_TX_FSend>
		}
	}
		break;
 8002d1e:	e1fc      	b.n	800311a <process_command+0xb0e>

	case SETTIME_CMD:
	{
		if (frame->params_len != PARAM_LEN_SETTIME) {
 8002d20:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002d24:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f893 330e 	ldrb.w	r3, [r3, #782]	@ 0x30e
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d003      	beq.n	8002d3a <process_command+0x72e>
			error = WRLEN;
 8002d32:	2302      	movs	r3, #2
 8002d34:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8002d38:	e065      	b.n	8002e06 <process_command+0x7fa>
		} else {
			char time_char = frame->params[0];
 8002d3a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002d3e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f893 320d 	ldrb.w	r3, [r3, #525]	@ 0x20d
 8002d48:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120
			if (time_char >= '0' && time_char <= '4') {
 8002d4c:	f897 3120 	ldrb.w	r3, [r7, #288]	@ 0x120
 8002d50:	2b2f      	cmp	r3, #47	@ 0x2f
 8002d52:	d953      	bls.n	8002dfc <process_command+0x7f0>
 8002d54:	f897 3120 	ldrb.w	r3, [r7, #288]	@ 0x120
 8002d58:	2b34      	cmp	r3, #52	@ 0x34
 8002d5a:	d84f      	bhi.n	8002dfc <process_command+0x7f0>
				uint8_t new_time_index = time_char - '0';
 8002d5c:	f897 3120 	ldrb.w	r3, [r7, #288]	@ 0x120
 8002d60:	3b30      	subs	r3, #48	@ 0x30
 8002d62:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
				uint16_t new_integration_time = get_integration_time_ms(new_time_index);
 8002d66:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7fe f97c 	bl	8001068 <get_integration_time_ms>
 8002d70:	4603      	mov	r3, r0
 8002d72:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				if (timer_interval <= new_integration_time) {
 8002d76:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8002d7a:	4b88      	ldr	r3, [pc, #544]	@ (8002f9c <process_command+0x990>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	d303      	bcc.n	8002d8a <process_command+0x77e>
					error = WRTIME;
 8002d82:	2305      	movs	r3, #5
 8002d84:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
			if (time_char >= '0' && time_char <= '4') {
 8002d88:	e03c      	b.n	8002e04 <process_command+0x7f8>
				} else {
					current_time_index = new_time_index;
 8002d8a:	4a85      	ldr	r2, [pc, #532]	@ (8002fa0 <process_command+0x994>)
 8002d8c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002d90:	7013      	strb	r3, [r2, #0]
					TCS34725_WriteReg(&hi2c1, TCS34725_ATIME, TIME_TABLE[new_time_index]);
 8002d92:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002d96:	4a83      	ldr	r2, [pc, #524]	@ (8002fa4 <process_command+0x998>)
 8002d98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	461a      	mov	r2, r3
 8002da0:	2101      	movs	r1, #1
 8002da2:	4881      	ldr	r0, [pc, #516]	@ (8002fa8 <process_command+0x99c>)
 8002da4:	f000 faae 	bl	8003304 <TCS34725_WriteReg>
					if (build_response_frame(response_buffer, response_size,
					DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 8002da8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002dac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002db0:	681a      	ldr	r2, [r3, #0]
					if (build_response_frame(response_buffer, response_size,
 8002db2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002db6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	7a9b      	ldrb	r3, [r3, #10]
 8002dbe:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8002dc2:	f5a1 719a 	sub.w	r1, r1, #308	@ 0x134
 8002dc6:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8002dca:	f5a0 7098 	sub.w	r0, r0, #304	@ 0x130
 8002dce:	2400      	movs	r4, #0
 8002dd0:	9402      	str	r4, [sp, #8]
 8002dd2:	4c76      	ldr	r4, [pc, #472]	@ (8002fac <process_command+0x9a0>)
 8002dd4:	9401      	str	r4, [sp, #4]
 8002dd6:	9300      	str	r3, [sp, #0]
 8002dd8:	4613      	mov	r3, r2
 8002dda:	4a6c      	ldr	r2, [pc, #432]	@ (8002f8c <process_command+0x980>)
 8002ddc:	6809      	ldr	r1, [r1, #0]
 8002dde:	6800      	ldr	r0, [r0, #0]
 8002de0:	f7ff f82e 	bl	8001e40 <build_response_frame>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d00c      	beq.n	8002e04 <process_command+0x7f8>
						UART_TX_FSend("%s", response_buffer);
 8002dea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002dee:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002df2:	6819      	ldr	r1, [r3, #0]
 8002df4:	4866      	ldr	r0, [pc, #408]	@ (8002f90 <process_command+0x984>)
 8002df6:	f7fd fc43 	bl	8000680 <UART_TX_FSend>
			if (time_char >= '0' && time_char <= '4') {
 8002dfa:	e003      	b.n	8002e04 <process_command+0x7f8>
					}
				}
			} else {
				error = WRCMD;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8002e02:	e000      	b.n	8002e06 <process_command+0x7fa>
			if (time_char >= '0' && time_char <= '4') {
 8002e04:	bf00      	nop
			}
		}

		if (error) {
 8002e06:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	f000 8187 	beq.w	800311e <process_command+0xb12>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 8002e10:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002e14:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002e18:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002e1a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002e1e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	7a9b      	ldrb	r3, [r3, #10]
 8002e26:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8002e2a:	f5a2 719a 	sub.w	r1, r2, #308	@ 0x134
 8002e2e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8002e32:	f5a2 7098 	sub.w	r0, r2, #304	@ 0x130
 8002e36:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 8002e3a:	9202      	str	r2, [sp, #8]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	9201      	str	r2, [sp, #4]
 8002e40:	9300      	str	r3, [sp, #0]
 8002e42:	4623      	mov	r3, r4
 8002e44:	4a51      	ldr	r2, [pc, #324]	@ (8002f8c <process_command+0x980>)
 8002e46:	6809      	ldr	r1, [r1, #0]
 8002e48:	6800      	ldr	r0, [r0, #0]
 8002e4a:	f7fe fff9 	bl	8001e40 <build_response_frame>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	f000 8164 	beq.w	800311e <process_command+0xb12>
				UART_TX_FSend("%s", response_buffer);
 8002e56:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002e5a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002e5e:	6819      	ldr	r1, [r3, #0]
 8002e60:	484b      	ldr	r0, [pc, #300]	@ (8002f90 <process_command+0x984>)
 8002e62:	f7fd fc0d 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 8002e66:	e15a      	b.n	800311e <process_command+0xb12>

	case GETTIME_CMD:
	{
		sprintf(data_buffer, TIME_PREFIX "%01u", current_time_index);
 8002e68:	4b4d      	ldr	r3, [pc, #308]	@ (8002fa0 <process_command+0x994>)
 8002e6a:	781b      	ldrb	r3, [r3, #0]
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	461a      	mov	r2, r3
 8002e70:	f107 0310 	add.w	r3, r7, #16
 8002e74:	494e      	ldr	r1, [pc, #312]	@ (8002fb0 <process_command+0x9a4>)
 8002e76:	4618      	mov	r0, r3
 8002e78:	f006 fb32 	bl	80094e0 <siprintf>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 8002e7c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002e80:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002e84:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002e86:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002e8a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	7a9b      	ldrb	r3, [r3, #10]
 8002e92:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8002e96:	f5a2 719a 	sub.w	r1, r2, #308	@ 0x134
 8002e9a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8002e9e:	f5a2 7098 	sub.w	r0, r2, #304	@ 0x130
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	9202      	str	r2, [sp, #8]
 8002ea6:	f107 0210 	add.w	r2, r7, #16
 8002eaa:	9201      	str	r2, [sp, #4]
 8002eac:	9300      	str	r3, [sp, #0]
 8002eae:	4623      	mov	r3, r4
 8002eb0:	4a36      	ldr	r2, [pc, #216]	@ (8002f8c <process_command+0x980>)
 8002eb2:	6809      	ldr	r1, [r1, #0]
 8002eb4:	6800      	ldr	r0, [r0, #0]
 8002eb6:	f7fe ffc3 	bl	8001e40 <build_response_frame>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	f000 8130 	beq.w	8003122 <process_command+0xb16>
			UART_TX_FSend("%s", response_buffer);
 8002ec2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002ec6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002eca:	6819      	ldr	r1, [r3, #0]
 8002ecc:	4830      	ldr	r0, [pc, #192]	@ (8002f90 <process_command+0x984>)
 8002ece:	f7fd fbd7 	bl	8000680 <UART_TX_FSend>
		}
	}
		break;
 8002ed2:	e126      	b.n	8003122 <process_command+0xb16>

	case SETLED_CMD:
	{
		if (frame->params_len != PARAM_LEN_SETLED) {
 8002ed4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002ed8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f893 330e 	ldrb.w	r3, [r3, #782]	@ 0x30e
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d003      	beq.n	8002eee <process_command+0x8e2>
			error = WRLEN;
 8002ee6:	2302      	movs	r3, #2
 8002ee8:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8002eec:	e069      	b.n	8002fc2 <process_command+0x9b6>
		} else {
			char led_char = frame->params[0];
 8002eee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002ef2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f893 320d 	ldrb.w	r3, [r3, #525]	@ 0x20d
 8002efc:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121
			if (led_char == '0' || led_char == '1') {
 8002f00:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 8002f04:	2b30      	cmp	r3, #48	@ 0x30
 8002f06:	d003      	beq.n	8002f10 <process_command+0x904>
 8002f08:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 8002f0c:	2b31      	cmp	r3, #49	@ 0x31
 8002f0e:	d155      	bne.n	8002fbc <process_command+0x9b0>
				led_state = led_char - '0';
 8002f10:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 8002f14:	3b30      	subs	r3, #48	@ 0x30
 8002f16:	b2da      	uxtb	r2, r3
 8002f18:	4b26      	ldr	r3, [pc, #152]	@ (8002fb4 <process_command+0x9a8>)
 8002f1a:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, led_state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8002f1c:	4b25      	ldr	r3, [pc, #148]	@ (8002fb4 <process_command+0x9a8>)
 8002f1e:	781b      	ldrb	r3, [r3, #0]
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	bf14      	ite	ne
 8002f26:	2301      	movne	r3, #1
 8002f28:	2300      	moveq	r3, #0
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	2108      	movs	r1, #8
 8002f30:	4821      	ldr	r0, [pc, #132]	@ (8002fb8 <process_command+0x9ac>)
 8002f32:	f001 fba5 	bl	8004680 <HAL_GPIO_WritePin>
				if (build_response_frame(response_buffer, response_size,
				DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 8002f36:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002f3a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002f3e:	681a      	ldr	r2, [r3, #0]
				if (build_response_frame(response_buffer, response_size,
 8002f40:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002f44:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	7a9b      	ldrb	r3, [r3, #10]
 8002f4c:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8002f50:	f5a1 719a 	sub.w	r1, r1, #308	@ 0x134
 8002f54:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8002f58:	f5a0 7098 	sub.w	r0, r0, #304	@ 0x130
 8002f5c:	2400      	movs	r4, #0
 8002f5e:	9402      	str	r4, [sp, #8]
 8002f60:	4c12      	ldr	r4, [pc, #72]	@ (8002fac <process_command+0x9a0>)
 8002f62:	9401      	str	r4, [sp, #4]
 8002f64:	9300      	str	r3, [sp, #0]
 8002f66:	4613      	mov	r3, r2
 8002f68:	4a08      	ldr	r2, [pc, #32]	@ (8002f8c <process_command+0x980>)
 8002f6a:	6809      	ldr	r1, [r1, #0]
 8002f6c:	6800      	ldr	r0, [r0, #0]
 8002f6e:	f7fe ff67 	bl	8001e40 <build_response_frame>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d024      	beq.n	8002fc2 <process_command+0x9b6>
					UART_TX_FSend("%s", response_buffer);
 8002f78:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002f7c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002f80:	6819      	ldr	r1, [r3, #0]
 8002f82:	4803      	ldr	r0, [pc, #12]	@ (8002f90 <process_command+0x984>)
 8002f84:	f7fd fb7c 	bl	8000680 <UART_TX_FSend>
				if (build_response_frame(response_buffer, response_size,
 8002f88:	e01b      	b.n	8002fc2 <process_command+0x9b6>
 8002f8a:	bf00      	nop
 8002f8c:	08009f30 	.word	0x08009f30
 8002f90:	08009f84 	.word	0x08009f84
 8002f94:	20002438 	.word	0x20002438
 8002f98:	08009fa0 	.word	0x08009fa0
 8002f9c:	20000000 	.word	0x20000000
 8002fa0:	20000004 	.word	0x20000004
 8002fa4:	0800a1c4 	.word	0x0800a1c4
 8002fa8:	20002320 	.word	0x20002320
 8002fac:	08009f88 	.word	0x08009f88
 8002fb0:	08009fac 	.word	0x08009fac
 8002fb4:	20002439 	.word	0x20002439
 8002fb8:	40020800 	.word	0x40020800
				}
			} else {
				error = WRCMD;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
			}
		}

		if (error) {
 8002fc2:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	f000 80ad 	beq.w	8003126 <process_command+0xb1a>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 8002fcc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002fd0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002fd4:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002fd6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002fda:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	7a9b      	ldrb	r3, [r3, #10]
 8002fe2:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8002fe6:	f5a2 719a 	sub.w	r1, r2, #308	@ 0x134
 8002fea:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8002fee:	f5a2 7098 	sub.w	r0, r2, #304	@ 0x130
 8002ff2:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 8002ff6:	9202      	str	r2, [sp, #8]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	9201      	str	r2, [sp, #4]
 8002ffc:	9300      	str	r3, [sp, #0]
 8002ffe:	4623      	mov	r3, r4
 8003000:	4a4e      	ldr	r2, [pc, #312]	@ (800313c <process_command+0xb30>)
 8003002:	6809      	ldr	r1, [r1, #0]
 8003004:	6800      	ldr	r0, [r0, #0]
 8003006:	f7fe ff1b 	bl	8001e40 <build_response_frame>
 800300a:	4603      	mov	r3, r0
 800300c:	2b00      	cmp	r3, #0
 800300e:	f000 808a 	beq.w	8003126 <process_command+0xb1a>
				UART_TX_FSend("%s", response_buffer);
 8003012:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003016:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800301a:	6819      	ldr	r1, [r3, #0]
 800301c:	4848      	ldr	r0, [pc, #288]	@ (8003140 <process_command+0xb34>)
 800301e:	f7fd fb2f 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 8003022:	e080      	b.n	8003126 <process_command+0xb1a>

	case GETLED_CMD:
	{
		GPIO_PinState actual_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 8003024:	2108      	movs	r1, #8
 8003026:	4847      	ldr	r0, [pc, #284]	@ (8003144 <process_command+0xb38>)
 8003028:	f001 fb12 	bl	8004650 <HAL_GPIO_ReadPin>
 800302c:	4603      	mov	r3, r0
 800302e:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
		uint8_t actual_led_state = (actual_state == GPIO_PIN_SET) ? 1 : 0;
 8003032:	f897 3123 	ldrb.w	r3, [r7, #291]	@ 0x123
 8003036:	2b01      	cmp	r3, #1
 8003038:	bf0c      	ite	eq
 800303a:	2301      	moveq	r3, #1
 800303c:	2300      	movne	r3, #0
 800303e:	b2db      	uxtb	r3, r3
 8003040:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122

		sprintf(data_buffer, LED_PREFIX "%01u", actual_led_state);
 8003044:	f897 2122 	ldrb.w	r2, [r7, #290]	@ 0x122
 8003048:	f107 0310 	add.w	r3, r7, #16
 800304c:	493e      	ldr	r1, [pc, #248]	@ (8003148 <process_command+0xb3c>)
 800304e:	4618      	mov	r0, r3
 8003050:	f006 fa46 	bl	80094e0 <siprintf>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 8003054:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003058:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800305c:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 800305e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003062:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	7a9b      	ldrb	r3, [r3, #10]
 800306a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800306e:	f5a2 719a 	sub.w	r1, r2, #308	@ 0x134
 8003072:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8003076:	f5a2 7098 	sub.w	r0, r2, #304	@ 0x130
 800307a:	2200      	movs	r2, #0
 800307c:	9202      	str	r2, [sp, #8]
 800307e:	f107 0210 	add.w	r2, r7, #16
 8003082:	9201      	str	r2, [sp, #4]
 8003084:	9300      	str	r3, [sp, #0]
 8003086:	4623      	mov	r3, r4
 8003088:	4a2c      	ldr	r2, [pc, #176]	@ (800313c <process_command+0xb30>)
 800308a:	6809      	ldr	r1, [r1, #0]
 800308c:	6800      	ldr	r0, [r0, #0]
 800308e:	f7fe fed7 	bl	8001e40 <build_response_frame>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d048      	beq.n	800312a <process_command+0xb1e>
			UART_TX_FSend("%s", response_buffer);
 8003098:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800309c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80030a0:	6819      	ldr	r1, [r3, #0]
 80030a2:	4827      	ldr	r0, [pc, #156]	@ (8003140 <process_command+0xb34>)
 80030a4:	f7fd faec 	bl	8000680 <UART_TX_FSend>
		}
	}
	break;
 80030a8:	e03f      	b.n	800312a <process_command+0xb1e>

	default:
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, NULL, WRCMD)) {
 80030aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80030ae:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80030b2:	681a      	ldr	r2, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80030b4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80030b8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	7a9b      	ldrb	r3, [r3, #10]
 80030c0:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 80030c4:	f5a1 719a 	sub.w	r1, r1, #308	@ 0x134
 80030c8:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 80030cc:	f5a0 7098 	sub.w	r0, r0, #304	@ 0x130
 80030d0:	2401      	movs	r4, #1
 80030d2:	9402      	str	r4, [sp, #8]
 80030d4:	2400      	movs	r4, #0
 80030d6:	9401      	str	r4, [sp, #4]
 80030d8:	9300      	str	r3, [sp, #0]
 80030da:	4613      	mov	r3, r2
 80030dc:	4a17      	ldr	r2, [pc, #92]	@ (800313c <process_command+0xb30>)
 80030de:	6809      	ldr	r1, [r1, #0]
 80030e0:	6800      	ldr	r0, [r0, #0]
 80030e2:	f7fe fead 	bl	8001e40 <build_response_frame>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d020      	beq.n	800312e <process_command+0xb22>
			UART_TX_FSend("%s", response_buffer);
 80030ec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80030f0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80030f4:	6819      	ldr	r1, [r3, #0]
 80030f6:	4812      	ldr	r0, [pc, #72]	@ (8003140 <process_command+0xb34>)
 80030f8:	f7fd fac2 	bl	8000680 <UART_TX_FSend>
		}
		break;
 80030fc:	e017      	b.n	800312e <process_command+0xb22>
		break;
 80030fe:	bf00      	nop
 8003100:	e016      	b.n	8003130 <process_command+0xb24>
		break;
 8003102:	bf00      	nop
 8003104:	e014      	b.n	8003130 <process_command+0xb24>
		break;
 8003106:	bf00      	nop
 8003108:	e012      	b.n	8003130 <process_command+0xb24>
		break;
 800310a:	bf00      	nop
 800310c:	e010      	b.n	8003130 <process_command+0xb24>
		break;
 800310e:	bf00      	nop
 8003110:	e00e      	b.n	8003130 <process_command+0xb24>
		break;
 8003112:	bf00      	nop
 8003114:	e00c      	b.n	8003130 <process_command+0xb24>
		break;
 8003116:	bf00      	nop
 8003118:	e00a      	b.n	8003130 <process_command+0xb24>
		break;
 800311a:	bf00      	nop
 800311c:	e008      	b.n	8003130 <process_command+0xb24>
		break;
 800311e:	bf00      	nop
 8003120:	e006      	b.n	8003130 <process_command+0xb24>
		break;
 8003122:	bf00      	nop
 8003124:	e004      	b.n	8003130 <process_command+0xb24>
		break;
 8003126:	bf00      	nop
 8003128:	e002      	b.n	8003130 <process_command+0xb24>
	break;
 800312a:	bf00      	nop
 800312c:	e000      	b.n	8003130 <process_command+0xb24>
		break;
 800312e:	bf00      	nop
	}
}
 8003130:	bf00      	nop
 8003132:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8003136:	46bd      	mov	sp, r7
 8003138:	bd90      	pop	{r4, r7, pc}
 800313a:	bf00      	nop
 800313c:	08009f30 	.word	0x08009f30
 8003140:	08009f84 	.word	0x08009f84
 8003144:	40020800 	.word	0x40020800
 8003148:	08009fb8 	.word	0x08009fb8

0800314c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003152:	2300      	movs	r3, #0
 8003154:	607b      	str	r3, [r7, #4]
 8003156:	4b10      	ldr	r3, [pc, #64]	@ (8003198 <HAL_MspInit+0x4c>)
 8003158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800315a:	4a0f      	ldr	r2, [pc, #60]	@ (8003198 <HAL_MspInit+0x4c>)
 800315c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003160:	6453      	str	r3, [r2, #68]	@ 0x44
 8003162:	4b0d      	ldr	r3, [pc, #52]	@ (8003198 <HAL_MspInit+0x4c>)
 8003164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003166:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800316a:	607b      	str	r3, [r7, #4]
 800316c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800316e:	2300      	movs	r3, #0
 8003170:	603b      	str	r3, [r7, #0]
 8003172:	4b09      	ldr	r3, [pc, #36]	@ (8003198 <HAL_MspInit+0x4c>)
 8003174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003176:	4a08      	ldr	r2, [pc, #32]	@ (8003198 <HAL_MspInit+0x4c>)
 8003178:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800317c:	6413      	str	r3, [r2, #64]	@ 0x40
 800317e:	4b06      	ldr	r3, [pc, #24]	@ (8003198 <HAL_MspInit+0x4c>)
 8003180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003182:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003186:	603b      	str	r3, [r7, #0]
 8003188:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800318a:	2007      	movs	r0, #7
 800318c:	f000 fc6e 	bl	8003a6c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003190:	bf00      	nop
 8003192:	3708      	adds	r7, #8
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	40023800 	.word	0x40023800

0800319c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80031a0:	bf00      	nop
 80031a2:	e7fd      	b.n	80031a0 <NMI_Handler+0x4>

080031a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031a8:	bf00      	nop
 80031aa:	e7fd      	b.n	80031a8 <HardFault_Handler+0x4>

080031ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031ac:	b480      	push	{r7}
 80031ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031b0:	bf00      	nop
 80031b2:	e7fd      	b.n	80031b0 <MemManage_Handler+0x4>

080031b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031b8:	bf00      	nop
 80031ba:	e7fd      	b.n	80031b8 <BusFault_Handler+0x4>

080031bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031bc:	b480      	push	{r7}
 80031be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031c0:	bf00      	nop
 80031c2:	e7fd      	b.n	80031c0 <UsageFault_Handler+0x4>

080031c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80031c4:	b480      	push	{r7}
 80031c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80031c8:	bf00      	nop
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr

080031d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031d2:	b480      	push	{r7}
 80031d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031d6:	bf00      	nop
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031e4:	bf00      	nop
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr

080031ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031ee:	b580      	push	{r7, lr}
 80031f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031f2:	f000 fb4b 	bl	800388c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031f6:	bf00      	nop
 80031f8:	bd80      	pop	{r7, pc}
	...

080031fc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003200:	4802      	ldr	r0, [pc, #8]	@ (800320c <DMA1_Stream0_IRQHandler+0x10>)
 8003202:	f000 fe0d 	bl	8003e20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003206:	bf00      	nop
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	20002374 	.word	0x20002374

08003210 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003214:	4802      	ldr	r0, [pc, #8]	@ (8003220 <DMA1_Stream6_IRQHandler+0x10>)
 8003216:	f000 fe03 	bl	8003e20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800321a:	bf00      	nop
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	200023d4 	.word	0x200023d4

08003224 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003228:	4802      	ldr	r0, [pc, #8]	@ (8003234 <I2C1_EV_IRQHandler+0x10>)
 800322a:	f001 fe59 	bl	8004ee0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800322e:	bf00      	nop
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	20002320 	.word	0x20002320

08003238 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800323c:	4802      	ldr	r0, [pc, #8]	@ (8003248 <I2C1_ER_IRQHandler+0x10>)
 800323e:	f001 ffc0 	bl	80051c2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8003242:	bf00      	nop
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	20002320 	.word	0x20002320

0800324c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003250:	4802      	ldr	r0, [pc, #8]	@ (800325c <USART2_IRQHandler+0x10>)
 8003252:	f005 fa07 	bl	8008664 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003256:	bf00      	nop
 8003258:	bd80      	pop	{r7, pc}
 800325a:	bf00      	nop
 800325c:	200026c8 	.word	0x200026c8

08003260 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003264:	4802      	ldr	r0, [pc, #8]	@ (8003270 <TIM3_IRQHandler+0x10>)
 8003266:	f004 fda2 	bl	8007dae <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800326a:	bf00      	nop
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	20002680 	.word	0x20002680

08003274 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b086      	sub	sp, #24
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800327c:	4a14      	ldr	r2, [pc, #80]	@ (80032d0 <_sbrk+0x5c>)
 800327e:	4b15      	ldr	r3, [pc, #84]	@ (80032d4 <_sbrk+0x60>)
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003288:	4b13      	ldr	r3, [pc, #76]	@ (80032d8 <_sbrk+0x64>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d102      	bne.n	8003296 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003290:	4b11      	ldr	r3, [pc, #68]	@ (80032d8 <_sbrk+0x64>)
 8003292:	4a12      	ldr	r2, [pc, #72]	@ (80032dc <_sbrk+0x68>)
 8003294:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003296:	4b10      	ldr	r3, [pc, #64]	@ (80032d8 <_sbrk+0x64>)
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4413      	add	r3, r2
 800329e:	693a      	ldr	r2, [r7, #16]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d207      	bcs.n	80032b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032a4:	f006 f97a 	bl	800959c <__errno>
 80032a8:	4603      	mov	r3, r0
 80032aa:	220c      	movs	r2, #12
 80032ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80032b2:	e009      	b.n	80032c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032b4:	4b08      	ldr	r3, [pc, #32]	@ (80032d8 <_sbrk+0x64>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032ba:	4b07      	ldr	r3, [pc, #28]	@ (80032d8 <_sbrk+0x64>)
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4413      	add	r3, r2
 80032c2:	4a05      	ldr	r2, [pc, #20]	@ (80032d8 <_sbrk+0x64>)
 80032c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032c6:	68fb      	ldr	r3, [r7, #12]
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3718      	adds	r7, #24
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	20020000 	.word	0x20020000
 80032d4:	00000400 	.word	0x00000400
 80032d8:	20002664 	.word	0x20002664
 80032dc:	20002860 	.word	0x20002860

080032e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032e4:	4b06      	ldr	r3, [pc, #24]	@ (8003300 <SystemInit+0x20>)
 80032e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ea:	4a05      	ldr	r2, [pc, #20]	@ (8003300 <SystemInit+0x20>)
 80032ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80032f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032f4:	bf00      	nop
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	e000ed00 	.word	0xe000ed00

08003304 <TCS34725_WriteReg>:
uint8_t dma_buffer[8];

static uint32_t tcs_poweron_tick = 0;
static uint8_t config_step = 0;

void TCS34725_WriteReg(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value) {
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	460b      	mov	r3, r1
 800330e:	70fb      	strb	r3, [r7, #3]
 8003310:	4613      	mov	r3, r2
 8003312:	70bb      	strb	r3, [r7, #2]
    static uint8_t data[2];
    data[0] = TCS34725_COMMAND_BIT | reg;
 8003314:	78fb      	ldrb	r3, [r7, #3]
 8003316:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800331a:	b2da      	uxtb	r2, r3
 800331c:	4b0a      	ldr	r3, [pc, #40]	@ (8003348 <TCS34725_WriteReg+0x44>)
 800331e:	701a      	strb	r2, [r3, #0]
    data[1] = value;
 8003320:	4a09      	ldr	r2, [pc, #36]	@ (8003348 <TCS34725_WriteReg+0x44>)
 8003322:	78bb      	ldrb	r3, [r7, #2]
 8003324:	7053      	strb	r3, [r2, #1]

    if (HAL_I2C_GetState(hi2c) != HAL_I2C_STATE_READY) {
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f002 f850 	bl	80053cc <HAL_I2C_GetState>
 800332c:	4603      	mov	r3, r0
 800332e:	2b20      	cmp	r3, #32
 8003330:	d106      	bne.n	8003340 <TCS34725_WriteReg+0x3c>
        return;
    }

    HAL_I2C_Master_Transmit_DMA(hi2c, TCS34725_ADDRESS, data, 2);
 8003332:	2302      	movs	r3, #2
 8003334:	4a04      	ldr	r2, [pc, #16]	@ (8003348 <TCS34725_WriteReg+0x44>)
 8003336:	2152      	movs	r1, #82	@ 0x52
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	f001 fb15 	bl	8004968 <HAL_I2C_Master_Transmit_DMA>
 800333e:	e000      	b.n	8003342 <TCS34725_WriteReg+0x3e>
        return;
 8003340:	bf00      	nop
}
 8003342:	3708      	adds	r7, #8
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}
 8003348:	2000267c 	.word	0x2000267c

0800334c <TCS34725_Init>:


void TCS34725_Init(I2C_HandleTypeDef *hi2c) {
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
    (void)hi2c;
    config_step = 0;
 8003354:	4b05      	ldr	r3, [pc, #20]	@ (800336c <TCS34725_Init+0x20>)
 8003356:	2200      	movs	r2, #0
 8003358:	701a      	strb	r2, [r3, #0]
    sensor_state = TCS_STATE_INIT_READ_ID;
 800335a:	4b05      	ldr	r3, [pc, #20]	@ (8003370 <TCS34725_Init+0x24>)
 800335c:	2200      	movs	r2, #0
 800335e:	701a      	strb	r2, [r3, #0]
}
 8003360:	bf00      	nop
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr
 800336c:	20002678 	.word	0x20002678
 8003370:	20002668 	.word	0x20002668

08003374 <TCS34725_HandleLoop>:

// Glowna petla obslugi czujnika
void TCS34725_HandleLoop(I2C_HandleTypeDef *hi2c) {
 8003374:	b580      	push	{r7, lr}
 8003376:	b086      	sub	sp, #24
 8003378:	af02      	add	r7, sp, #8
 800337a:	6078      	str	r0, [r7, #4]
    
    //Oczyt id
    if (sensor_state == TCS_STATE_INIT_READ_ID) {
 800337c:	4b42      	ldr	r3, [pc, #264]	@ (8003488 <TCS34725_HandleLoop+0x114>)
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	b2db      	uxtb	r3, r3
 8003382:	2b00      	cmp	r3, #0
 8003384:	d11b      	bne.n	80033be <TCS34725_HandleLoop+0x4a>
        if (HAL_I2C_GetState(hi2c) == HAL_I2C_STATE_READY) {
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f002 f820 	bl	80053cc <HAL_I2C_GetState>
 800338c:	4603      	mov	r3, r0
 800338e:	2b20      	cmp	r3, #32
 8003390:	d175      	bne.n	800347e <TCS34725_HandleLoop+0x10a>
            uint8_t reg_addr = TCS34725_COMMAND_BIT | TCS34725_ID;
 8003392:	2392      	movs	r3, #146	@ 0x92
 8003394:	73fb      	strb	r3, [r7, #15]
            HAL_StatusTypeDef status = HAL_I2C_Mem_Read_DMA(hi2c,
 8003396:	7bfb      	ldrb	r3, [r7, #15]
 8003398:	b29a      	uxth	r2, r3
 800339a:	2301      	movs	r3, #1
 800339c:	9301      	str	r3, [sp, #4]
 800339e:	4b3b      	ldr	r3, [pc, #236]	@ (800348c <TCS34725_HandleLoop+0x118>)
 80033a0:	9300      	str	r3, [sp, #0]
 80033a2:	2301      	movs	r3, #1
 80033a4:	2152      	movs	r1, #82	@ 0x52
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f001 fc0a 	bl	8004bc0 <HAL_I2C_Mem_Read_DMA>
 80033ac:	4603      	mov	r3, r0
 80033ae:	73bb      	strb	r3, [r7, #14]
                                                           TCS34725_ADDRESS,
                                                           reg_addr,
                                                           I2C_MEMADD_SIZE_8BIT,
                                                           dma_buffer,
                                                           1);
            if (status == HAL_OK) {
 80033b0:	7bbb      	ldrb	r3, [r7, #14]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d163      	bne.n	800347e <TCS34725_HandleLoop+0x10a>
                sensor_state = TCS_STATE_BUSY;
 80033b6:	4b34      	ldr	r3, [pc, #208]	@ (8003488 <TCS34725_HandleLoop+0x114>)
 80033b8:	2204      	movs	r2, #4
 80033ba:	701a      	strb	r2, [r3, #0]
                TCS34725_WriteReg(hi2c, TCS34725_ENABLE, TCS34725_ENABLE_PON | TCS34725_ENABLE_AEN);
                sensor_state = TCS_STATE_READY;
            }
        }
    }
}
 80033bc:	e05f      	b.n	800347e <TCS34725_HandleLoop+0x10a>
    else if (sensor_state == TCS_STATE_CONFIGURING) {
 80033be:	4b32      	ldr	r3, [pc, #200]	@ (8003488 <TCS34725_HandleLoop+0x114>)
 80033c0:	781b      	ldrb	r3, [r3, #0]
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d13e      	bne.n	8003446 <TCS34725_HandleLoop+0xd2>
        if (HAL_I2C_GetState(hi2c) == HAL_I2C_STATE_READY) {
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	f001 ffff 	bl	80053cc <HAL_I2C_GetState>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b20      	cmp	r3, #32
 80033d2:	d154      	bne.n	800347e <TCS34725_HandleLoop+0x10a>
            switch (config_step) {
 80033d4:	4b2e      	ldr	r3, [pc, #184]	@ (8003490 <TCS34725_HandleLoop+0x11c>)
 80033d6:	781b      	ldrb	r3, [r3, #0]
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d026      	beq.n	800342a <TCS34725_HandleLoop+0xb6>
 80033dc:	2b02      	cmp	r3, #2
 80033de:	dc4e      	bgt.n	800347e <TCS34725_HandleLoop+0x10a>
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d002      	beq.n	80033ea <TCS34725_HandleLoop+0x76>
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d011      	beq.n	800340c <TCS34725_HandleLoop+0x98>
}
 80033e8:	e049      	b.n	800347e <TCS34725_HandleLoop+0x10a>
                    TCS34725_WriteReg(hi2c, TCS34725_ATIME, TIME_TABLE[current_time_index]);
 80033ea:	4b2a      	ldr	r3, [pc, #168]	@ (8003494 <TCS34725_HandleLoop+0x120>)
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	461a      	mov	r2, r3
 80033f2:	4b29      	ldr	r3, [pc, #164]	@ (8003498 <TCS34725_HandleLoop+0x124>)
 80033f4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	461a      	mov	r2, r3
 80033fc:	2101      	movs	r1, #1
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f7ff ff80 	bl	8003304 <TCS34725_WriteReg>
                    config_step = 1;
 8003404:	4b22      	ldr	r3, [pc, #136]	@ (8003490 <TCS34725_HandleLoop+0x11c>)
 8003406:	2201      	movs	r2, #1
 8003408:	701a      	strb	r2, [r3, #0]
                    break;
 800340a:	e038      	b.n	800347e <TCS34725_HandleLoop+0x10a>
                    TCS34725_WriteReg(hi2c, TCS34725_CONTROL, GAIN_TABLE[current_gain_index]);
 800340c:	4b23      	ldr	r3, [pc, #140]	@ (800349c <TCS34725_HandleLoop+0x128>)
 800340e:	781b      	ldrb	r3, [r3, #0]
 8003410:	b2db      	uxtb	r3, r3
 8003412:	461a      	mov	r2, r3
 8003414:	4b22      	ldr	r3, [pc, #136]	@ (80034a0 <TCS34725_HandleLoop+0x12c>)
 8003416:	5c9b      	ldrb	r3, [r3, r2]
 8003418:	461a      	mov	r2, r3
 800341a:	210f      	movs	r1, #15
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f7ff ff71 	bl	8003304 <TCS34725_WriteReg>
                    config_step = 2;
 8003422:	4b1b      	ldr	r3, [pc, #108]	@ (8003490 <TCS34725_HandleLoop+0x11c>)
 8003424:	2202      	movs	r2, #2
 8003426:	701a      	strb	r2, [r3, #0]
                    break;
 8003428:	e029      	b.n	800347e <TCS34725_HandleLoop+0x10a>
                    TCS34725_WriteReg(hi2c, TCS34725_ENABLE, TCS34725_ENABLE_PON);
 800342a:	2201      	movs	r2, #1
 800342c:	2100      	movs	r1, #0
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f7ff ff68 	bl	8003304 <TCS34725_WriteReg>
                    tcs_poweron_tick = HAL_GetTick();
 8003434:	f000 fa3e 	bl	80038b4 <HAL_GetTick>
 8003438:	4603      	mov	r3, r0
 800343a:	4a1a      	ldr	r2, [pc, #104]	@ (80034a4 <TCS34725_HandleLoop+0x130>)
 800343c:	6013      	str	r3, [r2, #0]
                    sensor_state = TCS_STATE_POWERUP_WAIT;
 800343e:	4b12      	ldr	r3, [pc, #72]	@ (8003488 <TCS34725_HandleLoop+0x114>)
 8003440:	2202      	movs	r2, #2
 8003442:	701a      	strb	r2, [r3, #0]
                    break;
 8003444:	e01b      	b.n	800347e <TCS34725_HandleLoop+0x10a>
    else if (sensor_state == TCS_STATE_POWERUP_WAIT) {
 8003446:	4b10      	ldr	r3, [pc, #64]	@ (8003488 <TCS34725_HandleLoop+0x114>)
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b02      	cmp	r3, #2
 800344e:	d116      	bne.n	800347e <TCS34725_HandleLoop+0x10a>
        if ((HAL_GetTick() - tcs_poweron_tick) >= 3) {
 8003450:	f000 fa30 	bl	80038b4 <HAL_GetTick>
 8003454:	4602      	mov	r2, r0
 8003456:	4b13      	ldr	r3, [pc, #76]	@ (80034a4 <TCS34725_HandleLoop+0x130>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	2b02      	cmp	r3, #2
 800345e:	d90e      	bls.n	800347e <TCS34725_HandleLoop+0x10a>
            if (HAL_I2C_GetState(hi2c) == HAL_I2C_STATE_READY) {
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f001 ffb3 	bl	80053cc <HAL_I2C_GetState>
 8003466:	4603      	mov	r3, r0
 8003468:	2b20      	cmp	r3, #32
 800346a:	d108      	bne.n	800347e <TCS34725_HandleLoop+0x10a>
                TCS34725_WriteReg(hi2c, TCS34725_ENABLE, TCS34725_ENABLE_PON | TCS34725_ENABLE_AEN);
 800346c:	2203      	movs	r2, #3
 800346e:	2100      	movs	r1, #0
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	f7ff ff47 	bl	8003304 <TCS34725_WriteReg>
                sensor_state = TCS_STATE_READY;
 8003476:	4b04      	ldr	r3, [pc, #16]	@ (8003488 <TCS34725_HandleLoop+0x114>)
 8003478:	2203      	movs	r2, #3
 800347a:	701a      	strb	r2, [r3, #0]
}
 800347c:	e7ff      	b.n	800347e <TCS34725_HandleLoop+0x10a>
 800347e:	bf00      	nop
 8003480:	3710      	adds	r7, #16
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	20002668 	.word	0x20002668
 800348c:	2000266c 	.word	0x2000266c
 8003490:	20002678 	.word	0x20002678
 8003494:	20000004 	.word	0x20000004
 8003498:	0800a1c4 	.word	0x0800a1c4
 800349c:	20002438 	.word	0x20002438
 80034a0:	0800a1c0 	.word	0x0800a1c0
 80034a4:	20002674 	.word	0x20002674

080034a8 <TCS34725_Start_DMA_Read>:

// Rozpoczecie odczytu danych kolorow przez DMA
void TCS34725_Start_DMA_Read(I2C_HandleTypeDef *hi2c) {
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b086      	sub	sp, #24
 80034ac:	af02      	add	r7, sp, #8
 80034ae:	6078      	str	r0, [r7, #4]
    if (sensor_state != TCS_STATE_READY) {
 80034b0:	4b10      	ldr	r3, [pc, #64]	@ (80034f4 <TCS34725_Start_DMA_Read+0x4c>)
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b03      	cmp	r3, #3
 80034b8:	d118      	bne.n	80034ec <TCS34725_Start_DMA_Read+0x44>
        return;
    }

    sensor_state = TCS_STATE_BUSY;
 80034ba:	4b0e      	ldr	r3, [pc, #56]	@ (80034f4 <TCS34725_Start_DMA_Read+0x4c>)
 80034bc:	2204      	movs	r2, #4
 80034be:	701a      	strb	r2, [r3, #0]

    uint8_t reg_addr = TCS34725_COMMAND_BIT | 0x20 | TCS34725_CDATAL;
 80034c0:	23b4      	movs	r3, #180	@ 0xb4
 80034c2:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read_DMA(hi2c,
 80034c4:	7bfb      	ldrb	r3, [r7, #15]
 80034c6:	b29a      	uxth	r2, r3
 80034c8:	2308      	movs	r3, #8
 80034ca:	9301      	str	r3, [sp, #4]
 80034cc:	4b0a      	ldr	r3, [pc, #40]	@ (80034f8 <TCS34725_Start_DMA_Read+0x50>)
 80034ce:	9300      	str	r3, [sp, #0]
 80034d0:	2301      	movs	r3, #1
 80034d2:	2152      	movs	r1, #82	@ 0x52
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	f001 fb73 	bl	8004bc0 <HAL_I2C_Mem_Read_DMA>
 80034da:	4603      	mov	r3, r0
 80034dc:	73bb      	strb	r3, [r7, #14]
                                                   TCS34725_ADDRESS,
                                                   reg_addr,
                                                   I2C_MEMADD_SIZE_8BIT,
                                                   dma_buffer,
                                                   8);
    if (status != HAL_OK) {
 80034de:	7bbb      	ldrb	r3, [r7, #14]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d004      	beq.n	80034ee <TCS34725_Start_DMA_Read+0x46>
        sensor_state = TCS_STATE_READY;
 80034e4:	4b03      	ldr	r3, [pc, #12]	@ (80034f4 <TCS34725_Start_DMA_Read+0x4c>)
 80034e6:	2203      	movs	r2, #3
 80034e8:	701a      	strb	r2, [r3, #0]
 80034ea:	e000      	b.n	80034ee <TCS34725_Start_DMA_Read+0x46>
        return;
 80034ec:	bf00      	nop
    }
}
 80034ee:	3710      	adds	r7, #16
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	20002668 	.word	0x20002668
 80034f8:	2000266c 	.word	0x2000266c

080034fc <HAL_I2C_MemRxCpltCallback>:

// Callback po zakonczeniu odczytu DMA
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b084      	sub	sp, #16
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance != hi2c1.Instance) {
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	4b26      	ldr	r3, [pc, #152]	@ (80035a4 <HAL_I2C_MemRxCpltCallback+0xa8>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	429a      	cmp	r2, r3
 800350e:	d145      	bne.n	800359c <HAL_I2C_MemRxCpltCallback+0xa0>
        return;
    }

    // Jesli bylismy w trakcie odczytu ID (inicjalizacja)
    if (sensor_state == TCS_STATE_BUSY && config_step == 0) {
 8003510:	4b25      	ldr	r3, [pc, #148]	@ (80035a8 <HAL_I2C_MemRxCpltCallback+0xac>)
 8003512:	781b      	ldrb	r3, [r3, #0]
 8003514:	b2db      	uxtb	r3, r3
 8003516:	2b04      	cmp	r3, #4
 8003518:	d10f      	bne.n	800353a <HAL_I2C_MemRxCpltCallback+0x3e>
 800351a:	4b24      	ldr	r3, [pc, #144]	@ (80035ac <HAL_I2C_MemRxCpltCallback+0xb0>)
 800351c:	781b      	ldrb	r3, [r3, #0]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d10b      	bne.n	800353a <HAL_I2C_MemRxCpltCallback+0x3e>
        if (dma_buffer[0] == TCS34725_EXPECTED_ID) {
 8003522:	4b23      	ldr	r3, [pc, #140]	@ (80035b0 <HAL_I2C_MemRxCpltCallback+0xb4>)
 8003524:	781b      	ldrb	r3, [r3, #0]
 8003526:	2b44      	cmp	r3, #68	@ 0x44
 8003528:	d103      	bne.n	8003532 <HAL_I2C_MemRxCpltCallback+0x36>
            sensor_state = TCS_STATE_CONFIGURING;
 800352a:	4b1f      	ldr	r3, [pc, #124]	@ (80035a8 <HAL_I2C_MemRxCpltCallback+0xac>)
 800352c:	2201      	movs	r2, #1
 800352e:	701a      	strb	r2, [r3, #0]
        } else {
            sensor_state = TCS_STATE_ERROR;
        }
        return;
 8003530:	e035      	b.n	800359e <HAL_I2C_MemRxCpltCallback+0xa2>
            sensor_state = TCS_STATE_ERROR;
 8003532:	4b1d      	ldr	r3, [pc, #116]	@ (80035a8 <HAL_I2C_MemRxCpltCallback+0xac>)
 8003534:	2205      	movs	r2, #5
 8003536:	701a      	strb	r2, [r3, #0]
        return;
 8003538:	e031      	b.n	800359e <HAL_I2C_MemRxCpltCallback+0xa2>
    }

    // Normalny odczyt danych kolorow
    TCS34725_Data_t sensor_data;
    sensor_data.c = (uint16_t)(dma_buffer[1] << 8) | dma_buffer[0];
 800353a:	4b1d      	ldr	r3, [pc, #116]	@ (80035b0 <HAL_I2C_MemRxCpltCallback+0xb4>)
 800353c:	785b      	ldrb	r3, [r3, #1]
 800353e:	021b      	lsls	r3, r3, #8
 8003540:	b29b      	uxth	r3, r3
 8003542:	4a1b      	ldr	r2, [pc, #108]	@ (80035b0 <HAL_I2C_MemRxCpltCallback+0xb4>)
 8003544:	7812      	ldrb	r2, [r2, #0]
 8003546:	4313      	orrs	r3, r2
 8003548:	b29b      	uxth	r3, r3
 800354a:	813b      	strh	r3, [r7, #8]
    sensor_data.r = (uint16_t)(dma_buffer[3] << 8) | dma_buffer[2];
 800354c:	4b18      	ldr	r3, [pc, #96]	@ (80035b0 <HAL_I2C_MemRxCpltCallback+0xb4>)
 800354e:	78db      	ldrb	r3, [r3, #3]
 8003550:	021b      	lsls	r3, r3, #8
 8003552:	b29b      	uxth	r3, r3
 8003554:	4a16      	ldr	r2, [pc, #88]	@ (80035b0 <HAL_I2C_MemRxCpltCallback+0xb4>)
 8003556:	7892      	ldrb	r2, [r2, #2]
 8003558:	4313      	orrs	r3, r2
 800355a:	b29b      	uxth	r3, r3
 800355c:	817b      	strh	r3, [r7, #10]
    sensor_data.g = (uint16_t)(dma_buffer[5] << 8) | dma_buffer[4];
 800355e:	4b14      	ldr	r3, [pc, #80]	@ (80035b0 <HAL_I2C_MemRxCpltCallback+0xb4>)
 8003560:	795b      	ldrb	r3, [r3, #5]
 8003562:	021b      	lsls	r3, r3, #8
 8003564:	b29b      	uxth	r3, r3
 8003566:	4a12      	ldr	r2, [pc, #72]	@ (80035b0 <HAL_I2C_MemRxCpltCallback+0xb4>)
 8003568:	7912      	ldrb	r2, [r2, #4]
 800356a:	4313      	orrs	r3, r2
 800356c:	b29b      	uxth	r3, r3
 800356e:	81bb      	strh	r3, [r7, #12]
    sensor_data.b = (uint16_t)(dma_buffer[7] << 8) | dma_buffer[6];
 8003570:	4b0f      	ldr	r3, [pc, #60]	@ (80035b0 <HAL_I2C_MemRxCpltCallback+0xb4>)
 8003572:	79db      	ldrb	r3, [r3, #7]
 8003574:	021b      	lsls	r3, r3, #8
 8003576:	b29b      	uxth	r3, r3
 8003578:	4a0d      	ldr	r2, [pc, #52]	@ (80035b0 <HAL_I2C_MemRxCpltCallback+0xb4>)
 800357a:	7992      	ldrb	r2, [r2, #6]
 800357c:	4313      	orrs	r3, r2
 800357e:	b29b      	uxth	r3, r3
 8003580:	81fb      	strh	r3, [r7, #14]

    ColorBuffer_Put(&sensor_data, HAL_GetTick());
 8003582:	f000 f997 	bl	80038b4 <HAL_GetTick>
 8003586:	4602      	mov	r2, r0
 8003588:	f107 0308 	add.w	r3, r7, #8
 800358c:	4611      	mov	r1, r2
 800358e:	4618      	mov	r0, r3
 8003590:	f7fd f8ec 	bl	800076c <ColorBuffer_Put>
    sensor_state = TCS_STATE_READY;
 8003594:	4b04      	ldr	r3, [pc, #16]	@ (80035a8 <HAL_I2C_MemRxCpltCallback+0xac>)
 8003596:	2203      	movs	r2, #3
 8003598:	701a      	strb	r2, [r3, #0]
 800359a:	e000      	b.n	800359e <HAL_I2C_MemRxCpltCallback+0xa2>
        return;
 800359c:	bf00      	nop
}
 800359e:	3710      	adds	r7, #16
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	20002320 	.word	0x20002320
 80035a8:	20002668 	.word	0x20002668
 80035ac:	20002678 	.word	0x20002678
 80035b0:	2000266c 	.word	0x2000266c

080035b4 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b086      	sub	sp, #24
 80035b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80035ba:	f107 0308 	add.w	r3, r7, #8
 80035be:	2200      	movs	r2, #0
 80035c0:	601a      	str	r2, [r3, #0]
 80035c2:	605a      	str	r2, [r3, #4]
 80035c4:	609a      	str	r2, [r3, #8]
 80035c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035c8:	463b      	mov	r3, r7
 80035ca:	2200      	movs	r2, #0
 80035cc:	601a      	str	r2, [r3, #0]
 80035ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80035d0:	4b1d      	ldr	r3, [pc, #116]	@ (8003648 <MX_TIM3_Init+0x94>)
 80035d2:	4a1e      	ldr	r2, [pc, #120]	@ (800364c <MX_TIM3_Init+0x98>)
 80035d4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 80035d6:	4b1c      	ldr	r3, [pc, #112]	@ (8003648 <MX_TIM3_Init+0x94>)
 80035d8:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80035dc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035de:	4b1a      	ldr	r3, [pc, #104]	@ (8003648 <MX_TIM3_Init+0x94>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 80035e4:	4b18      	ldr	r3, [pc, #96]	@ (8003648 <MX_TIM3_Init+0x94>)
 80035e6:	2209      	movs	r2, #9
 80035e8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035ea:	4b17      	ldr	r3, [pc, #92]	@ (8003648 <MX_TIM3_Init+0x94>)
 80035ec:	2200      	movs	r2, #0
 80035ee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035f0:	4b15      	ldr	r3, [pc, #84]	@ (8003648 <MX_TIM3_Init+0x94>)
 80035f2:	2200      	movs	r2, #0
 80035f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80035f6:	4814      	ldr	r0, [pc, #80]	@ (8003648 <MX_TIM3_Init+0x94>)
 80035f8:	f004 faea 	bl	8007bd0 <HAL_TIM_Base_Init>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d001      	beq.n	8003606 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8003602:	f7fd fc5f 	bl	8000ec4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003606:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800360a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800360c:	f107 0308 	add.w	r3, r7, #8
 8003610:	4619      	mov	r1, r3
 8003612:	480d      	ldr	r0, [pc, #52]	@ (8003648 <MX_TIM3_Init+0x94>)
 8003614:	f004 fcbb 	bl	8007f8e <HAL_TIM_ConfigClockSource>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800361e:	f7fd fc51 	bl	8000ec4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003622:	2300      	movs	r3, #0
 8003624:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003626:	2300      	movs	r3, #0
 8003628:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800362a:	463b      	mov	r3, r7
 800362c:	4619      	mov	r1, r3
 800362e:	4806      	ldr	r0, [pc, #24]	@ (8003648 <MX_TIM3_Init+0x94>)
 8003630:	f004 fedc 	bl	80083ec <HAL_TIMEx_MasterConfigSynchronization>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800363a:	f7fd fc43 	bl	8000ec4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800363e:	bf00      	nop
 8003640:	3718      	adds	r7, #24
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	20002680 	.word	0x20002680
 800364c:	40000400 	.word	0x40000400

08003650 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a0e      	ldr	r2, [pc, #56]	@ (8003698 <HAL_TIM_Base_MspInit+0x48>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d115      	bne.n	800368e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003662:	2300      	movs	r3, #0
 8003664:	60fb      	str	r3, [r7, #12]
 8003666:	4b0d      	ldr	r3, [pc, #52]	@ (800369c <HAL_TIM_Base_MspInit+0x4c>)
 8003668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800366a:	4a0c      	ldr	r2, [pc, #48]	@ (800369c <HAL_TIM_Base_MspInit+0x4c>)
 800366c:	f043 0302 	orr.w	r3, r3, #2
 8003670:	6413      	str	r3, [r2, #64]	@ 0x40
 8003672:	4b0a      	ldr	r3, [pc, #40]	@ (800369c <HAL_TIM_Base_MspInit+0x4c>)
 8003674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	60fb      	str	r3, [r7, #12]
 800367c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800367e:	2200      	movs	r2, #0
 8003680:	2100      	movs	r1, #0
 8003682:	201d      	movs	r0, #29
 8003684:	f000 f9fd 	bl	8003a82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003688:	201d      	movs	r0, #29
 800368a:	f000 fa16 	bl	8003aba <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800368e:	bf00      	nop
 8003690:	3710      	adds	r7, #16
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	40000400 	.word	0x40000400
 800369c:	40023800 	.word	0x40023800

080036a0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80036a4:	4b11      	ldr	r3, [pc, #68]	@ (80036ec <MX_USART2_UART_Init+0x4c>)
 80036a6:	4a12      	ldr	r2, [pc, #72]	@ (80036f0 <MX_USART2_UART_Init+0x50>)
 80036a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80036aa:	4b10      	ldr	r3, [pc, #64]	@ (80036ec <MX_USART2_UART_Init+0x4c>)
 80036ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80036b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80036b2:	4b0e      	ldr	r3, [pc, #56]	@ (80036ec <MX_USART2_UART_Init+0x4c>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80036b8:	4b0c      	ldr	r3, [pc, #48]	@ (80036ec <MX_USART2_UART_Init+0x4c>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80036be:	4b0b      	ldr	r3, [pc, #44]	@ (80036ec <MX_USART2_UART_Init+0x4c>)
 80036c0:	2200      	movs	r2, #0
 80036c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80036c4:	4b09      	ldr	r3, [pc, #36]	@ (80036ec <MX_USART2_UART_Init+0x4c>)
 80036c6:	220c      	movs	r2, #12
 80036c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036ca:	4b08      	ldr	r3, [pc, #32]	@ (80036ec <MX_USART2_UART_Init+0x4c>)
 80036cc:	2200      	movs	r2, #0
 80036ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80036d0:	4b06      	ldr	r3, [pc, #24]	@ (80036ec <MX_USART2_UART_Init+0x4c>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80036d6:	4805      	ldr	r0, [pc, #20]	@ (80036ec <MX_USART2_UART_Init+0x4c>)
 80036d8:	f004 ff18 	bl	800850c <HAL_UART_Init>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d001      	beq.n	80036e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80036e2:	f7fd fbef 	bl	8000ec4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80036e6:	bf00      	nop
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	200026c8 	.word	0x200026c8
 80036f0:	40004400 	.word	0x40004400

080036f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b08a      	sub	sp, #40	@ 0x28
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036fc:	f107 0314 	add.w	r3, r7, #20
 8003700:	2200      	movs	r2, #0
 8003702:	601a      	str	r2, [r3, #0]
 8003704:	605a      	str	r2, [r3, #4]
 8003706:	609a      	str	r2, [r3, #8]
 8003708:	60da      	str	r2, [r3, #12]
 800370a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a1d      	ldr	r2, [pc, #116]	@ (8003788 <HAL_UART_MspInit+0x94>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d133      	bne.n	800377e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003716:	2300      	movs	r3, #0
 8003718:	613b      	str	r3, [r7, #16]
 800371a:	4b1c      	ldr	r3, [pc, #112]	@ (800378c <HAL_UART_MspInit+0x98>)
 800371c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800371e:	4a1b      	ldr	r2, [pc, #108]	@ (800378c <HAL_UART_MspInit+0x98>)
 8003720:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003724:	6413      	str	r3, [r2, #64]	@ 0x40
 8003726:	4b19      	ldr	r3, [pc, #100]	@ (800378c <HAL_UART_MspInit+0x98>)
 8003728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800372a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800372e:	613b      	str	r3, [r7, #16]
 8003730:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003732:	2300      	movs	r3, #0
 8003734:	60fb      	str	r3, [r7, #12]
 8003736:	4b15      	ldr	r3, [pc, #84]	@ (800378c <HAL_UART_MspInit+0x98>)
 8003738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800373a:	4a14      	ldr	r2, [pc, #80]	@ (800378c <HAL_UART_MspInit+0x98>)
 800373c:	f043 0301 	orr.w	r3, r3, #1
 8003740:	6313      	str	r3, [r2, #48]	@ 0x30
 8003742:	4b12      	ldr	r3, [pc, #72]	@ (800378c <HAL_UART_MspInit+0x98>)
 8003744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003746:	f003 0301 	and.w	r3, r3, #1
 800374a:	60fb      	str	r3, [r7, #12]
 800374c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800374e:	230c      	movs	r3, #12
 8003750:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003752:	2302      	movs	r3, #2
 8003754:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003756:	2300      	movs	r3, #0
 8003758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800375a:	2303      	movs	r3, #3
 800375c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800375e:	2307      	movs	r3, #7
 8003760:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003762:	f107 0314 	add.w	r3, r7, #20
 8003766:	4619      	mov	r1, r3
 8003768:	4809      	ldr	r0, [pc, #36]	@ (8003790 <HAL_UART_MspInit+0x9c>)
 800376a:	f000 fddd 	bl	8004328 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800376e:	2200      	movs	r2, #0
 8003770:	2100      	movs	r1, #0
 8003772:	2026      	movs	r0, #38	@ 0x26
 8003774:	f000 f985 	bl	8003a82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003778:	2026      	movs	r0, #38	@ 0x26
 800377a:	f000 f99e 	bl	8003aba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800377e:	bf00      	nop
 8003780:	3728      	adds	r7, #40	@ 0x28
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	40004400 	.word	0x40004400
 800378c:	40023800 	.word	0x40023800
 8003790:	40020000 	.word	0x40020000

08003794 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003794:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80037cc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003798:	f7ff fda2 	bl	80032e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800379c:	480c      	ldr	r0, [pc, #48]	@ (80037d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800379e:	490d      	ldr	r1, [pc, #52]	@ (80037d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80037a0:	4a0d      	ldr	r2, [pc, #52]	@ (80037d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80037a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80037a4:	e002      	b.n	80037ac <LoopCopyDataInit>

080037a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80037a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80037a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80037aa:	3304      	adds	r3, #4

080037ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80037ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80037ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80037b0:	d3f9      	bcc.n	80037a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80037b2:	4a0a      	ldr	r2, [pc, #40]	@ (80037dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80037b4:	4c0a      	ldr	r4, [pc, #40]	@ (80037e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80037b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80037b8:	e001      	b.n	80037be <LoopFillZerobss>

080037ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80037ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80037bc:	3204      	adds	r2, #4

080037be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80037be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80037c0:	d3fb      	bcc.n	80037ba <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80037c2:	f005 fef1 	bl	80095a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80037c6:	f7fd fabf 	bl	8000d48 <main>
  bx  lr    
 80037ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80037cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80037d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80037d4:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80037d8:	0800a234 	.word	0x0800a234
  ldr r2, =_sbss
 80037dc:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80037e0:	2000285c 	.word	0x2000285c

080037e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80037e4:	e7fe      	b.n	80037e4 <ADC_IRQHandler>
	...

080037e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80037ec:	4b0e      	ldr	r3, [pc, #56]	@ (8003828 <HAL_Init+0x40>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a0d      	ldr	r2, [pc, #52]	@ (8003828 <HAL_Init+0x40>)
 80037f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80037f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003828 <HAL_Init+0x40>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a0a      	ldr	r2, [pc, #40]	@ (8003828 <HAL_Init+0x40>)
 80037fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003802:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003804:	4b08      	ldr	r3, [pc, #32]	@ (8003828 <HAL_Init+0x40>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a07      	ldr	r2, [pc, #28]	@ (8003828 <HAL_Init+0x40>)
 800380a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800380e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003810:	2003      	movs	r0, #3
 8003812:	f000 f92b 	bl	8003a6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003816:	2000      	movs	r0, #0
 8003818:	f000 f808 	bl	800382c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800381c:	f7ff fc96 	bl	800314c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	40023c00 	.word	0x40023c00

0800382c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003834:	4b12      	ldr	r3, [pc, #72]	@ (8003880 <HAL_InitTick+0x54>)
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	4b12      	ldr	r3, [pc, #72]	@ (8003884 <HAL_InitTick+0x58>)
 800383a:	781b      	ldrb	r3, [r3, #0]
 800383c:	4619      	mov	r1, r3
 800383e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003842:	fbb3 f3f1 	udiv	r3, r3, r1
 8003846:	fbb2 f3f3 	udiv	r3, r2, r3
 800384a:	4618      	mov	r0, r3
 800384c:	f000 f943 	bl	8003ad6 <HAL_SYSTICK_Config>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d001      	beq.n	800385a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	e00e      	b.n	8003878 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2b0f      	cmp	r3, #15
 800385e:	d80a      	bhi.n	8003876 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003860:	2200      	movs	r2, #0
 8003862:	6879      	ldr	r1, [r7, #4]
 8003864:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003868:	f000 f90b 	bl	8003a82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800386c:	4a06      	ldr	r2, [pc, #24]	@ (8003888 <HAL_InitTick+0x5c>)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003872:	2300      	movs	r3, #0
 8003874:	e000      	b.n	8003878 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
}
 8003878:	4618      	mov	r0, r3
 800387a:	3708      	adds	r7, #8
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	20000008 	.word	0x20000008
 8003884:	20000010 	.word	0x20000010
 8003888:	2000000c 	.word	0x2000000c

0800388c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800388c:	b480      	push	{r7}
 800388e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003890:	4b06      	ldr	r3, [pc, #24]	@ (80038ac <HAL_IncTick+0x20>)
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	461a      	mov	r2, r3
 8003896:	4b06      	ldr	r3, [pc, #24]	@ (80038b0 <HAL_IncTick+0x24>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4413      	add	r3, r2
 800389c:	4a04      	ldr	r2, [pc, #16]	@ (80038b0 <HAL_IncTick+0x24>)
 800389e:	6013      	str	r3, [r2, #0]
}
 80038a0:	bf00      	nop
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop
 80038ac:	20000010 	.word	0x20000010
 80038b0:	20002710 	.word	0x20002710

080038b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038b4:	b480      	push	{r7}
 80038b6:	af00      	add	r7, sp, #0
  return uwTick;
 80038b8:	4b03      	ldr	r3, [pc, #12]	@ (80038c8 <HAL_GetTick+0x14>)
 80038ba:	681b      	ldr	r3, [r3, #0]
}
 80038bc:	4618      	mov	r0, r3
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop
 80038c8:	20002710 	.word	0x20002710

080038cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b085      	sub	sp, #20
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f003 0307 	and.w	r3, r3, #7
 80038da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003910 <__NVIC_SetPriorityGrouping+0x44>)
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038e2:	68ba      	ldr	r2, [r7, #8]
 80038e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80038e8:	4013      	ands	r3, r2
 80038ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80038f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038fe:	4a04      	ldr	r2, [pc, #16]	@ (8003910 <__NVIC_SetPriorityGrouping+0x44>)
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	60d3      	str	r3, [r2, #12]
}
 8003904:	bf00      	nop
 8003906:	3714      	adds	r7, #20
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr
 8003910:	e000ed00 	.word	0xe000ed00

08003914 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003914:	b480      	push	{r7}
 8003916:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003918:	4b04      	ldr	r3, [pc, #16]	@ (800392c <__NVIC_GetPriorityGrouping+0x18>)
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	0a1b      	lsrs	r3, r3, #8
 800391e:	f003 0307 	and.w	r3, r3, #7
}
 8003922:	4618      	mov	r0, r3
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr
 800392c:	e000ed00 	.word	0xe000ed00

08003930 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	4603      	mov	r3, r0
 8003938:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800393a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800393e:	2b00      	cmp	r3, #0
 8003940:	db0b      	blt.n	800395a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003942:	79fb      	ldrb	r3, [r7, #7]
 8003944:	f003 021f 	and.w	r2, r3, #31
 8003948:	4907      	ldr	r1, [pc, #28]	@ (8003968 <__NVIC_EnableIRQ+0x38>)
 800394a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800394e:	095b      	lsrs	r3, r3, #5
 8003950:	2001      	movs	r0, #1
 8003952:	fa00 f202 	lsl.w	r2, r0, r2
 8003956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800395a:	bf00      	nop
 800395c:	370c      	adds	r7, #12
 800395e:	46bd      	mov	sp, r7
 8003960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003964:	4770      	bx	lr
 8003966:	bf00      	nop
 8003968:	e000e100 	.word	0xe000e100

0800396c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800396c:	b480      	push	{r7}
 800396e:	b083      	sub	sp, #12
 8003970:	af00      	add	r7, sp, #0
 8003972:	4603      	mov	r3, r0
 8003974:	6039      	str	r1, [r7, #0]
 8003976:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800397c:	2b00      	cmp	r3, #0
 800397e:	db0a      	blt.n	8003996 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	b2da      	uxtb	r2, r3
 8003984:	490c      	ldr	r1, [pc, #48]	@ (80039b8 <__NVIC_SetPriority+0x4c>)
 8003986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800398a:	0112      	lsls	r2, r2, #4
 800398c:	b2d2      	uxtb	r2, r2
 800398e:	440b      	add	r3, r1
 8003990:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003994:	e00a      	b.n	80039ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	b2da      	uxtb	r2, r3
 800399a:	4908      	ldr	r1, [pc, #32]	@ (80039bc <__NVIC_SetPriority+0x50>)
 800399c:	79fb      	ldrb	r3, [r7, #7]
 800399e:	f003 030f 	and.w	r3, r3, #15
 80039a2:	3b04      	subs	r3, #4
 80039a4:	0112      	lsls	r2, r2, #4
 80039a6:	b2d2      	uxtb	r2, r2
 80039a8:	440b      	add	r3, r1
 80039aa:	761a      	strb	r2, [r3, #24]
}
 80039ac:	bf00      	nop
 80039ae:	370c      	adds	r7, #12
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr
 80039b8:	e000e100 	.word	0xe000e100
 80039bc:	e000ed00 	.word	0xe000ed00

080039c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b089      	sub	sp, #36	@ 0x24
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	60f8      	str	r0, [r7, #12]
 80039c8:	60b9      	str	r1, [r7, #8]
 80039ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f003 0307 	and.w	r3, r3, #7
 80039d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	f1c3 0307 	rsb	r3, r3, #7
 80039da:	2b04      	cmp	r3, #4
 80039dc:	bf28      	it	cs
 80039de:	2304      	movcs	r3, #4
 80039e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	3304      	adds	r3, #4
 80039e6:	2b06      	cmp	r3, #6
 80039e8:	d902      	bls.n	80039f0 <NVIC_EncodePriority+0x30>
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	3b03      	subs	r3, #3
 80039ee:	e000      	b.n	80039f2 <NVIC_EncodePriority+0x32>
 80039f0:	2300      	movs	r3, #0
 80039f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	fa02 f303 	lsl.w	r3, r2, r3
 80039fe:	43da      	mvns	r2, r3
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	401a      	ands	r2, r3
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a08:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a12:	43d9      	mvns	r1, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a18:	4313      	orrs	r3, r2
         );
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3724      	adds	r7, #36	@ 0x24
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr
	...

08003a28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b082      	sub	sp, #8
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	3b01      	subs	r3, #1
 8003a34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a38:	d301      	bcc.n	8003a3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e00f      	b.n	8003a5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a3e:	4a0a      	ldr	r2, [pc, #40]	@ (8003a68 <SysTick_Config+0x40>)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	3b01      	subs	r3, #1
 8003a44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a46:	210f      	movs	r1, #15
 8003a48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003a4c:	f7ff ff8e 	bl	800396c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a50:	4b05      	ldr	r3, [pc, #20]	@ (8003a68 <SysTick_Config+0x40>)
 8003a52:	2200      	movs	r2, #0
 8003a54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a56:	4b04      	ldr	r3, [pc, #16]	@ (8003a68 <SysTick_Config+0x40>)
 8003a58:	2207      	movs	r2, #7
 8003a5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a5c:	2300      	movs	r3, #0
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3708      	adds	r7, #8
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop
 8003a68:	e000e010 	.word	0xe000e010

08003a6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b082      	sub	sp, #8
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f7ff ff29 	bl	80038cc <__NVIC_SetPriorityGrouping>
}
 8003a7a:	bf00      	nop
 8003a7c:	3708      	adds	r7, #8
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}

08003a82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a82:	b580      	push	{r7, lr}
 8003a84:	b086      	sub	sp, #24
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	4603      	mov	r3, r0
 8003a8a:	60b9      	str	r1, [r7, #8]
 8003a8c:	607a      	str	r2, [r7, #4]
 8003a8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a90:	2300      	movs	r3, #0
 8003a92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a94:	f7ff ff3e 	bl	8003914 <__NVIC_GetPriorityGrouping>
 8003a98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	68b9      	ldr	r1, [r7, #8]
 8003a9e:	6978      	ldr	r0, [r7, #20]
 8003aa0:	f7ff ff8e 	bl	80039c0 <NVIC_EncodePriority>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aaa:	4611      	mov	r1, r2
 8003aac:	4618      	mov	r0, r3
 8003aae:	f7ff ff5d 	bl	800396c <__NVIC_SetPriority>
}
 8003ab2:	bf00      	nop
 8003ab4:	3718      	adds	r7, #24
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}

08003aba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003aba:	b580      	push	{r7, lr}
 8003abc:	b082      	sub	sp, #8
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f7ff ff31 	bl	8003930 <__NVIC_EnableIRQ>
}
 8003ace:	bf00      	nop
 8003ad0:	3708      	adds	r7, #8
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b082      	sub	sp, #8
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f7ff ffa2 	bl	8003a28 <SysTick_Config>
 8003ae4:	4603      	mov	r3, r0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3708      	adds	r7, #8
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
	...

08003af0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b086      	sub	sp, #24
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003af8:	2300      	movs	r3, #0
 8003afa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003afc:	f7ff feda 	bl	80038b4 <HAL_GetTick>
 8003b00:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d101      	bne.n	8003b0c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e099      	b.n	8003c40 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2202      	movs	r2, #2
 8003b10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f022 0201 	bic.w	r2, r2, #1
 8003b2a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b2c:	e00f      	b.n	8003b4e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b2e:	f7ff fec1 	bl	80038b4 <HAL_GetTick>
 8003b32:	4602      	mov	r2, r0
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	2b05      	cmp	r3, #5
 8003b3a:	d908      	bls.n	8003b4e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2220      	movs	r2, #32
 8003b40:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2203      	movs	r2, #3
 8003b46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e078      	b.n	8003c40 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0301 	and.w	r3, r3, #1
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d1e8      	bne.n	8003b2e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b64:	697a      	ldr	r2, [r7, #20]
 8003b66:	4b38      	ldr	r3, [pc, #224]	@ (8003c48 <HAL_DMA_Init+0x158>)
 8003b68:	4013      	ands	r3, r2
 8003b6a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	685a      	ldr	r2, [r3, #4]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	691b      	ldr	r3, [r3, #16]
 8003b80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	699b      	ldr	r3, [r3, #24]
 8003b8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6a1b      	ldr	r3, [r3, #32]
 8003b98:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b9a:	697a      	ldr	r2, [r7, #20]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba4:	2b04      	cmp	r3, #4
 8003ba6:	d107      	bne.n	8003bb8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	697a      	ldr	r2, [r7, #20]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	697a      	ldr	r2, [r7, #20]
 8003bbe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	695b      	ldr	r3, [r3, #20]
 8003bc6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	f023 0307 	bic.w	r3, r3, #7
 8003bce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd4:	697a      	ldr	r2, [r7, #20]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bde:	2b04      	cmp	r3, #4
 8003be0:	d117      	bne.n	8003c12 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be6:	697a      	ldr	r2, [r7, #20]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d00e      	beq.n	8003c12 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003bf4:	6878      	ldr	r0, [r7, #4]
 8003bf6:	f000 fb1b 	bl	8004230 <DMA_CheckFifoParam>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d008      	beq.n	8003c12 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2240      	movs	r2, #64	@ 0x40
 8003c04:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2201      	movs	r2, #1
 8003c0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e016      	b.n	8003c40 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	697a      	ldr	r2, [r7, #20]
 8003c18:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c1a:	6878      	ldr	r0, [r7, #4]
 8003c1c:	f000 fad2 	bl	80041c4 <DMA_CalcBaseAndBitshift>
 8003c20:	4603      	mov	r3, r0
 8003c22:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c28:	223f      	movs	r2, #63	@ 0x3f
 8003c2a:	409a      	lsls	r2, r3
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003c3e:	2300      	movs	r3, #0
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3718      	adds	r7, #24
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	f010803f 	.word	0xf010803f

08003c4c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b086      	sub	sp, #24
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	60f8      	str	r0, [r7, #12]
 8003c54:	60b9      	str	r1, [r7, #8]
 8003c56:	607a      	str	r2, [r7, #4]
 8003c58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c62:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d101      	bne.n	8003c72 <HAL_DMA_Start_IT+0x26>
 8003c6e:	2302      	movs	r3, #2
 8003c70:	e040      	b.n	8003cf4 <HAL_DMA_Start_IT+0xa8>
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2201      	movs	r2, #1
 8003c76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d12f      	bne.n	8003ce6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2202      	movs	r2, #2
 8003c8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	68b9      	ldr	r1, [r7, #8]
 8003c9a:	68f8      	ldr	r0, [r7, #12]
 8003c9c:	f000 fa64 	bl	8004168 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ca4:	223f      	movs	r2, #63	@ 0x3f
 8003ca6:	409a      	lsls	r2, r3
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f042 0216 	orr.w	r2, r2, #22
 8003cba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d007      	beq.n	8003cd4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f042 0208 	orr.w	r2, r2, #8
 8003cd2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f042 0201 	orr.w	r2, r2, #1
 8003ce2:	601a      	str	r2, [r3, #0]
 8003ce4:	e005      	b.n	8003cf2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003cee:	2302      	movs	r3, #2
 8003cf0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003cf2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3718      	adds	r7, #24
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d08:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003d0a:	f7ff fdd3 	bl	80038b4 <HAL_GetTick>
 8003d0e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	2b02      	cmp	r3, #2
 8003d1a:	d008      	beq.n	8003d2e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2280      	movs	r2, #128	@ 0x80
 8003d20:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e052      	b.n	8003dd4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f022 0216 	bic.w	r2, r2, #22
 8003d3c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	695a      	ldr	r2, [r3, #20]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d4c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d103      	bne.n	8003d5e <HAL_DMA_Abort+0x62>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d007      	beq.n	8003d6e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f022 0208 	bic.w	r2, r2, #8
 8003d6c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f022 0201 	bic.w	r2, r2, #1
 8003d7c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d7e:	e013      	b.n	8003da8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d80:	f7ff fd98 	bl	80038b4 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	2b05      	cmp	r3, #5
 8003d8c:	d90c      	bls.n	8003da8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2220      	movs	r2, #32
 8003d92:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2203      	movs	r2, #3
 8003d98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e015      	b.n	8003dd4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1e4      	bne.n	8003d80 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dba:	223f      	movs	r2, #63	@ 0x3f
 8003dbc:	409a      	lsls	r2, r3
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003dd2:	2300      	movs	r3, #0
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3710      	adds	r7, #16
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d004      	beq.n	8003dfa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2280      	movs	r2, #128	@ 0x80
 8003df4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e00c      	b.n	8003e14 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2205      	movs	r2, #5
 8003dfe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f022 0201 	bic.w	r2, r2, #1
 8003e10:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003e12:	2300      	movs	r3, #0
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr

08003e20 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b086      	sub	sp, #24
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003e2c:	4b8e      	ldr	r3, [pc, #568]	@ (8004068 <HAL_DMA_IRQHandler+0x248>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a8e      	ldr	r2, [pc, #568]	@ (800406c <HAL_DMA_IRQHandler+0x24c>)
 8003e32:	fba2 2303 	umull	r2, r3, r2, r3
 8003e36:	0a9b      	lsrs	r3, r3, #10
 8003e38:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e3e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e4a:	2208      	movs	r2, #8
 8003e4c:	409a      	lsls	r2, r3
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	4013      	ands	r3, r2
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d01a      	beq.n	8003e8c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 0304 	and.w	r3, r3, #4
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d013      	beq.n	8003e8c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f022 0204 	bic.w	r2, r2, #4
 8003e72:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e78:	2208      	movs	r2, #8
 8003e7a:	409a      	lsls	r2, r3
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e84:	f043 0201 	orr.w	r2, r3, #1
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e90:	2201      	movs	r2, #1
 8003e92:	409a      	lsls	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	4013      	ands	r3, r2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d012      	beq.n	8003ec2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	695b      	ldr	r3, [r3, #20]
 8003ea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d00b      	beq.n	8003ec2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eae:	2201      	movs	r2, #1
 8003eb0:	409a      	lsls	r2, r3
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eba:	f043 0202 	orr.w	r2, r3, #2
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ec6:	2204      	movs	r2, #4
 8003ec8:	409a      	lsls	r2, r3
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	4013      	ands	r3, r2
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d012      	beq.n	8003ef8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0302 	and.w	r3, r3, #2
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00b      	beq.n	8003ef8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ee4:	2204      	movs	r2, #4
 8003ee6:	409a      	lsls	r2, r3
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ef0:	f043 0204 	orr.w	r2, r3, #4
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003efc:	2210      	movs	r2, #16
 8003efe:	409a      	lsls	r2, r3
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	4013      	ands	r3, r2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d043      	beq.n	8003f90 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 0308 	and.w	r3, r3, #8
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d03c      	beq.n	8003f90 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f1a:	2210      	movs	r2, #16
 8003f1c:	409a      	lsls	r2, r3
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d018      	beq.n	8003f62 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d108      	bne.n	8003f50 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d024      	beq.n	8003f90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	4798      	blx	r3
 8003f4e:	e01f      	b.n	8003f90 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d01b      	beq.n	8003f90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	4798      	blx	r3
 8003f60:	e016      	b.n	8003f90 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d107      	bne.n	8003f80 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f022 0208 	bic.w	r2, r2, #8
 8003f7e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d003      	beq.n	8003f90 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f94:	2220      	movs	r2, #32
 8003f96:	409a      	lsls	r2, r3
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	f000 808f 	beq.w	80040c0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0310 	and.w	r3, r3, #16
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	f000 8087 	beq.w	80040c0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fb6:	2220      	movs	r2, #32
 8003fb8:	409a      	lsls	r2, r3
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	2b05      	cmp	r3, #5
 8003fc8:	d136      	bne.n	8004038 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f022 0216 	bic.w	r2, r2, #22
 8003fd8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	695a      	ldr	r2, [r3, #20]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003fe8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d103      	bne.n	8003ffa <HAL_DMA_IRQHandler+0x1da>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d007      	beq.n	800400a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f022 0208 	bic.w	r2, r2, #8
 8004008:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800400e:	223f      	movs	r2, #63	@ 0x3f
 8004010:	409a      	lsls	r2, r3
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2201      	movs	r2, #1
 800401a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800402a:	2b00      	cmp	r3, #0
 800402c:	d07e      	beq.n	800412c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	4798      	blx	r3
        }
        return;
 8004036:	e079      	b.n	800412c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d01d      	beq.n	8004082 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d10d      	bne.n	8004070 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004058:	2b00      	cmp	r3, #0
 800405a:	d031      	beq.n	80040c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	4798      	blx	r3
 8004064:	e02c      	b.n	80040c0 <HAL_DMA_IRQHandler+0x2a0>
 8004066:	bf00      	nop
 8004068:	20000008 	.word	0x20000008
 800406c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004074:	2b00      	cmp	r3, #0
 8004076:	d023      	beq.n	80040c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	4798      	blx	r3
 8004080:	e01e      	b.n	80040c0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800408c:	2b00      	cmp	r3, #0
 800408e:	d10f      	bne.n	80040b0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f022 0210 	bic.w	r2, r2, #16
 800409e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2200      	movs	r2, #0
 80040ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d003      	beq.n	80040c0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d032      	beq.n	800412e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040cc:	f003 0301 	and.w	r3, r3, #1
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d022      	beq.n	800411a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2205      	movs	r2, #5
 80040d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f022 0201 	bic.w	r2, r2, #1
 80040ea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	3301      	adds	r3, #1
 80040f0:	60bb      	str	r3, [r7, #8]
 80040f2:	697a      	ldr	r2, [r7, #20]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d307      	bcc.n	8004108 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0301 	and.w	r3, r3, #1
 8004102:	2b00      	cmp	r3, #0
 8004104:	d1f2      	bne.n	80040ec <HAL_DMA_IRQHandler+0x2cc>
 8004106:	e000      	b.n	800410a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004108:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2201      	movs	r2, #1
 800410e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800411e:	2b00      	cmp	r3, #0
 8004120:	d005      	beq.n	800412e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	4798      	blx	r3
 800412a:	e000      	b.n	800412e <HAL_DMA_IRQHandler+0x30e>
        return;
 800412c:	bf00      	nop
    }
  }
}
 800412e:	3718      	adds	r7, #24
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}

08004134 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004142:	b2db      	uxtb	r3, r3
}
 8004144:	4618      	mov	r0, r3
 8004146:	370c      	adds	r7, #12
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr

08004150 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800415c:	4618      	mov	r0, r3
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004168:	b480      	push	{r7}
 800416a:	b085      	sub	sp, #20
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	607a      	str	r2, [r7, #4]
 8004174:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004184:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	683a      	ldr	r2, [r7, #0]
 800418c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	2b40      	cmp	r3, #64	@ 0x40
 8004194:	d108      	bne.n	80041a8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	68ba      	ldr	r2, [r7, #8]
 80041a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80041a6:	e007      	b.n	80041b8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68ba      	ldr	r2, [r7, #8]
 80041ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	60da      	str	r2, [r3, #12]
}
 80041b8:	bf00      	nop
 80041ba:	3714      	adds	r7, #20
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b085      	sub	sp, #20
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	3b10      	subs	r3, #16
 80041d4:	4a14      	ldr	r2, [pc, #80]	@ (8004228 <DMA_CalcBaseAndBitshift+0x64>)
 80041d6:	fba2 2303 	umull	r2, r3, r2, r3
 80041da:	091b      	lsrs	r3, r3, #4
 80041dc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80041de:	4a13      	ldr	r2, [pc, #76]	@ (800422c <DMA_CalcBaseAndBitshift+0x68>)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	4413      	add	r3, r2
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	461a      	mov	r2, r3
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2b03      	cmp	r3, #3
 80041f0:	d909      	bls.n	8004206 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80041fa:	f023 0303 	bic.w	r3, r3, #3
 80041fe:	1d1a      	adds	r2, r3, #4
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	659a      	str	r2, [r3, #88]	@ 0x58
 8004204:	e007      	b.n	8004216 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800420e:	f023 0303 	bic.w	r3, r3, #3
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800421a:	4618      	mov	r0, r3
 800421c:	3714      	adds	r7, #20
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr
 8004226:	bf00      	nop
 8004228:	aaaaaaab 	.word	0xaaaaaaab
 800422c:	0800a1e8 	.word	0x0800a1e8

08004230 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004238:	2300      	movs	r3, #0
 800423a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004240:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	699b      	ldr	r3, [r3, #24]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d11f      	bne.n	800428a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	2b03      	cmp	r3, #3
 800424e:	d856      	bhi.n	80042fe <DMA_CheckFifoParam+0xce>
 8004250:	a201      	add	r2, pc, #4	@ (adr r2, 8004258 <DMA_CheckFifoParam+0x28>)
 8004252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004256:	bf00      	nop
 8004258:	08004269 	.word	0x08004269
 800425c:	0800427b 	.word	0x0800427b
 8004260:	08004269 	.word	0x08004269
 8004264:	080042ff 	.word	0x080042ff
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800426c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d046      	beq.n	8004302 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004278:	e043      	b.n	8004302 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800427e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004282:	d140      	bne.n	8004306 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004288:	e03d      	b.n	8004306 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	699b      	ldr	r3, [r3, #24]
 800428e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004292:	d121      	bne.n	80042d8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	2b03      	cmp	r3, #3
 8004298:	d837      	bhi.n	800430a <DMA_CheckFifoParam+0xda>
 800429a:	a201      	add	r2, pc, #4	@ (adr r2, 80042a0 <DMA_CheckFifoParam+0x70>)
 800429c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a0:	080042b1 	.word	0x080042b1
 80042a4:	080042b7 	.word	0x080042b7
 80042a8:	080042b1 	.word	0x080042b1
 80042ac:	080042c9 	.word	0x080042c9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	73fb      	strb	r3, [r7, #15]
      break;
 80042b4:	e030      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d025      	beq.n	800430e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042c6:	e022      	b.n	800430e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042cc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80042d0:	d11f      	bne.n	8004312 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80042d6:	e01c      	b.n	8004312 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d903      	bls.n	80042e6 <DMA_CheckFifoParam+0xb6>
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	2b03      	cmp	r3, #3
 80042e2:	d003      	beq.n	80042ec <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80042e4:	e018      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	73fb      	strb	r3, [r7, #15]
      break;
 80042ea:	e015      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d00e      	beq.n	8004316 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	73fb      	strb	r3, [r7, #15]
      break;
 80042fc:	e00b      	b.n	8004316 <DMA_CheckFifoParam+0xe6>
      break;
 80042fe:	bf00      	nop
 8004300:	e00a      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      break;
 8004302:	bf00      	nop
 8004304:	e008      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      break;
 8004306:	bf00      	nop
 8004308:	e006      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      break;
 800430a:	bf00      	nop
 800430c:	e004      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      break;
 800430e:	bf00      	nop
 8004310:	e002      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      break;   
 8004312:	bf00      	nop
 8004314:	e000      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      break;
 8004316:	bf00      	nop
    }
  } 
  
  return status; 
 8004318:	7bfb      	ldrb	r3, [r7, #15]
}
 800431a:	4618      	mov	r0, r3
 800431c:	3714      	adds	r7, #20
 800431e:	46bd      	mov	sp, r7
 8004320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004324:	4770      	bx	lr
 8004326:	bf00      	nop

08004328 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004328:	b480      	push	{r7}
 800432a:	b089      	sub	sp, #36	@ 0x24
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004332:	2300      	movs	r3, #0
 8004334:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004336:	2300      	movs	r3, #0
 8004338:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800433a:	2300      	movs	r3, #0
 800433c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800433e:	2300      	movs	r3, #0
 8004340:	61fb      	str	r3, [r7, #28]
 8004342:	e165      	b.n	8004610 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004344:	2201      	movs	r2, #1
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	fa02 f303 	lsl.w	r3, r2, r3
 800434c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	697a      	ldr	r2, [r7, #20]
 8004354:	4013      	ands	r3, r2
 8004356:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004358:	693a      	ldr	r2, [r7, #16]
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	429a      	cmp	r2, r3
 800435e:	f040 8154 	bne.w	800460a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f003 0303 	and.w	r3, r3, #3
 800436a:	2b01      	cmp	r3, #1
 800436c:	d005      	beq.n	800437a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004376:	2b02      	cmp	r3, #2
 8004378:	d130      	bne.n	80043dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	005b      	lsls	r3, r3, #1
 8004384:	2203      	movs	r2, #3
 8004386:	fa02 f303 	lsl.w	r3, r2, r3
 800438a:	43db      	mvns	r3, r3
 800438c:	69ba      	ldr	r2, [r7, #24]
 800438e:	4013      	ands	r3, r2
 8004390:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	68da      	ldr	r2, [r3, #12]
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	005b      	lsls	r3, r3, #1
 800439a:	fa02 f303 	lsl.w	r3, r2, r3
 800439e:	69ba      	ldr	r2, [r7, #24]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	69ba      	ldr	r2, [r7, #24]
 80043a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043b0:	2201      	movs	r2, #1
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	fa02 f303 	lsl.w	r3, r2, r3
 80043b8:	43db      	mvns	r3, r3
 80043ba:	69ba      	ldr	r2, [r7, #24]
 80043bc:	4013      	ands	r3, r2
 80043be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	091b      	lsrs	r3, r3, #4
 80043c6:	f003 0201 	and.w	r2, r3, #1
 80043ca:	69fb      	ldr	r3, [r7, #28]
 80043cc:	fa02 f303 	lsl.w	r3, r2, r3
 80043d0:	69ba      	ldr	r2, [r7, #24]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	69ba      	ldr	r2, [r7, #24]
 80043da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	f003 0303 	and.w	r3, r3, #3
 80043e4:	2b03      	cmp	r3, #3
 80043e6:	d017      	beq.n	8004418 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	005b      	lsls	r3, r3, #1
 80043f2:	2203      	movs	r2, #3
 80043f4:	fa02 f303 	lsl.w	r3, r2, r3
 80043f8:	43db      	mvns	r3, r3
 80043fa:	69ba      	ldr	r2, [r7, #24]
 80043fc:	4013      	ands	r3, r2
 80043fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	689a      	ldr	r2, [r3, #8]
 8004404:	69fb      	ldr	r3, [r7, #28]
 8004406:	005b      	lsls	r3, r3, #1
 8004408:	fa02 f303 	lsl.w	r3, r2, r3
 800440c:	69ba      	ldr	r2, [r7, #24]
 800440e:	4313      	orrs	r3, r2
 8004410:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	69ba      	ldr	r2, [r7, #24]
 8004416:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	f003 0303 	and.w	r3, r3, #3
 8004420:	2b02      	cmp	r3, #2
 8004422:	d123      	bne.n	800446c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	08da      	lsrs	r2, r3, #3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	3208      	adds	r2, #8
 800442c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004430:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	f003 0307 	and.w	r3, r3, #7
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	220f      	movs	r2, #15
 800443c:	fa02 f303 	lsl.w	r3, r2, r3
 8004440:	43db      	mvns	r3, r3
 8004442:	69ba      	ldr	r2, [r7, #24]
 8004444:	4013      	ands	r3, r2
 8004446:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	691a      	ldr	r2, [r3, #16]
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	f003 0307 	and.w	r3, r3, #7
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	fa02 f303 	lsl.w	r3, r2, r3
 8004458:	69ba      	ldr	r2, [r7, #24]
 800445a:	4313      	orrs	r3, r2
 800445c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	08da      	lsrs	r2, r3, #3
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	3208      	adds	r2, #8
 8004466:	69b9      	ldr	r1, [r7, #24]
 8004468:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004472:	69fb      	ldr	r3, [r7, #28]
 8004474:	005b      	lsls	r3, r3, #1
 8004476:	2203      	movs	r2, #3
 8004478:	fa02 f303 	lsl.w	r3, r2, r3
 800447c:	43db      	mvns	r3, r3
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	4013      	ands	r3, r2
 8004482:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	f003 0203 	and.w	r2, r3, #3
 800448c:	69fb      	ldr	r3, [r7, #28]
 800448e:	005b      	lsls	r3, r3, #1
 8004490:	fa02 f303 	lsl.w	r3, r2, r3
 8004494:	69ba      	ldr	r2, [r7, #24]
 8004496:	4313      	orrs	r3, r2
 8004498:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	69ba      	ldr	r2, [r7, #24]
 800449e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	f000 80ae 	beq.w	800460a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044ae:	2300      	movs	r3, #0
 80044b0:	60fb      	str	r3, [r7, #12]
 80044b2:	4b5d      	ldr	r3, [pc, #372]	@ (8004628 <HAL_GPIO_Init+0x300>)
 80044b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044b6:	4a5c      	ldr	r2, [pc, #368]	@ (8004628 <HAL_GPIO_Init+0x300>)
 80044b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80044bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80044be:	4b5a      	ldr	r3, [pc, #360]	@ (8004628 <HAL_GPIO_Init+0x300>)
 80044c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044c6:	60fb      	str	r3, [r7, #12]
 80044c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80044ca:	4a58      	ldr	r2, [pc, #352]	@ (800462c <HAL_GPIO_Init+0x304>)
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	089b      	lsrs	r3, r3, #2
 80044d0:	3302      	adds	r3, #2
 80044d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	f003 0303 	and.w	r3, r3, #3
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	220f      	movs	r2, #15
 80044e2:	fa02 f303 	lsl.w	r3, r2, r3
 80044e6:	43db      	mvns	r3, r3
 80044e8:	69ba      	ldr	r2, [r7, #24]
 80044ea:	4013      	ands	r3, r2
 80044ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a4f      	ldr	r2, [pc, #316]	@ (8004630 <HAL_GPIO_Init+0x308>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d025      	beq.n	8004542 <HAL_GPIO_Init+0x21a>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a4e      	ldr	r2, [pc, #312]	@ (8004634 <HAL_GPIO_Init+0x30c>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d01f      	beq.n	800453e <HAL_GPIO_Init+0x216>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a4d      	ldr	r2, [pc, #308]	@ (8004638 <HAL_GPIO_Init+0x310>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d019      	beq.n	800453a <HAL_GPIO_Init+0x212>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a4c      	ldr	r2, [pc, #304]	@ (800463c <HAL_GPIO_Init+0x314>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d013      	beq.n	8004536 <HAL_GPIO_Init+0x20e>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a4b      	ldr	r2, [pc, #300]	@ (8004640 <HAL_GPIO_Init+0x318>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d00d      	beq.n	8004532 <HAL_GPIO_Init+0x20a>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a4a      	ldr	r2, [pc, #296]	@ (8004644 <HAL_GPIO_Init+0x31c>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d007      	beq.n	800452e <HAL_GPIO_Init+0x206>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a49      	ldr	r2, [pc, #292]	@ (8004648 <HAL_GPIO_Init+0x320>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d101      	bne.n	800452a <HAL_GPIO_Init+0x202>
 8004526:	2306      	movs	r3, #6
 8004528:	e00c      	b.n	8004544 <HAL_GPIO_Init+0x21c>
 800452a:	2307      	movs	r3, #7
 800452c:	e00a      	b.n	8004544 <HAL_GPIO_Init+0x21c>
 800452e:	2305      	movs	r3, #5
 8004530:	e008      	b.n	8004544 <HAL_GPIO_Init+0x21c>
 8004532:	2304      	movs	r3, #4
 8004534:	e006      	b.n	8004544 <HAL_GPIO_Init+0x21c>
 8004536:	2303      	movs	r3, #3
 8004538:	e004      	b.n	8004544 <HAL_GPIO_Init+0x21c>
 800453a:	2302      	movs	r3, #2
 800453c:	e002      	b.n	8004544 <HAL_GPIO_Init+0x21c>
 800453e:	2301      	movs	r3, #1
 8004540:	e000      	b.n	8004544 <HAL_GPIO_Init+0x21c>
 8004542:	2300      	movs	r3, #0
 8004544:	69fa      	ldr	r2, [r7, #28]
 8004546:	f002 0203 	and.w	r2, r2, #3
 800454a:	0092      	lsls	r2, r2, #2
 800454c:	4093      	lsls	r3, r2
 800454e:	69ba      	ldr	r2, [r7, #24]
 8004550:	4313      	orrs	r3, r2
 8004552:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004554:	4935      	ldr	r1, [pc, #212]	@ (800462c <HAL_GPIO_Init+0x304>)
 8004556:	69fb      	ldr	r3, [r7, #28]
 8004558:	089b      	lsrs	r3, r3, #2
 800455a:	3302      	adds	r3, #2
 800455c:	69ba      	ldr	r2, [r7, #24]
 800455e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004562:	4b3a      	ldr	r3, [pc, #232]	@ (800464c <HAL_GPIO_Init+0x324>)
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	43db      	mvns	r3, r3
 800456c:	69ba      	ldr	r2, [r7, #24]
 800456e:	4013      	ands	r3, r2
 8004570:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d003      	beq.n	8004586 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800457e:	69ba      	ldr	r2, [r7, #24]
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	4313      	orrs	r3, r2
 8004584:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004586:	4a31      	ldr	r2, [pc, #196]	@ (800464c <HAL_GPIO_Init+0x324>)
 8004588:	69bb      	ldr	r3, [r7, #24]
 800458a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800458c:	4b2f      	ldr	r3, [pc, #188]	@ (800464c <HAL_GPIO_Init+0x324>)
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	43db      	mvns	r3, r3
 8004596:	69ba      	ldr	r2, [r7, #24]
 8004598:	4013      	ands	r3, r2
 800459a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d003      	beq.n	80045b0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80045a8:	69ba      	ldr	r2, [r7, #24]
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80045b0:	4a26      	ldr	r2, [pc, #152]	@ (800464c <HAL_GPIO_Init+0x324>)
 80045b2:	69bb      	ldr	r3, [r7, #24]
 80045b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80045b6:	4b25      	ldr	r3, [pc, #148]	@ (800464c <HAL_GPIO_Init+0x324>)
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	43db      	mvns	r3, r3
 80045c0:	69ba      	ldr	r2, [r7, #24]
 80045c2:	4013      	ands	r3, r2
 80045c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d003      	beq.n	80045da <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80045d2:	69ba      	ldr	r2, [r7, #24]
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80045da:	4a1c      	ldr	r2, [pc, #112]	@ (800464c <HAL_GPIO_Init+0x324>)
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045e0:	4b1a      	ldr	r3, [pc, #104]	@ (800464c <HAL_GPIO_Init+0x324>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	43db      	mvns	r3, r3
 80045ea:	69ba      	ldr	r2, [r7, #24]
 80045ec:	4013      	ands	r3, r2
 80045ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d003      	beq.n	8004604 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80045fc:	69ba      	ldr	r2, [r7, #24]
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	4313      	orrs	r3, r2
 8004602:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004604:	4a11      	ldr	r2, [pc, #68]	@ (800464c <HAL_GPIO_Init+0x324>)
 8004606:	69bb      	ldr	r3, [r7, #24]
 8004608:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	3301      	adds	r3, #1
 800460e:	61fb      	str	r3, [r7, #28]
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	2b0f      	cmp	r3, #15
 8004614:	f67f ae96 	bls.w	8004344 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004618:	bf00      	nop
 800461a:	bf00      	nop
 800461c:	3724      	adds	r7, #36	@ 0x24
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr
 8004626:	bf00      	nop
 8004628:	40023800 	.word	0x40023800
 800462c:	40013800 	.word	0x40013800
 8004630:	40020000 	.word	0x40020000
 8004634:	40020400 	.word	0x40020400
 8004638:	40020800 	.word	0x40020800
 800463c:	40020c00 	.word	0x40020c00
 8004640:	40021000 	.word	0x40021000
 8004644:	40021400 	.word	0x40021400
 8004648:	40021800 	.word	0x40021800
 800464c:	40013c00 	.word	0x40013c00

08004650 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004650:	b480      	push	{r7}
 8004652:	b085      	sub	sp, #20
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	460b      	mov	r3, r1
 800465a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	691a      	ldr	r2, [r3, #16]
 8004660:	887b      	ldrh	r3, [r7, #2]
 8004662:	4013      	ands	r3, r2
 8004664:	2b00      	cmp	r3, #0
 8004666:	d002      	beq.n	800466e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004668:	2301      	movs	r3, #1
 800466a:	73fb      	strb	r3, [r7, #15]
 800466c:	e001      	b.n	8004672 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800466e:	2300      	movs	r3, #0
 8004670:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004672:	7bfb      	ldrb	r3, [r7, #15]
}
 8004674:	4618      	mov	r0, r3
 8004676:	3714      	adds	r7, #20
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	460b      	mov	r3, r1
 800468a:	807b      	strh	r3, [r7, #2]
 800468c:	4613      	mov	r3, r2
 800468e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004690:	787b      	ldrb	r3, [r7, #1]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d003      	beq.n	800469e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004696:	887a      	ldrh	r2, [r7, #2]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800469c:	e003      	b.n	80046a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800469e:	887b      	ldrh	r3, [r7, #2]
 80046a0:	041a      	lsls	r2, r3, #16
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	619a      	str	r2, [r3, #24]
}
 80046a6:	bf00      	nop
 80046a8:	370c      	adds	r7, #12
 80046aa:	46bd      	mov	sp, r7
 80046ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b0:	4770      	bx	lr
	...

080046b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b084      	sub	sp, #16
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d101      	bne.n	80046c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	e12b      	b.n	800491e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d106      	bne.n	80046e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f7fc fa1a 	bl	8000b14 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2224      	movs	r2, #36	@ 0x24
 80046e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f022 0201 	bic.w	r2, r2, #1
 80046f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004706:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004716:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004718:	f002 fd64 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 800471c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	4a81      	ldr	r2, [pc, #516]	@ (8004928 <HAL_I2C_Init+0x274>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d807      	bhi.n	8004738 <HAL_I2C_Init+0x84>
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	4a80      	ldr	r2, [pc, #512]	@ (800492c <HAL_I2C_Init+0x278>)
 800472c:	4293      	cmp	r3, r2
 800472e:	bf94      	ite	ls
 8004730:	2301      	movls	r3, #1
 8004732:	2300      	movhi	r3, #0
 8004734:	b2db      	uxtb	r3, r3
 8004736:	e006      	b.n	8004746 <HAL_I2C_Init+0x92>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	4a7d      	ldr	r2, [pc, #500]	@ (8004930 <HAL_I2C_Init+0x27c>)
 800473c:	4293      	cmp	r3, r2
 800473e:	bf94      	ite	ls
 8004740:	2301      	movls	r3, #1
 8004742:	2300      	movhi	r3, #0
 8004744:	b2db      	uxtb	r3, r3
 8004746:	2b00      	cmp	r3, #0
 8004748:	d001      	beq.n	800474e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e0e7      	b.n	800491e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	4a78      	ldr	r2, [pc, #480]	@ (8004934 <HAL_I2C_Init+0x280>)
 8004752:	fba2 2303 	umull	r2, r3, r2, r3
 8004756:	0c9b      	lsrs	r3, r3, #18
 8004758:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	430a      	orrs	r2, r1
 800476c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	6a1b      	ldr	r3, [r3, #32]
 8004774:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	4a6a      	ldr	r2, [pc, #424]	@ (8004928 <HAL_I2C_Init+0x274>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d802      	bhi.n	8004788 <HAL_I2C_Init+0xd4>
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	3301      	adds	r3, #1
 8004786:	e009      	b.n	800479c <HAL_I2C_Init+0xe8>
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800478e:	fb02 f303 	mul.w	r3, r2, r3
 8004792:	4a69      	ldr	r2, [pc, #420]	@ (8004938 <HAL_I2C_Init+0x284>)
 8004794:	fba2 2303 	umull	r2, r3, r2, r3
 8004798:	099b      	lsrs	r3, r3, #6
 800479a:	3301      	adds	r3, #1
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	6812      	ldr	r2, [r2, #0]
 80047a0:	430b      	orrs	r3, r1
 80047a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	69db      	ldr	r3, [r3, #28]
 80047aa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80047ae:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	495c      	ldr	r1, [pc, #368]	@ (8004928 <HAL_I2C_Init+0x274>)
 80047b8:	428b      	cmp	r3, r1
 80047ba:	d819      	bhi.n	80047f0 <HAL_I2C_Init+0x13c>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	1e59      	subs	r1, r3, #1
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	005b      	lsls	r3, r3, #1
 80047c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80047ca:	1c59      	adds	r1, r3, #1
 80047cc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80047d0:	400b      	ands	r3, r1
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d00a      	beq.n	80047ec <HAL_I2C_Init+0x138>
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	1e59      	subs	r1, r3, #1
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	005b      	lsls	r3, r3, #1
 80047e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80047e4:	3301      	adds	r3, #1
 80047e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047ea:	e051      	b.n	8004890 <HAL_I2C_Init+0x1dc>
 80047ec:	2304      	movs	r3, #4
 80047ee:	e04f      	b.n	8004890 <HAL_I2C_Init+0x1dc>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d111      	bne.n	800481c <HAL_I2C_Init+0x168>
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	1e58      	subs	r0, r3, #1
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6859      	ldr	r1, [r3, #4]
 8004800:	460b      	mov	r3, r1
 8004802:	005b      	lsls	r3, r3, #1
 8004804:	440b      	add	r3, r1
 8004806:	fbb0 f3f3 	udiv	r3, r0, r3
 800480a:	3301      	adds	r3, #1
 800480c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004810:	2b00      	cmp	r3, #0
 8004812:	bf0c      	ite	eq
 8004814:	2301      	moveq	r3, #1
 8004816:	2300      	movne	r3, #0
 8004818:	b2db      	uxtb	r3, r3
 800481a:	e012      	b.n	8004842 <HAL_I2C_Init+0x18e>
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	1e58      	subs	r0, r3, #1
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6859      	ldr	r1, [r3, #4]
 8004824:	460b      	mov	r3, r1
 8004826:	009b      	lsls	r3, r3, #2
 8004828:	440b      	add	r3, r1
 800482a:	0099      	lsls	r1, r3, #2
 800482c:	440b      	add	r3, r1
 800482e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004832:	3301      	adds	r3, #1
 8004834:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004838:	2b00      	cmp	r3, #0
 800483a:	bf0c      	ite	eq
 800483c:	2301      	moveq	r3, #1
 800483e:	2300      	movne	r3, #0
 8004840:	b2db      	uxtb	r3, r3
 8004842:	2b00      	cmp	r3, #0
 8004844:	d001      	beq.n	800484a <HAL_I2C_Init+0x196>
 8004846:	2301      	movs	r3, #1
 8004848:	e022      	b.n	8004890 <HAL_I2C_Init+0x1dc>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d10e      	bne.n	8004870 <HAL_I2C_Init+0x1bc>
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	1e58      	subs	r0, r3, #1
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6859      	ldr	r1, [r3, #4]
 800485a:	460b      	mov	r3, r1
 800485c:	005b      	lsls	r3, r3, #1
 800485e:	440b      	add	r3, r1
 8004860:	fbb0 f3f3 	udiv	r3, r0, r3
 8004864:	3301      	adds	r3, #1
 8004866:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800486a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800486e:	e00f      	b.n	8004890 <HAL_I2C_Init+0x1dc>
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	1e58      	subs	r0, r3, #1
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6859      	ldr	r1, [r3, #4]
 8004878:	460b      	mov	r3, r1
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	440b      	add	r3, r1
 800487e:	0099      	lsls	r1, r3, #2
 8004880:	440b      	add	r3, r1
 8004882:	fbb0 f3f3 	udiv	r3, r0, r3
 8004886:	3301      	adds	r3, #1
 8004888:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800488c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004890:	6879      	ldr	r1, [r7, #4]
 8004892:	6809      	ldr	r1, [r1, #0]
 8004894:	4313      	orrs	r3, r2
 8004896:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	69da      	ldr	r2, [r3, #28]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6a1b      	ldr	r3, [r3, #32]
 80048aa:	431a      	orrs	r2, r3
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	430a      	orrs	r2, r1
 80048b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80048be:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80048c2:	687a      	ldr	r2, [r7, #4]
 80048c4:	6911      	ldr	r1, [r2, #16]
 80048c6:	687a      	ldr	r2, [r7, #4]
 80048c8:	68d2      	ldr	r2, [r2, #12]
 80048ca:	4311      	orrs	r1, r2
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	6812      	ldr	r2, [r2, #0]
 80048d0:	430b      	orrs	r3, r1
 80048d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	695a      	ldr	r2, [r3, #20]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	699b      	ldr	r3, [r3, #24]
 80048e6:	431a      	orrs	r2, r3
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	430a      	orrs	r2, r1
 80048ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f042 0201 	orr.w	r2, r2, #1
 80048fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2200      	movs	r2, #0
 8004904:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2220      	movs	r2, #32
 800490a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800491c:	2300      	movs	r3, #0
}
 800491e:	4618      	mov	r0, r3
 8004920:	3710      	adds	r7, #16
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	000186a0 	.word	0x000186a0
 800492c:	001e847f 	.word	0x001e847f
 8004930:	003d08ff 	.word	0x003d08ff
 8004934:	431bde83 	.word	0x431bde83
 8004938:	10624dd3 	.word	0x10624dd3

0800493c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	695b      	ldr	r3, [r3, #20]
 800494a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800494e:	2b80      	cmp	r3, #128	@ 0x80
 8004950:	d103      	bne.n	800495a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2200      	movs	r2, #0
 8004958:	611a      	str	r2, [r3, #16]
  }
}
 800495a:	bf00      	nop
 800495c:	370c      	adds	r7, #12
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr
	...

08004968 <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b086      	sub	sp, #24
 800496c:	af00      	add	r7, sp, #0
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	607a      	str	r2, [r7, #4]
 8004972:	461a      	mov	r2, r3
 8004974:	460b      	mov	r3, r1
 8004976:	817b      	strh	r3, [r7, #10]
 8004978:	4613      	mov	r3, r2
 800497a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800497c:	2300      	movs	r3, #0
 800497e:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004986:	b2db      	uxtb	r3, r3
 8004988:	2b20      	cmp	r3, #32
 800498a:	f040 8109 	bne.w	8004ba0 <HAL_I2C_Master_Transmit_DMA+0x238>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800498e:	4b87      	ldr	r3, [pc, #540]	@ (8004bac <HAL_I2C_Master_Transmit_DMA+0x244>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	08db      	lsrs	r3, r3, #3
 8004994:	4a86      	ldr	r2, [pc, #536]	@ (8004bb0 <HAL_I2C_Master_Transmit_DMA+0x248>)
 8004996:	fba2 2303 	umull	r2, r3, r2, r3
 800499a:	0a1a      	lsrs	r2, r3, #8
 800499c:	4613      	mov	r3, r2
 800499e:	009b      	lsls	r3, r3, #2
 80049a0:	4413      	add	r3, r2
 80049a2:	009a      	lsls	r2, r3, #2
 80049a4:	4413      	add	r3, r2
 80049a6:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	3b01      	subs	r3, #1
 80049ac:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d112      	bne.n	80049da <HAL_I2C_Master_Transmit_DMA+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2200      	movs	r2, #0
 80049b8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2220      	movs	r2, #32
 80049be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ce:	f043 0220 	orr.w	r2, r3, #32
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80049d6:	2302      	movs	r3, #2
 80049d8:	e0e3      	b.n	8004ba2 <HAL_I2C_Master_Transmit_DMA+0x23a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	699b      	ldr	r3, [r3, #24]
 80049e0:	f003 0302 	and.w	r3, r3, #2
 80049e4:	2b02      	cmp	r3, #2
 80049e6:	d0df      	beq.n	80049a8 <HAL_I2C_Master_Transmit_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d101      	bne.n	80049f6 <HAL_I2C_Master_Transmit_DMA+0x8e>
 80049f2:	2302      	movs	r3, #2
 80049f4:	e0d5      	b.n	8004ba2 <HAL_I2C_Master_Transmit_DMA+0x23a>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2201      	movs	r2, #1
 80049fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0301 	and.w	r3, r3, #1
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d007      	beq.n	8004a1c <HAL_I2C_Master_Transmit_DMA+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f042 0201 	orr.w	r2, r2, #1
 8004a1a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a2a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2221      	movs	r2, #33	@ 0x21
 8004a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2210      	movs	r2, #16
 8004a38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	687a      	ldr	r2, [r7, #4]
 8004a46:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	893a      	ldrh	r2, [r7, #8]
 8004a4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a52:	b29a      	uxth	r2, r3
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	4a56      	ldr	r2, [pc, #344]	@ (8004bb4 <HAL_I2C_Master_Transmit_DMA+0x24c>)
 8004a5c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8004a5e:	897a      	ldrh	r2, [r7, #10]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	645a      	str	r2, [r3, #68]	@ 0x44

    if (hi2c->XferSize > 0U)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d07b      	beq.n	8004b64 <HAL_I2C_Master_Transmit_DMA+0x1fc>
    {
      if (hi2c->hdmatx != NULL)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d02a      	beq.n	8004aca <HAL_I2C_Master_Transmit_DMA+0x162>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a78:	4a4f      	ldr	r2, [pc, #316]	@ (8004bb8 <HAL_I2C_Master_Transmit_DMA+0x250>)
 8004a7a:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a80:	4a4e      	ldr	r2, [pc, #312]	@ (8004bbc <HAL_I2C_Master_Transmit_DMA+0x254>)
 8004a82:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a88:	2200      	movs	r2, #0
 8004a8a:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a90:	2200      	movs	r2, #0
 8004a92:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a98:	2200      	movs	r2, #0
 8004a9a:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aac:	4619      	mov	r1, r3
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	3310      	adds	r3, #16
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004aba:	f7ff f8c7 	bl	8003c4c <HAL_DMA_Start_IT>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8004ac2:	7dfb      	ldrb	r3, [r7, #23]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d139      	bne.n	8004b3c <HAL_I2C_Master_Transmit_DMA+0x1d4>
 8004ac8:	e013      	b.n	8004af2 <HAL_I2C_Master_Transmit_DMA+0x18a>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2220      	movs	r2, #32
 8004ace:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ade:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e057      	b.n	8004ba2 <HAL_I2C_Master_Transmit_DMA+0x23a>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2200      	movs	r2, #0
 8004af6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	685a      	ldr	r2, [r3, #4]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004b08:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	685a      	ldr	r2, [r3, #4]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b18:	605a      	str	r2, [r3, #4]

        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004b28:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b38:	601a      	str	r2, [r3, #0]
 8004b3a:	e02f      	b.n	8004b9c <HAL_I2C_Master_Transmit_DMA+0x234>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2220      	movs	r2, #32
 8004b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2200      	movs	r2, #0
 8004b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b50:	f043 0210 	orr.w	r2, r3, #16
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e01e      	b.n	8004ba2 <HAL_I2C_Master_Transmit_DMA+0x23a>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004b72:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b82:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2200      	movs	r2, #0
 8004b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	685a      	ldr	r2, [r3, #4]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8004b9a:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	e000      	b.n	8004ba2 <HAL_I2C_Master_Transmit_DMA+0x23a>
  }
  else
  {
    return HAL_BUSY;
 8004ba0:	2302      	movs	r3, #2
  }
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3718      	adds	r7, #24
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	20000008 	.word	0x20000008
 8004bb0:	14f8b589 	.word	0x14f8b589
 8004bb4:	ffff0000 	.word	0xffff0000
 8004bb8:	080068bd 	.word	0x080068bd
 8004bbc:	08006a7b 	.word	0x08006a7b

08004bc0 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b08c      	sub	sp, #48	@ 0x30
 8004bc4:	af02      	add	r7, sp, #8
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	4608      	mov	r0, r1
 8004bca:	4611      	mov	r1, r2
 8004bcc:	461a      	mov	r2, r3
 8004bce:	4603      	mov	r3, r0
 8004bd0:	817b      	strh	r3, [r7, #10]
 8004bd2:	460b      	mov	r3, r1
 8004bd4:	813b      	strh	r3, [r7, #8]
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004bda:	f7fe fe6b 	bl	80038b4 <HAL_GetTick>
 8004bde:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 8004be0:	2300      	movs	r3, #0
 8004be2:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	2b20      	cmp	r3, #32
 8004bee:	f040 8172 	bne.w	8004ed6 <HAL_I2C_Mem_Read_DMA+0x316>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004bf2:	4b93      	ldr	r3, [pc, #588]	@ (8004e40 <HAL_I2C_Mem_Read_DMA+0x280>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	08db      	lsrs	r3, r3, #3
 8004bf8:	4a92      	ldr	r2, [pc, #584]	@ (8004e44 <HAL_I2C_Mem_Read_DMA+0x284>)
 8004bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8004bfe:	0a1a      	lsrs	r2, r3, #8
 8004c00:	4613      	mov	r3, r2
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	4413      	add	r3, r2
 8004c06:	009a      	lsls	r2, r3, #2
 8004c08:	4413      	add	r3, r2
 8004c0a:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	3b01      	subs	r3, #1
 8004c10:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 8004c12:	69fb      	ldr	r3, [r7, #28]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d112      	bne.n	8004c3e <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2220      	movs	r2, #32
 8004c22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c32:	f043 0220 	orr.w	r2, r3, #32
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8004c3a:	2302      	movs	r3, #2
 8004c3c:	e14c      	b.n	8004ed8 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	699b      	ldr	r3, [r3, #24]
 8004c44:	f003 0302 	and.w	r3, r3, #2
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	d0df      	beq.n	8004c0c <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d101      	bne.n	8004c5a <HAL_I2C_Mem_Read_DMA+0x9a>
 8004c56:	2302      	movs	r3, #2
 8004c58:	e13e      	b.n	8004ed8 <HAL_I2C_Mem_Read_DMA+0x318>
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 0301 	and.w	r3, r3, #1
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d007      	beq.n	8004c80 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f042 0201 	orr.w	r2, r2, #1
 8004c7e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c8e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2222      	movs	r2, #34	@ 0x22
 8004c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2240      	movs	r2, #64	@ 0x40
 8004c9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004caa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004cb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cb6:	b29a      	uxth	r2, r3
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	4a62      	ldr	r2, [pc, #392]	@ (8004e48 <HAL_I2C_Mem_Read_DMA+0x288>)
 8004cc0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8004cc2:	897a      	ldrh	r2, [r7, #10]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8004cc8:	893a      	ldrh	r2, [r7, #8]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8004cce:	88fa      	ldrh	r2, [r7, #6]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	f000 80cc 	beq.w	8004e7c <HAL_I2C_Mem_Read_DMA+0x2bc>
    {
      if (hi2c->hdmarx != NULL)
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d02d      	beq.n	8004d48 <HAL_I2C_Mem_Read_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cf0:	4a56      	ldr	r2, [pc, #344]	@ (8004e4c <HAL_I2C_Mem_Read_DMA+0x28c>)
 8004cf2:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cf8:	4a55      	ldr	r2, [pc, #340]	@ (8004e50 <HAL_I2C_Mem_Read_DMA+0x290>)
 8004cfa:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d00:	2200      	movs	r2, #0
 8004d02:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d08:	2200      	movs	r2, #0
 8004d0a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d10:	2200      	movs	r2, #0
 8004d12:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d18:	2200      	movs	r2, #0
 8004d1a:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	3310      	adds	r3, #16
 8004d26:	4619      	mov	r1, r3
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d2c:	461a      	mov	r2, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d32:	f7fe ff8b 	bl	8003c4c <HAL_DMA_Start_IT>
 8004d36:	4603      	mov	r3, r0
 8004d38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8004d3c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	f040 8087 	bne.w	8004e54 <HAL_I2C_Mem_Read_DMA+0x294>
 8004d46:	e013      	b.n	8004d70 <HAL_I2C_Mem_Read_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2220      	movs	r2, #32
 8004d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2200      	movs	r2, #0
 8004d54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2200      	movs	r2, #0
 8004d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e0b3      	b.n	8004ed8 <HAL_I2C_Mem_Read_DMA+0x318>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004d70:	88f8      	ldrh	r0, [r7, #6]
 8004d72:	893a      	ldrh	r2, [r7, #8]
 8004d74:	8979      	ldrh	r1, [r7, #10]
 8004d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d78:	9301      	str	r3, [sp, #4]
 8004d7a:	2323      	movs	r3, #35	@ 0x23
 8004d7c:	9300      	str	r3, [sp, #0]
 8004d7e:	4603      	mov	r3, r0
 8004d80:	68f8      	ldr	r0, [r7, #12]
 8004d82:	f001 fcb3 	bl	80066ec <I2C_RequestMemoryRead>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d023      	beq.n	8004dd4 <HAL_I2C_Mem_Read_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d90:	4618      	mov	r0, r3
 8004d92:	f7ff f823 	bl	8003ddc <HAL_DMA_Abort_IT>
 8004d96:	4603      	mov	r3, r0
 8004d98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004da0:	2200      	movs	r2, #0
 8004da2:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004db2:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2200      	movs	r2, #0
 8004db8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f022 0201 	bic.w	r2, r2, #1
 8004dce:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	e081      	b.n	8004ed8 <HAL_I2C_Mem_Read_DMA+0x318>
        }

        if (hi2c->XferSize == 1U)
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d108      	bne.n	8004dee <HAL_I2C_Mem_Read_DMA+0x22e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004dea:	601a      	str	r2, [r3, #0]
 8004dec:	e007      	b.n	8004dfe <HAL_I2C_Mem_Read_DMA+0x23e>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	685a      	ldr	r2, [r3, #4]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004dfc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dfe:	2300      	movs	r3, #0
 8004e00:	61bb      	str	r3, [r7, #24]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	695b      	ldr	r3, [r3, #20]
 8004e08:	61bb      	str	r3, [r7, #24]
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	699b      	ldr	r3, [r3, #24]
 8004e10:	61bb      	str	r3, [r7, #24]
 8004e12:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2200      	movs	r2, #0
 8004e18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	685a      	ldr	r2, [r3, #4]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e2a:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	685a      	ldr	r2, [r3, #4]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e3a:	605a      	str	r2, [r3, #4]
 8004e3c:	e049      	b.n	8004ed2 <HAL_I2C_Mem_Read_DMA+0x312>
 8004e3e:	bf00      	nop
 8004e40:	20000008 	.word	0x20000008
 8004e44:	14f8b589 	.word	0x14f8b589
 8004e48:	ffff0000 	.word	0xffff0000
 8004e4c:	080068bd 	.word	0x080068bd
 8004e50:	08006a7b 	.word	0x08006a7b
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2220      	movs	r2, #32
 8004e58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e68:	f043 0210 	orr.w	r2, r3, #16
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e02d      	b.n	8004ed8 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004e7c:	88f8      	ldrh	r0, [r7, #6]
 8004e7e:	893a      	ldrh	r2, [r7, #8]
 8004e80:	8979      	ldrh	r1, [r7, #10]
 8004e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e84:	9301      	str	r3, [sp, #4]
 8004e86:	2323      	movs	r3, #35	@ 0x23
 8004e88:	9300      	str	r3, [sp, #0]
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	68f8      	ldr	r0, [r7, #12]
 8004e8e:	f001 fc2d 	bl	80066ec <I2C_RequestMemoryRead>
 8004e92:	4603      	mov	r3, r0
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d001      	beq.n	8004e9c <HAL_I2C_Mem_Read_DMA+0x2dc>
      {
        return HAL_ERROR;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e01d      	b.n	8004ed8 <HAL_I2C_Mem_Read_DMA+0x318>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	617b      	str	r3, [r7, #20]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	695b      	ldr	r3, [r3, #20]
 8004ea6:	617b      	str	r3, [r7, #20]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	699b      	ldr	r3, [r3, #24]
 8004eae:	617b      	str	r3, [r7, #20]
 8004eb0:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ec0:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2220      	movs	r2, #32
 8004ec6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	e000      	b.n	8004ed8 <HAL_I2C_Mem_Read_DMA+0x318>
  }
  else
  {
    return HAL_BUSY;
 8004ed6:	2302      	movs	r3, #2
  }
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3728      	adds	r7, #40	@ 0x28
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}

08004ee0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b088      	sub	sp, #32
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ef8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004f00:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f08:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004f0a:	7bfb      	ldrb	r3, [r7, #15]
 8004f0c:	2b10      	cmp	r3, #16
 8004f0e:	d003      	beq.n	8004f18 <HAL_I2C_EV_IRQHandler+0x38>
 8004f10:	7bfb      	ldrb	r3, [r7, #15]
 8004f12:	2b40      	cmp	r3, #64	@ 0x40
 8004f14:	f040 80c1 	bne.w	800509a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	699b      	ldr	r3, [r3, #24]
 8004f1e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	695b      	ldr	r3, [r3, #20]
 8004f26:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	f003 0301 	and.w	r3, r3, #1
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d10d      	bne.n	8004f4e <HAL_I2C_EV_IRQHandler+0x6e>
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004f38:	d003      	beq.n	8004f42 <HAL_I2C_EV_IRQHandler+0x62>
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004f40:	d101      	bne.n	8004f46 <HAL_I2C_EV_IRQHandler+0x66>
 8004f42:	2301      	movs	r3, #1
 8004f44:	e000      	b.n	8004f48 <HAL_I2C_EV_IRQHandler+0x68>
 8004f46:	2300      	movs	r3, #0
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	f000 8132 	beq.w	80051b2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f4e:	69fb      	ldr	r3, [r7, #28]
 8004f50:	f003 0301 	and.w	r3, r3, #1
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d00c      	beq.n	8004f72 <HAL_I2C_EV_IRQHandler+0x92>
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	0a5b      	lsrs	r3, r3, #9
 8004f5c:	f003 0301 	and.w	r3, r3, #1
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d006      	beq.n	8004f72 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f002 f830 	bl	8006fca <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f000 fd9f 	bl	8005aae <I2C_Master_SB>
 8004f70:	e092      	b.n	8005098 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f72:	69fb      	ldr	r3, [r7, #28]
 8004f74:	08db      	lsrs	r3, r3, #3
 8004f76:	f003 0301 	and.w	r3, r3, #1
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d009      	beq.n	8004f92 <HAL_I2C_EV_IRQHandler+0xb2>
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	0a5b      	lsrs	r3, r3, #9
 8004f82:	f003 0301 	and.w	r3, r3, #1
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d003      	beq.n	8004f92 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f000 fe15 	bl	8005bba <I2C_Master_ADD10>
 8004f90:	e082      	b.n	8005098 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	085b      	lsrs	r3, r3, #1
 8004f96:	f003 0301 	and.w	r3, r3, #1
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d009      	beq.n	8004fb2 <HAL_I2C_EV_IRQHandler+0xd2>
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	0a5b      	lsrs	r3, r3, #9
 8004fa2:	f003 0301 	and.w	r3, r3, #1
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d003      	beq.n	8004fb2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f000 fe2f 	bl	8005c0e <I2C_Master_ADDR>
 8004fb0:	e072      	b.n	8005098 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004fb2:	69bb      	ldr	r3, [r7, #24]
 8004fb4:	089b      	lsrs	r3, r3, #2
 8004fb6:	f003 0301 	and.w	r3, r3, #1
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d03b      	beq.n	8005036 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fcc:	f000 80f3 	beq.w	80051b6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004fd0:	69fb      	ldr	r3, [r7, #28]
 8004fd2:	09db      	lsrs	r3, r3, #7
 8004fd4:	f003 0301 	and.w	r3, r3, #1
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d00f      	beq.n	8004ffc <HAL_I2C_EV_IRQHandler+0x11c>
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	0a9b      	lsrs	r3, r3, #10
 8004fe0:	f003 0301 	and.w	r3, r3, #1
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d009      	beq.n	8004ffc <HAL_I2C_EV_IRQHandler+0x11c>
 8004fe8:	69fb      	ldr	r3, [r7, #28]
 8004fea:	089b      	lsrs	r3, r3, #2
 8004fec:	f003 0301 	and.w	r3, r3, #1
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d103      	bne.n	8004ffc <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f000 f9f7 	bl	80053e8 <I2C_MasterTransmit_TXE>
 8004ffa:	e04d      	b.n	8005098 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	089b      	lsrs	r3, r3, #2
 8005000:	f003 0301 	and.w	r3, r3, #1
 8005004:	2b00      	cmp	r3, #0
 8005006:	f000 80d6 	beq.w	80051b6 <HAL_I2C_EV_IRQHandler+0x2d6>
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	0a5b      	lsrs	r3, r3, #9
 800500e:	f003 0301 	and.w	r3, r3, #1
 8005012:	2b00      	cmp	r3, #0
 8005014:	f000 80cf 	beq.w	80051b6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005018:	7bbb      	ldrb	r3, [r7, #14]
 800501a:	2b21      	cmp	r3, #33	@ 0x21
 800501c:	d103      	bne.n	8005026 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 fa7e 	bl	8005520 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005024:	e0c7      	b.n	80051b6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005026:	7bfb      	ldrb	r3, [r7, #15]
 8005028:	2b40      	cmp	r3, #64	@ 0x40
 800502a:	f040 80c4 	bne.w	80051b6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f000 faec 	bl	800560c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005034:	e0bf      	b.n	80051b6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005040:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005044:	f000 80b7 	beq.w	80051b6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005048:	69fb      	ldr	r3, [r7, #28]
 800504a:	099b      	lsrs	r3, r3, #6
 800504c:	f003 0301 	and.w	r3, r3, #1
 8005050:	2b00      	cmp	r3, #0
 8005052:	d00f      	beq.n	8005074 <HAL_I2C_EV_IRQHandler+0x194>
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	0a9b      	lsrs	r3, r3, #10
 8005058:	f003 0301 	and.w	r3, r3, #1
 800505c:	2b00      	cmp	r3, #0
 800505e:	d009      	beq.n	8005074 <HAL_I2C_EV_IRQHandler+0x194>
 8005060:	69fb      	ldr	r3, [r7, #28]
 8005062:	089b      	lsrs	r3, r3, #2
 8005064:	f003 0301 	and.w	r3, r3, #1
 8005068:	2b00      	cmp	r3, #0
 800506a:	d103      	bne.n	8005074 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f000 fb65 	bl	800573c <I2C_MasterReceive_RXNE>
 8005072:	e011      	b.n	8005098 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	089b      	lsrs	r3, r3, #2
 8005078:	f003 0301 	and.w	r3, r3, #1
 800507c:	2b00      	cmp	r3, #0
 800507e:	f000 809a 	beq.w	80051b6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	0a5b      	lsrs	r3, r3, #9
 8005086:	f003 0301 	and.w	r3, r3, #1
 800508a:	2b00      	cmp	r3, #0
 800508c:	f000 8093 	beq.w	80051b6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f000 fc1b 	bl	80058cc <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005096:	e08e      	b.n	80051b6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005098:	e08d      	b.n	80051b6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d004      	beq.n	80050ac <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	695b      	ldr	r3, [r3, #20]
 80050a8:	61fb      	str	r3, [r7, #28]
 80050aa:	e007      	b.n	80050bc <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	699b      	ldr	r3, [r3, #24]
 80050b2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	695b      	ldr	r3, [r3, #20]
 80050ba:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050bc:	69fb      	ldr	r3, [r7, #28]
 80050be:	085b      	lsrs	r3, r3, #1
 80050c0:	f003 0301 	and.w	r3, r3, #1
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d012      	beq.n	80050ee <HAL_I2C_EV_IRQHandler+0x20e>
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	0a5b      	lsrs	r3, r3, #9
 80050cc:	f003 0301 	and.w	r3, r3, #1
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d00c      	beq.n	80050ee <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d003      	beq.n	80050e4 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	699b      	ldr	r3, [r3, #24]
 80050e2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80050e4:	69b9      	ldr	r1, [r7, #24]
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f000 ffe0 	bl	80060ac <I2C_Slave_ADDR>
 80050ec:	e066      	b.n	80051bc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	091b      	lsrs	r3, r3, #4
 80050f2:	f003 0301 	and.w	r3, r3, #1
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d009      	beq.n	800510e <HAL_I2C_EV_IRQHandler+0x22e>
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	0a5b      	lsrs	r3, r3, #9
 80050fe:	f003 0301 	and.w	r3, r3, #1
 8005102:	2b00      	cmp	r3, #0
 8005104:	d003      	beq.n	800510e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f001 f81a 	bl	8006140 <I2C_Slave_STOPF>
 800510c:	e056      	b.n	80051bc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800510e:	7bbb      	ldrb	r3, [r7, #14]
 8005110:	2b21      	cmp	r3, #33	@ 0x21
 8005112:	d002      	beq.n	800511a <HAL_I2C_EV_IRQHandler+0x23a>
 8005114:	7bbb      	ldrb	r3, [r7, #14]
 8005116:	2b29      	cmp	r3, #41	@ 0x29
 8005118:	d125      	bne.n	8005166 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	09db      	lsrs	r3, r3, #7
 800511e:	f003 0301 	and.w	r3, r3, #1
 8005122:	2b00      	cmp	r3, #0
 8005124:	d00f      	beq.n	8005146 <HAL_I2C_EV_IRQHandler+0x266>
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	0a9b      	lsrs	r3, r3, #10
 800512a:	f003 0301 	and.w	r3, r3, #1
 800512e:	2b00      	cmp	r3, #0
 8005130:	d009      	beq.n	8005146 <HAL_I2C_EV_IRQHandler+0x266>
 8005132:	69fb      	ldr	r3, [r7, #28]
 8005134:	089b      	lsrs	r3, r3, #2
 8005136:	f003 0301 	and.w	r3, r3, #1
 800513a:	2b00      	cmp	r3, #0
 800513c:	d103      	bne.n	8005146 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 fef6 	bl	8005f30 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005144:	e039      	b.n	80051ba <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	089b      	lsrs	r3, r3, #2
 800514a:	f003 0301 	and.w	r3, r3, #1
 800514e:	2b00      	cmp	r3, #0
 8005150:	d033      	beq.n	80051ba <HAL_I2C_EV_IRQHandler+0x2da>
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	0a5b      	lsrs	r3, r3, #9
 8005156:	f003 0301 	and.w	r3, r3, #1
 800515a:	2b00      	cmp	r3, #0
 800515c:	d02d      	beq.n	80051ba <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f000 ff23 	bl	8005faa <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005164:	e029      	b.n	80051ba <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005166:	69fb      	ldr	r3, [r7, #28]
 8005168:	099b      	lsrs	r3, r3, #6
 800516a:	f003 0301 	and.w	r3, r3, #1
 800516e:	2b00      	cmp	r3, #0
 8005170:	d00f      	beq.n	8005192 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	0a9b      	lsrs	r3, r3, #10
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	2b00      	cmp	r3, #0
 800517c:	d009      	beq.n	8005192 <HAL_I2C_EV_IRQHandler+0x2b2>
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	089b      	lsrs	r3, r3, #2
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	2b00      	cmp	r3, #0
 8005188:	d103      	bne.n	8005192 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f000 ff2e 	bl	8005fec <I2C_SlaveReceive_RXNE>
 8005190:	e014      	b.n	80051bc <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	089b      	lsrs	r3, r3, #2
 8005196:	f003 0301 	and.w	r3, r3, #1
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00e      	beq.n	80051bc <HAL_I2C_EV_IRQHandler+0x2dc>
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	0a5b      	lsrs	r3, r3, #9
 80051a2:	f003 0301 	and.w	r3, r3, #1
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d008      	beq.n	80051bc <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 ff5c 	bl	8006068 <I2C_SlaveReceive_BTF>
 80051b0:	e004      	b.n	80051bc <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80051b2:	bf00      	nop
 80051b4:	e002      	b.n	80051bc <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80051b6:	bf00      	nop
 80051b8:	e000      	b.n	80051bc <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80051ba:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80051bc:	3720      	adds	r7, #32
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}

080051c2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80051c2:	b580      	push	{r7, lr}
 80051c4:	b08a      	sub	sp, #40	@ 0x28
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	695b      	ldr	r3, [r3, #20]
 80051d0:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80051da:	2300      	movs	r3, #0
 80051dc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80051e4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80051e6:	6a3b      	ldr	r3, [r7, #32]
 80051e8:	0a1b      	lsrs	r3, r3, #8
 80051ea:	f003 0301 	and.w	r3, r3, #1
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d00e      	beq.n	8005210 <HAL_I2C_ER_IRQHandler+0x4e>
 80051f2:	69fb      	ldr	r3, [r7, #28]
 80051f4:	0a1b      	lsrs	r3, r3, #8
 80051f6:	f003 0301 	and.w	r3, r3, #1
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d008      	beq.n	8005210 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80051fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005200:	f043 0301 	orr.w	r3, r3, #1
 8005204:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800520e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005210:	6a3b      	ldr	r3, [r7, #32]
 8005212:	0a5b      	lsrs	r3, r3, #9
 8005214:	f003 0301 	and.w	r3, r3, #1
 8005218:	2b00      	cmp	r3, #0
 800521a:	d00e      	beq.n	800523a <HAL_I2C_ER_IRQHandler+0x78>
 800521c:	69fb      	ldr	r3, [r7, #28]
 800521e:	0a1b      	lsrs	r3, r3, #8
 8005220:	f003 0301 	and.w	r3, r3, #1
 8005224:	2b00      	cmp	r3, #0
 8005226:	d008      	beq.n	800523a <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8005228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800522a:	f043 0302 	orr.w	r3, r3, #2
 800522e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8005238:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800523a:	6a3b      	ldr	r3, [r7, #32]
 800523c:	0a9b      	lsrs	r3, r3, #10
 800523e:	f003 0301 	and.w	r3, r3, #1
 8005242:	2b00      	cmp	r3, #0
 8005244:	d03f      	beq.n	80052c6 <HAL_I2C_ER_IRQHandler+0x104>
 8005246:	69fb      	ldr	r3, [r7, #28]
 8005248:	0a1b      	lsrs	r3, r3, #8
 800524a:	f003 0301 	and.w	r3, r3, #1
 800524e:	2b00      	cmp	r3, #0
 8005250:	d039      	beq.n	80052c6 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8005252:	7efb      	ldrb	r3, [r7, #27]
 8005254:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800525a:	b29b      	uxth	r3, r3
 800525c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005264:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800526a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800526c:	7ebb      	ldrb	r3, [r7, #26]
 800526e:	2b20      	cmp	r3, #32
 8005270:	d112      	bne.n	8005298 <HAL_I2C_ER_IRQHandler+0xd6>
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d10f      	bne.n	8005298 <HAL_I2C_ER_IRQHandler+0xd6>
 8005278:	7cfb      	ldrb	r3, [r7, #19]
 800527a:	2b21      	cmp	r3, #33	@ 0x21
 800527c:	d008      	beq.n	8005290 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800527e:	7cfb      	ldrb	r3, [r7, #19]
 8005280:	2b29      	cmp	r3, #41	@ 0x29
 8005282:	d005      	beq.n	8005290 <HAL_I2C_ER_IRQHandler+0xce>
 8005284:	7cfb      	ldrb	r3, [r7, #19]
 8005286:	2b28      	cmp	r3, #40	@ 0x28
 8005288:	d106      	bne.n	8005298 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2b21      	cmp	r3, #33	@ 0x21
 800528e:	d103      	bne.n	8005298 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8005290:	6878      	ldr	r0, [r7, #4]
 8005292:	f001 f885 	bl	80063a0 <I2C_Slave_AF>
 8005296:	e016      	b.n	80052c6 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80052a0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80052a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a4:	f043 0304 	orr.w	r3, r3, #4
 80052a8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80052aa:	7efb      	ldrb	r3, [r7, #27]
 80052ac:	2b10      	cmp	r3, #16
 80052ae:	d002      	beq.n	80052b6 <HAL_I2C_ER_IRQHandler+0xf4>
 80052b0:	7efb      	ldrb	r3, [r7, #27]
 80052b2:	2b40      	cmp	r3, #64	@ 0x40
 80052b4:	d107      	bne.n	80052c6 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052c4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80052c6:	6a3b      	ldr	r3, [r7, #32]
 80052c8:	0adb      	lsrs	r3, r3, #11
 80052ca:	f003 0301 	and.w	r3, r3, #1
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d00e      	beq.n	80052f0 <HAL_I2C_ER_IRQHandler+0x12e>
 80052d2:	69fb      	ldr	r3, [r7, #28]
 80052d4:	0a1b      	lsrs	r3, r3, #8
 80052d6:	f003 0301 	and.w	r3, r3, #1
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d008      	beq.n	80052f0 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80052de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e0:	f043 0308 	orr.w	r3, r3, #8
 80052e4:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80052ee:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80052f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d008      	beq.n	8005308 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80052fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052fc:	431a      	orrs	r2, r3
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f001 f8c0 	bl	8006488 <I2C_ITError>
  }
}
 8005308:	bf00      	nop
 800530a:	3728      	adds	r7, #40	@ 0x28
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}

08005310 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005318:	bf00      	nop
 800531a:	370c      	adds	r7, #12
 800531c:	46bd      	mov	sp, r7
 800531e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005322:	4770      	bx	lr

08005324 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800532c:	bf00      	nop
 800532e:	370c      	adds	r7, #12
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr

08005338 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005340:	bf00      	nop
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr

0800534c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005354:	bf00      	nop
 8005356:	370c      	adds	r7, #12
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005360:	b480      	push	{r7}
 8005362:	b083      	sub	sp, #12
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	460b      	mov	r3, r1
 800536a:	70fb      	strb	r3, [r7, #3]
 800536c:	4613      	mov	r3, r2
 800536e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005370:	bf00      	nop
 8005372:	370c      	adds	r7, #12
 8005374:	46bd      	mov	sp, r7
 8005376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537a:	4770      	bx	lr

0800537c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800537c:	b480      	push	{r7}
 800537e:	b083      	sub	sp, #12
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005384:	bf00      	nop
 8005386:	370c      	adds	r7, #12
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr

08005390 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005390:	b480      	push	{r7}
 8005392:	b083      	sub	sp, #12
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005398:	bf00      	nop
 800539a:	370c      	adds	r7, #12
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr

080053a4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b083      	sub	sp, #12
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80053ac:	bf00      	nop
 80053ae:	370c      	adds	r7, #12
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr

080053b8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b083      	sub	sp, #12
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80053c0:	bf00      	nop
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr

080053cc <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053da:	b2db      	uxtb	r3, r3
}
 80053dc:	4618      	mov	r0, r3
 80053de:	370c      	adds	r7, #12
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr

080053e8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b084      	sub	sp, #16
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053f6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80053fe:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005404:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800540a:	2b00      	cmp	r3, #0
 800540c:	d150      	bne.n	80054b0 <I2C_MasterTransmit_TXE+0xc8>
 800540e:	7bfb      	ldrb	r3, [r7, #15]
 8005410:	2b21      	cmp	r3, #33	@ 0x21
 8005412:	d14d      	bne.n	80054b0 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	2b08      	cmp	r3, #8
 8005418:	d01d      	beq.n	8005456 <I2C_MasterTransmit_TXE+0x6e>
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	2b20      	cmp	r3, #32
 800541e:	d01a      	beq.n	8005456 <I2C_MasterTransmit_TXE+0x6e>
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005426:	d016      	beq.n	8005456 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005436:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2211      	movs	r2, #17
 800543c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2200      	movs	r2, #0
 8005442:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2220      	movs	r2, #32
 800544a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f7ff ff5e 	bl	8005310 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005454:	e060      	b.n	8005518 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	685a      	ldr	r2, [r3, #4]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005464:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005474:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2220      	movs	r2, #32
 8005480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800548a:	b2db      	uxtb	r3, r3
 800548c:	2b40      	cmp	r3, #64	@ 0x40
 800548e:	d107      	bne.n	80054a0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2200      	movs	r2, #0
 8005494:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f7ff ff79 	bl	8005390 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800549e:	e03b      	b.n	8005518 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2200      	movs	r2, #0
 80054a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	f7ff ff31 	bl	8005310 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80054ae:	e033      	b.n	8005518 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80054b0:	7bfb      	ldrb	r3, [r7, #15]
 80054b2:	2b21      	cmp	r3, #33	@ 0x21
 80054b4:	d005      	beq.n	80054c2 <I2C_MasterTransmit_TXE+0xda>
 80054b6:	7bbb      	ldrb	r3, [r7, #14]
 80054b8:	2b40      	cmp	r3, #64	@ 0x40
 80054ba:	d12d      	bne.n	8005518 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80054bc:	7bfb      	ldrb	r3, [r7, #15]
 80054be:	2b22      	cmp	r3, #34	@ 0x22
 80054c0:	d12a      	bne.n	8005518 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d108      	bne.n	80054de <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	685a      	ldr	r2, [r3, #4]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054da:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80054dc:	e01c      	b.n	8005518 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80054e4:	b2db      	uxtb	r3, r3
 80054e6:	2b40      	cmp	r3, #64	@ 0x40
 80054e8:	d103      	bne.n	80054f2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f000 f88e 	bl	800560c <I2C_MemoryTransmit_TXE_BTF>
}
 80054f0:	e012      	b.n	8005518 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f6:	781a      	ldrb	r2, [r3, #0]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005502:	1c5a      	adds	r2, r3, #1
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800550c:	b29b      	uxth	r3, r3
 800550e:	3b01      	subs	r3, #1
 8005510:	b29a      	uxth	r2, r3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005516:	e7ff      	b.n	8005518 <I2C_MasterTransmit_TXE+0x130>
 8005518:	bf00      	nop
 800551a:	3710      	adds	r7, #16
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}

08005520 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800552c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005534:	b2db      	uxtb	r3, r3
 8005536:	2b21      	cmp	r3, #33	@ 0x21
 8005538:	d164      	bne.n	8005604 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800553e:	b29b      	uxth	r3, r3
 8005540:	2b00      	cmp	r3, #0
 8005542:	d012      	beq.n	800556a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005548:	781a      	ldrb	r2, [r3, #0]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005554:	1c5a      	adds	r2, r3, #1
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800555e:	b29b      	uxth	r3, r3
 8005560:	3b01      	subs	r3, #1
 8005562:	b29a      	uxth	r2, r3
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005568:	e04c      	b.n	8005604 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2b08      	cmp	r3, #8
 800556e:	d01d      	beq.n	80055ac <I2C_MasterTransmit_BTF+0x8c>
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2b20      	cmp	r3, #32
 8005574:	d01a      	beq.n	80055ac <I2C_MasterTransmit_BTF+0x8c>
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800557c:	d016      	beq.n	80055ac <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	685a      	ldr	r2, [r3, #4]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800558c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2211      	movs	r2, #17
 8005592:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2200      	movs	r2, #0
 8005598:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2220      	movs	r2, #32
 80055a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	f7ff feb3 	bl	8005310 <HAL_I2C_MasterTxCpltCallback>
}
 80055aa:	e02b      	b.n	8005604 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	685a      	ldr	r2, [r3, #4]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80055ba:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055ca:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2200      	movs	r2, #0
 80055d0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2220      	movs	r2, #32
 80055d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	2b40      	cmp	r3, #64	@ 0x40
 80055e4:	d107      	bne.n	80055f6 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f7ff fece 	bl	8005390 <HAL_I2C_MemTxCpltCallback>
}
 80055f4:	e006      	b.n	8005604 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f7ff fe86 	bl	8005310 <HAL_I2C_MasterTxCpltCallback>
}
 8005604:	bf00      	nop
 8005606:	3710      	adds	r7, #16
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}

0800560c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b084      	sub	sp, #16
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800561a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005620:	2b00      	cmp	r3, #0
 8005622:	d11d      	bne.n	8005660 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005628:	2b01      	cmp	r3, #1
 800562a:	d10b      	bne.n	8005644 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005630:	b2da      	uxtb	r2, r3
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800563c:	1c9a      	adds	r2, r3, #2
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8005642:	e077      	b.n	8005734 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005648:	b29b      	uxth	r3, r3
 800564a:	121b      	asrs	r3, r3, #8
 800564c:	b2da      	uxtb	r2, r3
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005658:	1c5a      	adds	r2, r3, #1
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800565e:	e069      	b.n	8005734 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005664:	2b01      	cmp	r3, #1
 8005666:	d10b      	bne.n	8005680 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800566c:	b2da      	uxtb	r2, r3
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005678:	1c5a      	adds	r2, r3, #1
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800567e:	e059      	b.n	8005734 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005684:	2b02      	cmp	r3, #2
 8005686:	d152      	bne.n	800572e <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005688:	7bfb      	ldrb	r3, [r7, #15]
 800568a:	2b22      	cmp	r3, #34	@ 0x22
 800568c:	d10d      	bne.n	80056aa <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800569c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056a2:	1c5a      	adds	r2, r3, #1
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80056a8:	e044      	b.n	8005734 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d015      	beq.n	80056e0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80056b4:	7bfb      	ldrb	r3, [r7, #15]
 80056b6:	2b21      	cmp	r3, #33	@ 0x21
 80056b8:	d112      	bne.n	80056e0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056be:	781a      	ldrb	r2, [r3, #0]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ca:	1c5a      	adds	r2, r3, #1
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	3b01      	subs	r3, #1
 80056d8:	b29a      	uxth	r2, r3
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80056de:	e029      	b.n	8005734 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056e4:	b29b      	uxth	r3, r3
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d124      	bne.n	8005734 <I2C_MemoryTransmit_TXE_BTF+0x128>
 80056ea:	7bfb      	ldrb	r3, [r7, #15]
 80056ec:	2b21      	cmp	r3, #33	@ 0x21
 80056ee:	d121      	bne.n	8005734 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	685a      	ldr	r2, [r3, #4]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80056fe:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800570e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2220      	movs	r2, #32
 800571a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2200      	movs	r2, #0
 8005722:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f7ff fe32 	bl	8005390 <HAL_I2C_MemTxCpltCallback>
}
 800572c:	e002      	b.n	8005734 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f7ff f904 	bl	800493c <I2C_Flush_DR>
}
 8005734:	bf00      	nop
 8005736:	3710      	adds	r7, #16
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}

0800573c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b084      	sub	sp, #16
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800574a:	b2db      	uxtb	r3, r3
 800574c:	2b22      	cmp	r3, #34	@ 0x22
 800574e:	f040 80b9 	bne.w	80058c4 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005756:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800575c:	b29b      	uxth	r3, r3
 800575e:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	2b03      	cmp	r3, #3
 8005764:	d921      	bls.n	80057aa <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	691a      	ldr	r2, [r3, #16]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005770:	b2d2      	uxtb	r2, r2
 8005772:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005778:	1c5a      	adds	r2, r3, #1
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005782:	b29b      	uxth	r3, r3
 8005784:	3b01      	subs	r3, #1
 8005786:	b29a      	uxth	r2, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005790:	b29b      	uxth	r3, r3
 8005792:	2b03      	cmp	r3, #3
 8005794:	f040 8096 	bne.w	80058c4 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	685a      	ldr	r2, [r3, #4]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057a6:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80057a8:	e08c      	b.n	80058c4 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ae:	2b02      	cmp	r3, #2
 80057b0:	d07f      	beq.n	80058b2 <I2C_MasterReceive_RXNE+0x176>
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d002      	beq.n	80057be <I2C_MasterReceive_RXNE+0x82>
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d179      	bne.n	80058b2 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f001 fba2 	bl	8006f08 <I2C_WaitOnSTOPRequestThroughIT>
 80057c4:	4603      	mov	r3, r0
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d14c      	bne.n	8005864 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057d8:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	685a      	ldr	r2, [r3, #4]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80057e8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	691a      	ldr	r2, [r3, #16]
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f4:	b2d2      	uxtb	r2, r2
 80057f6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057fc:	1c5a      	adds	r2, r3, #1
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005806:	b29b      	uxth	r3, r3
 8005808:	3b01      	subs	r3, #1
 800580a:	b29a      	uxth	r2, r3
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2220      	movs	r2, #32
 8005814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800581e:	b2db      	uxtb	r3, r3
 8005820:	2b40      	cmp	r3, #64	@ 0x40
 8005822:	d10a      	bne.n	800583a <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2200      	movs	r2, #0
 8005828:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2200      	movs	r2, #0
 8005830:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f7fd fe62 	bl	80034fc <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005838:	e044      	b.n	80058c4 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2b08      	cmp	r3, #8
 8005846:	d002      	beq.n	800584e <I2C_MasterReceive_RXNE+0x112>
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2b20      	cmp	r3, #32
 800584c:	d103      	bne.n	8005856 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	631a      	str	r2, [r3, #48]	@ 0x30
 8005854:	e002      	b.n	800585c <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2212      	movs	r2, #18
 800585a:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	f7ff fd61 	bl	8005324 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005862:	e02f      	b.n	80058c4 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	685a      	ldr	r2, [r3, #4]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005872:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	691a      	ldr	r2, [r3, #16]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800587e:	b2d2      	uxtb	r2, r2
 8005880:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005886:	1c5a      	adds	r2, r3, #1
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005890:	b29b      	uxth	r3, r3
 8005892:	3b01      	subs	r3, #1
 8005894:	b29a      	uxth	r2, r3
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2220      	movs	r2, #32
 800589e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f7ff fd7a 	bl	80053a4 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80058b0:	e008      	b.n	80058c4 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	685a      	ldr	r2, [r3, #4]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058c0:	605a      	str	r2, [r3, #4]
}
 80058c2:	e7ff      	b.n	80058c4 <I2C_MasterReceive_RXNE+0x188>
 80058c4:	bf00      	nop
 80058c6:	3710      	adds	r7, #16
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}

080058cc <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058d8:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058de:	b29b      	uxth	r3, r3
 80058e0:	2b04      	cmp	r3, #4
 80058e2:	d11b      	bne.n	800591c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	685a      	ldr	r2, [r3, #4]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058f2:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	691a      	ldr	r2, [r3, #16]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058fe:	b2d2      	uxtb	r2, r2
 8005900:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005906:	1c5a      	adds	r2, r3, #1
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005910:	b29b      	uxth	r3, r3
 8005912:	3b01      	subs	r3, #1
 8005914:	b29a      	uxth	r2, r3
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800591a:	e0c4      	b.n	8005aa6 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005920:	b29b      	uxth	r3, r3
 8005922:	2b03      	cmp	r3, #3
 8005924:	d129      	bne.n	800597a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	685a      	ldr	r2, [r3, #4]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005934:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2b04      	cmp	r3, #4
 800593a:	d00a      	beq.n	8005952 <I2C_MasterReceive_BTF+0x86>
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2b02      	cmp	r3, #2
 8005940:	d007      	beq.n	8005952 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005950:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	691a      	ldr	r2, [r3, #16]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800595c:	b2d2      	uxtb	r2, r2
 800595e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005964:	1c5a      	adds	r2, r3, #1
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800596e:	b29b      	uxth	r3, r3
 8005970:	3b01      	subs	r3, #1
 8005972:	b29a      	uxth	r2, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005978:	e095      	b.n	8005aa6 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800597e:	b29b      	uxth	r3, r3
 8005980:	2b02      	cmp	r3, #2
 8005982:	d17d      	bne.n	8005a80 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2b01      	cmp	r3, #1
 8005988:	d002      	beq.n	8005990 <I2C_MasterReceive_BTF+0xc4>
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2b10      	cmp	r3, #16
 800598e:	d108      	bne.n	80059a2 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681a      	ldr	r2, [r3, #0]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800599e:	601a      	str	r2, [r3, #0]
 80059a0:	e016      	b.n	80059d0 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2b04      	cmp	r3, #4
 80059a6:	d002      	beq.n	80059ae <I2C_MasterReceive_BTF+0xe2>
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2b02      	cmp	r3, #2
 80059ac:	d108      	bne.n	80059c0 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80059bc:	601a      	str	r2, [r3, #0]
 80059be:	e007      	b.n	80059d0 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059ce:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	691a      	ldr	r2, [r3, #16]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059da:	b2d2      	uxtb	r2, r2
 80059dc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059e2:	1c5a      	adds	r2, r3, #1
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059ec:	b29b      	uxth	r3, r3
 80059ee:	3b01      	subs	r3, #1
 80059f0:	b29a      	uxth	r2, r3
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	691a      	ldr	r2, [r3, #16]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a00:	b2d2      	uxtb	r2, r2
 8005a02:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a08:	1c5a      	adds	r2, r3, #1
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a12:	b29b      	uxth	r3, r3
 8005a14:	3b01      	subs	r3, #1
 8005a16:	b29a      	uxth	r2, r3
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	685a      	ldr	r2, [r3, #4]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005a2a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2220      	movs	r2, #32
 8005a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	2b40      	cmp	r3, #64	@ 0x40
 8005a3e:	d10a      	bne.n	8005a56 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f7fd fd54 	bl	80034fc <HAL_I2C_MemRxCpltCallback>
}
 8005a54:	e027      	b.n	8005aa6 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2b08      	cmp	r3, #8
 8005a62:	d002      	beq.n	8005a6a <I2C_MasterReceive_BTF+0x19e>
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2b20      	cmp	r3, #32
 8005a68:	d103      	bne.n	8005a72 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005a70:	e002      	b.n	8005a78 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2212      	movs	r2, #18
 8005a76:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f7ff fc53 	bl	8005324 <HAL_I2C_MasterRxCpltCallback>
}
 8005a7e:	e012      	b.n	8005aa6 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	691a      	ldr	r2, [r3, #16]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a8a:	b2d2      	uxtb	r2, r2
 8005a8c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a92:	1c5a      	adds	r2, r3, #1
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a9c:	b29b      	uxth	r3, r3
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	b29a      	uxth	r2, r3
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005aa6:	bf00      	nop
 8005aa8:	3710      	adds	r7, #16
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}

08005aae <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005aae:	b480      	push	{r7}
 8005ab0:	b083      	sub	sp, #12
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	2b40      	cmp	r3, #64	@ 0x40
 8005ac0:	d117      	bne.n	8005af2 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d109      	bne.n	8005ade <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	461a      	mov	r2, r3
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005ada:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005adc:	e067      	b.n	8005bae <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	f043 0301 	orr.w	r3, r3, #1
 8005ae8:	b2da      	uxtb	r2, r3
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	611a      	str	r2, [r3, #16]
}
 8005af0:	e05d      	b.n	8005bae <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	691b      	ldr	r3, [r3, #16]
 8005af6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005afa:	d133      	bne.n	8005b64 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	2b21      	cmp	r3, #33	@ 0x21
 8005b06:	d109      	bne.n	8005b1c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	461a      	mov	r2, r3
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005b18:	611a      	str	r2, [r3, #16]
 8005b1a:	e008      	b.n	8005b2e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b20:	b2db      	uxtb	r3, r3
 8005b22:	f043 0301 	orr.w	r3, r3, #1
 8005b26:	b2da      	uxtb	r2, r3
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d004      	beq.n	8005b40 <I2C_Master_SB+0x92>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d108      	bne.n	8005b52 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d032      	beq.n	8005bae <I2C_Master_SB+0x100>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d02d      	beq.n	8005bae <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	685a      	ldr	r2, [r3, #4]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b60:	605a      	str	r2, [r3, #4]
}
 8005b62:	e024      	b.n	8005bae <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d10e      	bne.n	8005b8a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b70:	b29b      	uxth	r3, r3
 8005b72:	11db      	asrs	r3, r3, #7
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	f003 0306 	and.w	r3, r3, #6
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	f063 030f 	orn	r3, r3, #15
 8005b80:	b2da      	uxtb	r2, r3
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	611a      	str	r2, [r3, #16]
}
 8005b88:	e011      	b.n	8005bae <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d10d      	bne.n	8005bae <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b96:	b29b      	uxth	r3, r3
 8005b98:	11db      	asrs	r3, r3, #7
 8005b9a:	b2db      	uxtb	r3, r3
 8005b9c:	f003 0306 	and.w	r3, r3, #6
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	f063 030e 	orn	r3, r3, #14
 8005ba6:	b2da      	uxtb	r2, r3
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	611a      	str	r2, [r3, #16]
}
 8005bae:	bf00      	nop
 8005bb0:	370c      	adds	r7, #12
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb8:	4770      	bx	lr

08005bba <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005bba:	b480      	push	{r7}
 8005bbc:	b083      	sub	sp, #12
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bc6:	b2da      	uxtb	r2, r3
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d004      	beq.n	8005be0 <I2C_Master_ADD10+0x26>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d108      	bne.n	8005bf2 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d00c      	beq.n	8005c02 <I2C_Master_ADD10+0x48>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d007      	beq.n	8005c02 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	685a      	ldr	r2, [r3, #4]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c00:	605a      	str	r2, [r3, #4]
  }
}
 8005c02:	bf00      	nop
 8005c04:	370c      	adds	r7, #12
 8005c06:	46bd      	mov	sp, r7
 8005c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0c:	4770      	bx	lr

08005c0e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005c0e:	b480      	push	{r7}
 8005c10:	b091      	sub	sp, #68	@ 0x44
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c1c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c24:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c2a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	2b22      	cmp	r3, #34	@ 0x22
 8005c36:	f040 8169 	bne.w	8005f0c <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d10f      	bne.n	8005c62 <I2C_Master_ADDR+0x54>
 8005c42:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005c46:	2b40      	cmp	r3, #64	@ 0x40
 8005c48:	d10b      	bne.n	8005c62 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	695b      	ldr	r3, [r3, #20]
 8005c54:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	699b      	ldr	r3, [r3, #24]
 8005c5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c60:	e160      	b.n	8005f24 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d11d      	bne.n	8005ca6 <I2C_Master_ADDR+0x98>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	691b      	ldr	r3, [r3, #16]
 8005c6e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005c72:	d118      	bne.n	8005ca6 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c74:	2300      	movs	r3, #0
 8005c76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	695b      	ldr	r3, [r3, #20]
 8005c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	699b      	ldr	r3, [r3, #24]
 8005c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c98:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c9e:	1c5a      	adds	r2, r3, #1
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	651a      	str	r2, [r3, #80]	@ 0x50
 8005ca4:	e13e      	b.n	8005f24 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005caa:	b29b      	uxth	r3, r3
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d113      	bne.n	8005cd8 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	695b      	ldr	r3, [r3, #20]
 8005cba:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	699b      	ldr	r3, [r3, #24]
 8005cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005cd4:	601a      	str	r2, [r3, #0]
 8005cd6:	e115      	b.n	8005f04 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	f040 808a 	bne.w	8005df8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ce6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005cea:	d137      	bne.n	8005d5c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	681a      	ldr	r2, [r3, #0]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cfa:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d0a:	d113      	bne.n	8005d34 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d1a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	695b      	ldr	r3, [r3, #20]
 8005d26:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	699b      	ldr	r3, [r3, #24]
 8005d2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d32:	e0e7      	b.n	8005f04 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d34:	2300      	movs	r3, #0
 8005d36:	623b      	str	r3, [r7, #32]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	695b      	ldr	r3, [r3, #20]
 8005d3e:	623b      	str	r3, [r7, #32]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	699b      	ldr	r3, [r3, #24]
 8005d46:	623b      	str	r3, [r7, #32]
 8005d48:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d58:	601a      	str	r2, [r3, #0]
 8005d5a:	e0d3      	b.n	8005f04 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005d5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d5e:	2b08      	cmp	r3, #8
 8005d60:	d02e      	beq.n	8005dc0 <I2C_Master_ADDR+0x1b2>
 8005d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d64:	2b20      	cmp	r3, #32
 8005d66:	d02b      	beq.n	8005dc0 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005d68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d6a:	2b12      	cmp	r3, #18
 8005d6c:	d102      	bne.n	8005d74 <I2C_Master_ADDR+0x166>
 8005d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d125      	bne.n	8005dc0 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d76:	2b04      	cmp	r3, #4
 8005d78:	d00e      	beq.n	8005d98 <I2C_Master_ADDR+0x18a>
 8005d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d7c:	2b02      	cmp	r3, #2
 8005d7e:	d00b      	beq.n	8005d98 <I2C_Master_ADDR+0x18a>
 8005d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d82:	2b10      	cmp	r3, #16
 8005d84:	d008      	beq.n	8005d98 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	681a      	ldr	r2, [r3, #0]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d94:	601a      	str	r2, [r3, #0]
 8005d96:	e007      	b.n	8005da8 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005da6:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005da8:	2300      	movs	r3, #0
 8005daa:	61fb      	str	r3, [r7, #28]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	695b      	ldr	r3, [r3, #20]
 8005db2:	61fb      	str	r3, [r7, #28]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	699b      	ldr	r3, [r3, #24]
 8005dba:	61fb      	str	r3, [r7, #28]
 8005dbc:	69fb      	ldr	r3, [r7, #28]
 8005dbe:	e0a1      	b.n	8005f04 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005dce:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	61bb      	str	r3, [r7, #24]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	695b      	ldr	r3, [r3, #20]
 8005dda:	61bb      	str	r3, [r7, #24]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	699b      	ldr	r3, [r3, #24]
 8005de2:	61bb      	str	r3, [r7, #24]
 8005de4:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005df4:	601a      	str	r2, [r3, #0]
 8005df6:	e085      	b.n	8005f04 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	2b02      	cmp	r3, #2
 8005e00:	d14d      	bne.n	8005e9e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005e02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e04:	2b04      	cmp	r3, #4
 8005e06:	d016      	beq.n	8005e36 <I2C_Master_ADDR+0x228>
 8005e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e0a:	2b02      	cmp	r3, #2
 8005e0c:	d013      	beq.n	8005e36 <I2C_Master_ADDR+0x228>
 8005e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e10:	2b10      	cmp	r3, #16
 8005e12:	d010      	beq.n	8005e36 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e22:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e32:	601a      	str	r2, [r3, #0]
 8005e34:	e007      	b.n	8005e46 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005e44:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e54:	d117      	bne.n	8005e86 <I2C_Master_ADDR+0x278>
 8005e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e58:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005e5c:	d00b      	beq.n	8005e76 <I2C_Master_ADDR+0x268>
 8005e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	d008      	beq.n	8005e76 <I2C_Master_ADDR+0x268>
 8005e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e66:	2b08      	cmp	r3, #8
 8005e68:	d005      	beq.n	8005e76 <I2C_Master_ADDR+0x268>
 8005e6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e6c:	2b10      	cmp	r3, #16
 8005e6e:	d002      	beq.n	8005e76 <I2C_Master_ADDR+0x268>
 8005e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e72:	2b20      	cmp	r3, #32
 8005e74:	d107      	bne.n	8005e86 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	685a      	ldr	r2, [r3, #4]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005e84:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e86:	2300      	movs	r3, #0
 8005e88:	617b      	str	r3, [r7, #20]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	695b      	ldr	r3, [r3, #20]
 8005e90:	617b      	str	r3, [r7, #20]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	699b      	ldr	r3, [r3, #24]
 8005e98:	617b      	str	r3, [r7, #20]
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	e032      	b.n	8005f04 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005eac:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005eb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ebc:	d117      	bne.n	8005eee <I2C_Master_ADDR+0x2e0>
 8005ebe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ec0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005ec4:	d00b      	beq.n	8005ede <I2C_Master_ADDR+0x2d0>
 8005ec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d008      	beq.n	8005ede <I2C_Master_ADDR+0x2d0>
 8005ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ece:	2b08      	cmp	r3, #8
 8005ed0:	d005      	beq.n	8005ede <I2C_Master_ADDR+0x2d0>
 8005ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ed4:	2b10      	cmp	r3, #16
 8005ed6:	d002      	beq.n	8005ede <I2C_Master_ADDR+0x2d0>
 8005ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eda:	2b20      	cmp	r3, #32
 8005edc:	d107      	bne.n	8005eee <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	685a      	ldr	r2, [r3, #4]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005eec:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005eee:	2300      	movs	r3, #0
 8005ef0:	613b      	str	r3, [r7, #16]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	695b      	ldr	r3, [r3, #20]
 8005ef8:	613b      	str	r3, [r7, #16]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	699b      	ldr	r3, [r3, #24]
 8005f00:	613b      	str	r3, [r7, #16]
 8005f02:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2200      	movs	r2, #0
 8005f08:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005f0a:	e00b      	b.n	8005f24 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	60fb      	str	r3, [r7, #12]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	695b      	ldr	r3, [r3, #20]
 8005f16:	60fb      	str	r3, [r7, #12]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	699b      	ldr	r3, [r3, #24]
 8005f1e:	60fb      	str	r3, [r7, #12]
 8005f20:	68fb      	ldr	r3, [r7, #12]
}
 8005f22:	e7ff      	b.n	8005f24 <I2C_Master_ADDR+0x316>
 8005f24:	bf00      	nop
 8005f26:	3744      	adds	r7, #68	@ 0x44
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2e:	4770      	bx	lr

08005f30 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b084      	sub	sp, #16
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f3e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f44:	b29b      	uxth	r3, r3
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d02b      	beq.n	8005fa2 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f4e:	781a      	ldrb	r2, [r3, #0]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f5a:	1c5a      	adds	r2, r3, #1
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	3b01      	subs	r3, #1
 8005f68:	b29a      	uxth	r2, r3
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d114      	bne.n	8005fa2 <I2C_SlaveTransmit_TXE+0x72>
 8005f78:	7bfb      	ldrb	r3, [r7, #15]
 8005f7a:	2b29      	cmp	r3, #41	@ 0x29
 8005f7c:	d111      	bne.n	8005fa2 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	685a      	ldr	r2, [r3, #4]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f8c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2221      	movs	r2, #33	@ 0x21
 8005f92:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2228      	movs	r2, #40	@ 0x28
 8005f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f7ff f9cb 	bl	8005338 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005fa2:	bf00      	nop
 8005fa4:	3710      	adds	r7, #16
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bd80      	pop	{r7, pc}

08005faa <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005faa:	b480      	push	{r7}
 8005fac:	b083      	sub	sp, #12
 8005fae:	af00      	add	r7, sp, #0
 8005fb0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d011      	beq.n	8005fe0 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc0:	781a      	ldrb	r2, [r3, #0]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fcc:	1c5a      	adds	r2, r3, #1
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	3b01      	subs	r3, #1
 8005fda:	b29a      	uxth	r2, r3
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8005fe0:	bf00      	nop
 8005fe2:	370c      	adds	r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ffa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006000:	b29b      	uxth	r3, r3
 8006002:	2b00      	cmp	r3, #0
 8006004:	d02c      	beq.n	8006060 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	691a      	ldr	r2, [r3, #16]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006010:	b2d2      	uxtb	r2, r2
 8006012:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006018:	1c5a      	adds	r2, r3, #1
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006022:	b29b      	uxth	r3, r3
 8006024:	3b01      	subs	r3, #1
 8006026:	b29a      	uxth	r2, r3
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006030:	b29b      	uxth	r3, r3
 8006032:	2b00      	cmp	r3, #0
 8006034:	d114      	bne.n	8006060 <I2C_SlaveReceive_RXNE+0x74>
 8006036:	7bfb      	ldrb	r3, [r7, #15]
 8006038:	2b2a      	cmp	r3, #42	@ 0x2a
 800603a:	d111      	bne.n	8006060 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	685a      	ldr	r2, [r3, #4]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800604a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2222      	movs	r2, #34	@ 0x22
 8006050:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2228      	movs	r2, #40	@ 0x28
 8006056:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f7ff f976 	bl	800534c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006060:	bf00      	nop
 8006062:	3710      	adds	r7, #16
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}

08006068 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006068:	b480      	push	{r7}
 800606a:	b083      	sub	sp, #12
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006074:	b29b      	uxth	r3, r3
 8006076:	2b00      	cmp	r3, #0
 8006078:	d012      	beq.n	80060a0 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	691a      	ldr	r2, [r3, #16]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006084:	b2d2      	uxtb	r2, r2
 8006086:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800608c:	1c5a      	adds	r2, r3, #1
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006096:	b29b      	uxth	r3, r3
 8006098:	3b01      	subs	r3, #1
 800609a:	b29a      	uxth	r2, r3
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80060a0:	bf00      	nop
 80060a2:	370c      	adds	r7, #12
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b084      	sub	sp, #16
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80060b6:	2300      	movs	r3, #0
 80060b8:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80060c6:	2b28      	cmp	r3, #40	@ 0x28
 80060c8:	d127      	bne.n	800611a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	685a      	ldr	r2, [r3, #4]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060d8:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	089b      	lsrs	r3, r3, #2
 80060de:	f003 0301 	and.w	r3, r3, #1
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d101      	bne.n	80060ea <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80060e6:	2301      	movs	r3, #1
 80060e8:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	09db      	lsrs	r3, r3, #7
 80060ee:	f003 0301 	and.w	r3, r3, #1
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d103      	bne.n	80060fe <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	68db      	ldr	r3, [r3, #12]
 80060fa:	81bb      	strh	r3, [r7, #12]
 80060fc:	e002      	b.n	8006104 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	699b      	ldr	r3, [r3, #24]
 8006102:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2200      	movs	r2, #0
 8006108:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800610c:	89ba      	ldrh	r2, [r7, #12]
 800610e:	7bfb      	ldrb	r3, [r7, #15]
 8006110:	4619      	mov	r1, r3
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f7ff f924 	bl	8005360 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006118:	e00e      	b.n	8006138 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800611a:	2300      	movs	r3, #0
 800611c:	60bb      	str	r3, [r7, #8]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	695b      	ldr	r3, [r3, #20]
 8006124:	60bb      	str	r3, [r7, #8]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	699b      	ldr	r3, [r3, #24]
 800612c:	60bb      	str	r3, [r7, #8]
 800612e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8006138:	bf00      	nop
 800613a:	3710      	adds	r7, #16
 800613c:	46bd      	mov	sp, r7
 800613e:	bd80      	pop	{r7, pc}

08006140 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b084      	sub	sp, #16
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800614e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	685a      	ldr	r2, [r3, #4]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800615e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006160:	2300      	movs	r3, #0
 8006162:	60bb      	str	r3, [r7, #8]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	695b      	ldr	r3, [r3, #20]
 800616a:	60bb      	str	r3, [r7, #8]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f042 0201 	orr.w	r2, r2, #1
 800617a:	601a      	str	r2, [r3, #0]
 800617c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	681a      	ldr	r2, [r3, #0]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800618c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006198:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800619c:	d172      	bne.n	8006284 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800619e:	7bfb      	ldrb	r3, [r7, #15]
 80061a0:	2b22      	cmp	r3, #34	@ 0x22
 80061a2:	d002      	beq.n	80061aa <I2C_Slave_STOPF+0x6a>
 80061a4:	7bfb      	ldrb	r3, [r7, #15]
 80061a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80061a8:	d135      	bne.n	8006216 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	b29a      	uxth	r2, r3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061bc:	b29b      	uxth	r3, r3
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d005      	beq.n	80061ce <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061c6:	f043 0204 	orr.w	r2, r3, #4
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	685a      	ldr	r2, [r3, #4]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80061dc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061e2:	4618      	mov	r0, r3
 80061e4:	f7fd ffa6 	bl	8004134 <HAL_DMA_GetState>
 80061e8:	4603      	mov	r3, r0
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	d049      	beq.n	8006282 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f2:	4a69      	ldr	r2, [pc, #420]	@ (8006398 <I2C_Slave_STOPF+0x258>)
 80061f4:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061fa:	4618      	mov	r0, r3
 80061fc:	f7fd fdee 	bl	8003ddc <HAL_DMA_Abort_IT>
 8006200:	4603      	mov	r3, r0
 8006202:	2b00      	cmp	r3, #0
 8006204:	d03d      	beq.n	8006282 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800620a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006210:	4610      	mov	r0, r2
 8006212:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006214:	e035      	b.n	8006282 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	b29a      	uxth	r2, r3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006228:	b29b      	uxth	r3, r3
 800622a:	2b00      	cmp	r3, #0
 800622c:	d005      	beq.n	800623a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006232:	f043 0204 	orr.w	r2, r3, #4
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	685a      	ldr	r2, [r3, #4]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006248:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800624e:	4618      	mov	r0, r3
 8006250:	f7fd ff70 	bl	8004134 <HAL_DMA_GetState>
 8006254:	4603      	mov	r3, r0
 8006256:	2b01      	cmp	r3, #1
 8006258:	d014      	beq.n	8006284 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800625e:	4a4e      	ldr	r2, [pc, #312]	@ (8006398 <I2C_Slave_STOPF+0x258>)
 8006260:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006266:	4618      	mov	r0, r3
 8006268:	f7fd fdb8 	bl	8003ddc <HAL_DMA_Abort_IT>
 800626c:	4603      	mov	r3, r0
 800626e:	2b00      	cmp	r3, #0
 8006270:	d008      	beq.n	8006284 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006276:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006278:	687a      	ldr	r2, [r7, #4]
 800627a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800627c:	4610      	mov	r0, r2
 800627e:	4798      	blx	r3
 8006280:	e000      	b.n	8006284 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006282:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006288:	b29b      	uxth	r3, r3
 800628a:	2b00      	cmp	r3, #0
 800628c:	d03e      	beq.n	800630c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	695b      	ldr	r3, [r3, #20]
 8006294:	f003 0304 	and.w	r3, r3, #4
 8006298:	2b04      	cmp	r3, #4
 800629a:	d112      	bne.n	80062c2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	691a      	ldr	r2, [r3, #16]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062a6:	b2d2      	uxtb	r2, r2
 80062a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ae:	1c5a      	adds	r2, r3, #1
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062b8:	b29b      	uxth	r3, r3
 80062ba:	3b01      	subs	r3, #1
 80062bc:	b29a      	uxth	r2, r3
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	695b      	ldr	r3, [r3, #20]
 80062c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062cc:	2b40      	cmp	r3, #64	@ 0x40
 80062ce:	d112      	bne.n	80062f6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	691a      	ldr	r2, [r3, #16]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062da:	b2d2      	uxtb	r2, r2
 80062dc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e2:	1c5a      	adds	r2, r3, #1
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062ec:	b29b      	uxth	r3, r3
 80062ee:	3b01      	subs	r3, #1
 80062f0:	b29a      	uxth	r2, r3
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062fa:	b29b      	uxth	r3, r3
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d005      	beq.n	800630c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006304:	f043 0204 	orr.w	r2, r3, #4
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006310:	2b00      	cmp	r3, #0
 8006312:	d003      	beq.n	800631c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f000 f8b7 	bl	8006488 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800631a:	e039      	b.n	8006390 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800631c:	7bfb      	ldrb	r3, [r7, #15]
 800631e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006320:	d109      	bne.n	8006336 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2200      	movs	r2, #0
 8006326:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2228      	movs	r2, #40	@ 0x28
 800632c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f7ff f80b 	bl	800534c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800633c:	b2db      	uxtb	r3, r3
 800633e:	2b28      	cmp	r3, #40	@ 0x28
 8006340:	d111      	bne.n	8006366 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a15      	ldr	r2, [pc, #84]	@ (800639c <I2C_Slave_STOPF+0x25c>)
 8006346:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2220      	movs	r2, #32
 8006352:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2200      	movs	r2, #0
 800635a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f7ff f80c 	bl	800537c <HAL_I2C_ListenCpltCallback>
}
 8006364:	e014      	b.n	8006390 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800636a:	2b22      	cmp	r3, #34	@ 0x22
 800636c:	d002      	beq.n	8006374 <I2C_Slave_STOPF+0x234>
 800636e:	7bfb      	ldrb	r3, [r7, #15]
 8006370:	2b22      	cmp	r3, #34	@ 0x22
 8006372:	d10d      	bne.n	8006390 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2220      	movs	r2, #32
 800637e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2200      	movs	r2, #0
 8006386:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f7fe ffde 	bl	800534c <HAL_I2C_SlaveRxCpltCallback>
}
 8006390:	bf00      	nop
 8006392:	3710      	adds	r7, #16
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}
 8006398:	08006af5 	.word	0x08006af5
 800639c:	ffff0000 	.word	0xffff0000

080063a0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b084      	sub	sp, #16
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063ae:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063b4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	2b08      	cmp	r3, #8
 80063ba:	d002      	beq.n	80063c2 <I2C_Slave_AF+0x22>
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	2b20      	cmp	r3, #32
 80063c0:	d129      	bne.n	8006416 <I2C_Slave_AF+0x76>
 80063c2:	7bfb      	ldrb	r3, [r7, #15]
 80063c4:	2b28      	cmp	r3, #40	@ 0x28
 80063c6:	d126      	bne.n	8006416 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	4a2e      	ldr	r2, [pc, #184]	@ (8006484 <I2C_Slave_AF+0xe4>)
 80063cc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	685a      	ldr	r2, [r3, #4]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80063dc:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80063e6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681a      	ldr	r2, [r3, #0]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063f6:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2200      	movs	r2, #0
 80063fc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2220      	movs	r2, #32
 8006402:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2200      	movs	r2, #0
 800640a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f7fe ffb4 	bl	800537c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8006414:	e031      	b.n	800647a <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006416:	7bfb      	ldrb	r3, [r7, #15]
 8006418:	2b21      	cmp	r3, #33	@ 0x21
 800641a:	d129      	bne.n	8006470 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	4a19      	ldr	r2, [pc, #100]	@ (8006484 <I2C_Slave_AF+0xe4>)
 8006420:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2221      	movs	r2, #33	@ 0x21
 8006426:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2220      	movs	r2, #32
 800642c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	685a      	ldr	r2, [r3, #4]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006446:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006450:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006460:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f7fe fa6a 	bl	800493c <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f7fe ff65 	bl	8005338 <HAL_I2C_SlaveTxCpltCallback>
}
 800646e:	e004      	b.n	800647a <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006478:	615a      	str	r2, [r3, #20]
}
 800647a:	bf00      	nop
 800647c:	3710      	adds	r7, #16
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	ffff0000 	.word	0xffff0000

08006488 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b084      	sub	sp, #16
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006496:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800649e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80064a0:	7bbb      	ldrb	r3, [r7, #14]
 80064a2:	2b10      	cmp	r3, #16
 80064a4:	d002      	beq.n	80064ac <I2C_ITError+0x24>
 80064a6:	7bbb      	ldrb	r3, [r7, #14]
 80064a8:	2b40      	cmp	r3, #64	@ 0x40
 80064aa:	d10a      	bne.n	80064c2 <I2C_ITError+0x3a>
 80064ac:	7bfb      	ldrb	r3, [r7, #15]
 80064ae:	2b22      	cmp	r3, #34	@ 0x22
 80064b0:	d107      	bne.n	80064c2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80064c0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80064c2:	7bfb      	ldrb	r3, [r7, #15]
 80064c4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80064c8:	2b28      	cmp	r3, #40	@ 0x28
 80064ca:	d107      	bne.n	80064dc <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2200      	movs	r2, #0
 80064d0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2228      	movs	r2, #40	@ 0x28
 80064d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80064da:	e015      	b.n	8006508 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064ea:	d00a      	beq.n	8006502 <I2C_ITError+0x7a>
 80064ec:	7bfb      	ldrb	r3, [r7, #15]
 80064ee:	2b60      	cmp	r3, #96	@ 0x60
 80064f0:	d007      	beq.n	8006502 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2220      	movs	r2, #32
 80064f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2200      	movs	r2, #0
 8006506:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006512:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006516:	d162      	bne.n	80065de <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	685a      	ldr	r2, [r3, #4]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006526:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800652c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006530:	b2db      	uxtb	r3, r3
 8006532:	2b01      	cmp	r3, #1
 8006534:	d020      	beq.n	8006578 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800653a:	4a6a      	ldr	r2, [pc, #424]	@ (80066e4 <I2C_ITError+0x25c>)
 800653c:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006542:	4618      	mov	r0, r3
 8006544:	f7fd fc4a 	bl	8003ddc <HAL_DMA_Abort_IT>
 8006548:	4603      	mov	r3, r0
 800654a:	2b00      	cmp	r3, #0
 800654c:	f000 8089 	beq.w	8006662 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f022 0201 	bic.w	r2, r2, #1
 800655e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2220      	movs	r2, #32
 8006564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800656c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800656e:	687a      	ldr	r2, [r7, #4]
 8006570:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006572:	4610      	mov	r0, r2
 8006574:	4798      	blx	r3
 8006576:	e074      	b.n	8006662 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800657c:	4a59      	ldr	r2, [pc, #356]	@ (80066e4 <I2C_ITError+0x25c>)
 800657e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006584:	4618      	mov	r0, r3
 8006586:	f7fd fc29 	bl	8003ddc <HAL_DMA_Abort_IT>
 800658a:	4603      	mov	r3, r0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d068      	beq.n	8006662 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	695b      	ldr	r3, [r3, #20]
 8006596:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800659a:	2b40      	cmp	r3, #64	@ 0x40
 800659c:	d10b      	bne.n	80065b6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	691a      	ldr	r2, [r3, #16]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a8:	b2d2      	uxtb	r2, r2
 80065aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065b0:	1c5a      	adds	r2, r3, #1
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f022 0201 	bic.w	r2, r2, #1
 80065c4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2220      	movs	r2, #32
 80065ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065d4:	687a      	ldr	r2, [r7, #4]
 80065d6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80065d8:	4610      	mov	r0, r2
 80065da:	4798      	blx	r3
 80065dc:	e041      	b.n	8006662 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065e4:	b2db      	uxtb	r3, r3
 80065e6:	2b60      	cmp	r3, #96	@ 0x60
 80065e8:	d125      	bne.n	8006636 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2220      	movs	r2, #32
 80065ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	695b      	ldr	r3, [r3, #20]
 80065fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006602:	2b40      	cmp	r3, #64	@ 0x40
 8006604:	d10b      	bne.n	800661e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	691a      	ldr	r2, [r3, #16]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006610:	b2d2      	uxtb	r2, r2
 8006612:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006618:	1c5a      	adds	r2, r3, #1
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f022 0201 	bic.w	r2, r2, #1
 800662c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f7fe fec2 	bl	80053b8 <HAL_I2C_AbortCpltCallback>
 8006634:	e015      	b.n	8006662 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	695b      	ldr	r3, [r3, #20]
 800663c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006640:	2b40      	cmp	r3, #64	@ 0x40
 8006642:	d10b      	bne.n	800665c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	691a      	ldr	r2, [r3, #16]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800664e:	b2d2      	uxtb	r2, r2
 8006650:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006656:	1c5a      	adds	r2, r3, #1
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800665c:	6878      	ldr	r0, [r7, #4]
 800665e:	f7fe fea1 	bl	80053a4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006666:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	f003 0301 	and.w	r3, r3, #1
 800666e:	2b00      	cmp	r3, #0
 8006670:	d10e      	bne.n	8006690 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006678:	2b00      	cmp	r3, #0
 800667a:	d109      	bne.n	8006690 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006682:	2b00      	cmp	r3, #0
 8006684:	d104      	bne.n	8006690 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800668c:	2b00      	cmp	r3, #0
 800668e:	d007      	beq.n	80066a0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	685a      	ldr	r2, [r3, #4]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800669e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066a6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ac:	f003 0304 	and.w	r3, r3, #4
 80066b0:	2b04      	cmp	r3, #4
 80066b2:	d113      	bne.n	80066dc <I2C_ITError+0x254>
 80066b4:	7bfb      	ldrb	r3, [r7, #15]
 80066b6:	2b28      	cmp	r3, #40	@ 0x28
 80066b8:	d110      	bne.n	80066dc <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	4a0a      	ldr	r2, [pc, #40]	@ (80066e8 <I2C_ITError+0x260>)
 80066be:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2200      	movs	r2, #0
 80066c4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2220      	movs	r2, #32
 80066ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2200      	movs	r2, #0
 80066d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f7fe fe50 	bl	800537c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80066dc:	bf00      	nop
 80066de:	3710      	adds	r7, #16
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bd80      	pop	{r7, pc}
 80066e4:	08006af5 	.word	0x08006af5
 80066e8:	ffff0000 	.word	0xffff0000

080066ec <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b088      	sub	sp, #32
 80066f0:	af02      	add	r7, sp, #8
 80066f2:	60f8      	str	r0, [r7, #12]
 80066f4:	4608      	mov	r0, r1
 80066f6:	4611      	mov	r1, r2
 80066f8:	461a      	mov	r2, r3
 80066fa:	4603      	mov	r3, r0
 80066fc:	817b      	strh	r3, [r7, #10]
 80066fe:	460b      	mov	r3, r1
 8006700:	813b      	strh	r3, [r7, #8]
 8006702:	4613      	mov	r3, r2
 8006704:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	681a      	ldr	r2, [r3, #0]
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006714:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	681a      	ldr	r2, [r3, #0]
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006724:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006728:	9300      	str	r3, [sp, #0]
 800672a:	6a3b      	ldr	r3, [r7, #32]
 800672c:	2200      	movs	r2, #0
 800672e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006732:	68f8      	ldr	r0, [r7, #12]
 8006734:	f000 fa86 	bl	8006c44 <I2C_WaitOnFlagUntilTimeout>
 8006738:	4603      	mov	r3, r0
 800673a:	2b00      	cmp	r3, #0
 800673c:	d00d      	beq.n	800675a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006748:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800674c:	d103      	bne.n	8006756 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006754:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006756:	2303      	movs	r3, #3
 8006758:	e0aa      	b.n	80068b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800675a:	897b      	ldrh	r3, [r7, #10]
 800675c:	b2db      	uxtb	r3, r3
 800675e:	461a      	mov	r2, r3
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006768:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800676a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800676c:	6a3a      	ldr	r2, [r7, #32]
 800676e:	4952      	ldr	r1, [pc, #328]	@ (80068b8 <I2C_RequestMemoryRead+0x1cc>)
 8006770:	68f8      	ldr	r0, [r7, #12]
 8006772:	f000 fae1 	bl	8006d38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006776:	4603      	mov	r3, r0
 8006778:	2b00      	cmp	r3, #0
 800677a:	d001      	beq.n	8006780 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800677c:	2301      	movs	r3, #1
 800677e:	e097      	b.n	80068b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006780:	2300      	movs	r3, #0
 8006782:	617b      	str	r3, [r7, #20]
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	695b      	ldr	r3, [r3, #20]
 800678a:	617b      	str	r3, [r7, #20]
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	699b      	ldr	r3, [r3, #24]
 8006792:	617b      	str	r3, [r7, #20]
 8006794:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006796:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006798:	6a39      	ldr	r1, [r7, #32]
 800679a:	68f8      	ldr	r0, [r7, #12]
 800679c:	f000 fb6c 	bl	8006e78 <I2C_WaitOnTXEFlagUntilTimeout>
 80067a0:	4603      	mov	r3, r0
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d00d      	beq.n	80067c2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067aa:	2b04      	cmp	r3, #4
 80067ac:	d107      	bne.n	80067be <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	681a      	ldr	r2, [r3, #0]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067bc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e076      	b.n	80068b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80067c2:	88fb      	ldrh	r3, [r7, #6]
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d105      	bne.n	80067d4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80067c8:	893b      	ldrh	r3, [r7, #8]
 80067ca:	b2da      	uxtb	r2, r3
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	611a      	str	r2, [r3, #16]
 80067d2:	e021      	b.n	8006818 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80067d4:	893b      	ldrh	r3, [r7, #8]
 80067d6:	0a1b      	lsrs	r3, r3, #8
 80067d8:	b29b      	uxth	r3, r3
 80067da:	b2da      	uxtb	r2, r3
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80067e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067e4:	6a39      	ldr	r1, [r7, #32]
 80067e6:	68f8      	ldr	r0, [r7, #12]
 80067e8:	f000 fb46 	bl	8006e78 <I2C_WaitOnTXEFlagUntilTimeout>
 80067ec:	4603      	mov	r3, r0
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d00d      	beq.n	800680e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067f6:	2b04      	cmp	r3, #4
 80067f8:	d107      	bne.n	800680a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	681a      	ldr	r2, [r3, #0]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006808:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e050      	b.n	80068b0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800680e:	893b      	ldrh	r3, [r7, #8]
 8006810:	b2da      	uxtb	r2, r3
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006818:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800681a:	6a39      	ldr	r1, [r7, #32]
 800681c:	68f8      	ldr	r0, [r7, #12]
 800681e:	f000 fb2b 	bl	8006e78 <I2C_WaitOnTXEFlagUntilTimeout>
 8006822:	4603      	mov	r3, r0
 8006824:	2b00      	cmp	r3, #0
 8006826:	d00d      	beq.n	8006844 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800682c:	2b04      	cmp	r3, #4
 800682e:	d107      	bne.n	8006840 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	681a      	ldr	r2, [r3, #0]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800683e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	e035      	b.n	80068b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006852:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006856:	9300      	str	r3, [sp, #0]
 8006858:	6a3b      	ldr	r3, [r7, #32]
 800685a:	2200      	movs	r2, #0
 800685c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006860:	68f8      	ldr	r0, [r7, #12]
 8006862:	f000 f9ef 	bl	8006c44 <I2C_WaitOnFlagUntilTimeout>
 8006866:	4603      	mov	r3, r0
 8006868:	2b00      	cmp	r3, #0
 800686a:	d00d      	beq.n	8006888 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006876:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800687a:	d103      	bne.n	8006884 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006882:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006884:	2303      	movs	r3, #3
 8006886:	e013      	b.n	80068b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006888:	897b      	ldrh	r3, [r7, #10]
 800688a:	b2db      	uxtb	r3, r3
 800688c:	f043 0301 	orr.w	r3, r3, #1
 8006890:	b2da      	uxtb	r2, r3
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800689a:	6a3a      	ldr	r2, [r7, #32]
 800689c:	4906      	ldr	r1, [pc, #24]	@ (80068b8 <I2C_RequestMemoryRead+0x1cc>)
 800689e:	68f8      	ldr	r0, [r7, #12]
 80068a0:	f000 fa4a 	bl	8006d38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d001      	beq.n	80068ae <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	e000      	b.n	80068b0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80068ae:	2300      	movs	r3, #0
}
 80068b0:	4618      	mov	r0, r3
 80068b2:	3718      	adds	r7, #24
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}
 80068b8:	00010002 	.word	0x00010002

080068bc <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b086      	sub	sp, #24
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068c8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068d0:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80068d8:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068de:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	685a      	ldr	r2, [r3, #4]
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80068ee:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d003      	beq.n	8006900 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068fc:	2200      	movs	r2, #0
 80068fe:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006904:	2b00      	cmp	r3, #0
 8006906:	d003      	beq.n	8006910 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800690c:	2200      	movs	r2, #0
 800690e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8006910:	7cfb      	ldrb	r3, [r7, #19]
 8006912:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8006916:	2b21      	cmp	r3, #33	@ 0x21
 8006918:	d007      	beq.n	800692a <I2C_DMAXferCplt+0x6e>
 800691a:	7cfb      	ldrb	r3, [r7, #19]
 800691c:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8006920:	2b22      	cmp	r3, #34	@ 0x22
 8006922:	d131      	bne.n	8006988 <I2C_DMAXferCplt+0xcc>
 8006924:	7cbb      	ldrb	r3, [r7, #18]
 8006926:	2b20      	cmp	r3, #32
 8006928:	d12e      	bne.n	8006988 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	685a      	ldr	r2, [r3, #4]
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006938:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	2200      	movs	r2, #0
 800693e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006940:	7cfb      	ldrb	r3, [r7, #19]
 8006942:	2b29      	cmp	r3, #41	@ 0x29
 8006944:	d10a      	bne.n	800695c <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	2221      	movs	r2, #33	@ 0x21
 800694a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	2228      	movs	r2, #40	@ 0x28
 8006950:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006954:	6978      	ldr	r0, [r7, #20]
 8006956:	f7fe fcef 	bl	8005338 <HAL_I2C_SlaveTxCpltCallback>
 800695a:	e00c      	b.n	8006976 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800695c:	7cfb      	ldrb	r3, [r7, #19]
 800695e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006960:	d109      	bne.n	8006976 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	2222      	movs	r2, #34	@ 0x22
 8006966:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	2228      	movs	r2, #40	@ 0x28
 800696c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006970:	6978      	ldr	r0, [r7, #20]
 8006972:	f7fe fceb 	bl	800534c <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	685a      	ldr	r2, [r3, #4]
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8006984:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006986:	e074      	b.n	8006a72 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800698e:	b2db      	uxtb	r3, r3
 8006990:	2b00      	cmp	r3, #0
 8006992:	d06e      	beq.n	8006a72 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006998:	b29b      	uxth	r3, r3
 800699a:	2b01      	cmp	r3, #1
 800699c:	d107      	bne.n	80069ae <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80069ac:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	685a      	ldr	r2, [r3, #4]
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80069bc:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80069c4:	d009      	beq.n	80069da <I2C_DMAXferCplt+0x11e>
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2b08      	cmp	r3, #8
 80069ca:	d006      	beq.n	80069da <I2C_DMAXferCplt+0x11e>
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80069d2:	d002      	beq.n	80069da <I2C_DMAXferCplt+0x11e>
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2b20      	cmp	r3, #32
 80069d8:	d107      	bne.n	80069ea <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069da:	697b      	ldr	r3, [r7, #20]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	681a      	ldr	r2, [r3, #0]
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80069e8:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	685a      	ldr	r2, [r3, #4]
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80069f8:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	685a      	ldr	r2, [r3, #4]
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a08:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d003      	beq.n	8006a20 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8006a18:	6978      	ldr	r0, [r7, #20]
 8006a1a:	f7fe fcc3 	bl	80053a4 <HAL_I2C_ErrorCallback>
}
 8006a1e:	e028      	b.n	8006a72 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	2220      	movs	r2, #32
 8006a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	2b40      	cmp	r3, #64	@ 0x40
 8006a32:	d10a      	bne.n	8006a4a <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8006a42:	6978      	ldr	r0, [r7, #20]
 8006a44:	f7fc fd5a 	bl	80034fc <HAL_I2C_MemRxCpltCallback>
}
 8006a48:	e013      	b.n	8006a72 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2b08      	cmp	r3, #8
 8006a56:	d002      	beq.n	8006a5e <I2C_DMAXferCplt+0x1a2>
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	2b20      	cmp	r3, #32
 8006a5c:	d103      	bne.n	8006a66 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	2200      	movs	r2, #0
 8006a62:	631a      	str	r2, [r3, #48]	@ 0x30
 8006a64:	e002      	b.n	8006a6c <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	2212      	movs	r2, #18
 8006a6a:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8006a6c:	6978      	ldr	r0, [r7, #20]
 8006a6e:	f7fe fc59 	bl	8005324 <HAL_I2C_MasterRxCpltCallback>
}
 8006a72:	bf00      	nop
 8006a74:	3718      	adds	r7, #24
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}

08006a7a <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8006a7a:	b580      	push	{r7, lr}
 8006a7c:	b084      	sub	sp, #16
 8006a7e:	af00      	add	r7, sp, #0
 8006a80:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a86:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d003      	beq.n	8006a98 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a94:	2200      	movs	r2, #0
 8006a96:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d003      	beq.n	8006aa8 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f7fd fb51 	bl	8004150 <HAL_DMA_GetError>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	2b02      	cmp	r3, #2
 8006ab2:	d01b      	beq.n	8006aec <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ac2:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	2220      	movs	r2, #32
 8006ace:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ade:	f043 0210 	orr.w	r2, r3, #16
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006ae6:	68f8      	ldr	r0, [r7, #12]
 8006ae8:	f7fe fc5c 	bl	80053a4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006aec:	bf00      	nop
 8006aee:	3710      	adds	r7, #16
 8006af0:	46bd      	mov	sp, r7
 8006af2:	bd80      	pop	{r7, pc}

08006af4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b086      	sub	sp, #24
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006afc:	2300      	movs	r3, #0
 8006afe:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b04:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b0c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006b0e:	4b4b      	ldr	r3, [pc, #300]	@ (8006c3c <I2C_DMAAbort+0x148>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	08db      	lsrs	r3, r3, #3
 8006b14:	4a4a      	ldr	r2, [pc, #296]	@ (8006c40 <I2C_DMAAbort+0x14c>)
 8006b16:	fba2 2303 	umull	r2, r3, r2, r3
 8006b1a:	0a1a      	lsrs	r2, r3, #8
 8006b1c:	4613      	mov	r3, r2
 8006b1e:	009b      	lsls	r3, r3, #2
 8006b20:	4413      	add	r3, r2
 8006b22:	00da      	lsls	r2, r3, #3
 8006b24:	1ad3      	subs	r3, r2, r3
 8006b26:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d106      	bne.n	8006b3c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b32:	f043 0220 	orr.w	r2, r3, #32
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8006b3a:	e00a      	b.n	8006b52 <I2C_DMAAbort+0x5e>
    }
    count--;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	3b01      	subs	r3, #1
 8006b40:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b50:	d0ea      	beq.n	8006b28 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d003      	beq.n	8006b62 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b5e:	2200      	movs	r2, #0
 8006b60:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d003      	beq.n	8006b72 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b6e:	2200      	movs	r2, #0
 8006b70:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	681a      	ldr	r2, [r3, #0]
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b80:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	2200      	movs	r2, #0
 8006b86:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006b88:	697b      	ldr	r3, [r7, #20]
 8006b8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d003      	beq.n	8006b98 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b94:	2200      	movs	r2, #0
 8006b96:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006b98:	697b      	ldr	r3, [r7, #20]
 8006b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d003      	beq.n	8006ba8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f022 0201 	bic.w	r2, r2, #1
 8006bb6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bbe:	b2db      	uxtb	r3, r3
 8006bc0:	2b60      	cmp	r3, #96	@ 0x60
 8006bc2:	d10e      	bne.n	8006be2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006bc4:	697b      	ldr	r3, [r7, #20]
 8006bc6:	2220      	movs	r2, #32
 8006bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006bda:	6978      	ldr	r0, [r7, #20]
 8006bdc:	f7fe fbec 	bl	80053b8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006be0:	e027      	b.n	8006c32 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006be2:	7cfb      	ldrb	r3, [r7, #19]
 8006be4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006be8:	2b28      	cmp	r3, #40	@ 0x28
 8006bea:	d117      	bne.n	8006c1c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	681a      	ldr	r2, [r3, #0]
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f042 0201 	orr.w	r2, r2, #1
 8006bfa:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	681a      	ldr	r2, [r3, #0]
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006c0a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	2228      	movs	r2, #40	@ 0x28
 8006c16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006c1a:	e007      	b.n	8006c2c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	2220      	movs	r2, #32
 8006c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	2200      	movs	r2, #0
 8006c28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006c2c:	6978      	ldr	r0, [r7, #20]
 8006c2e:	f7fe fbb9 	bl	80053a4 <HAL_I2C_ErrorCallback>
}
 8006c32:	bf00      	nop
 8006c34:	3718      	adds	r7, #24
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}
 8006c3a:	bf00      	nop
 8006c3c:	20000008 	.word	0x20000008
 8006c40:	14f8b589 	.word	0x14f8b589

08006c44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b084      	sub	sp, #16
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	60f8      	str	r0, [r7, #12]
 8006c4c:	60b9      	str	r1, [r7, #8]
 8006c4e:	603b      	str	r3, [r7, #0]
 8006c50:	4613      	mov	r3, r2
 8006c52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006c54:	e048      	b.n	8006ce8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c5c:	d044      	beq.n	8006ce8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c5e:	f7fc fe29 	bl	80038b4 <HAL_GetTick>
 8006c62:	4602      	mov	r2, r0
 8006c64:	69bb      	ldr	r3, [r7, #24]
 8006c66:	1ad3      	subs	r3, r2, r3
 8006c68:	683a      	ldr	r2, [r7, #0]
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	d302      	bcc.n	8006c74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d139      	bne.n	8006ce8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	0c1b      	lsrs	r3, r3, #16
 8006c78:	b2db      	uxtb	r3, r3
 8006c7a:	2b01      	cmp	r3, #1
 8006c7c:	d10d      	bne.n	8006c9a <I2C_WaitOnFlagUntilTimeout+0x56>
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	695b      	ldr	r3, [r3, #20]
 8006c84:	43da      	mvns	r2, r3
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	4013      	ands	r3, r2
 8006c8a:	b29b      	uxth	r3, r3
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	bf0c      	ite	eq
 8006c90:	2301      	moveq	r3, #1
 8006c92:	2300      	movne	r3, #0
 8006c94:	b2db      	uxtb	r3, r3
 8006c96:	461a      	mov	r2, r3
 8006c98:	e00c      	b.n	8006cb4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	699b      	ldr	r3, [r3, #24]
 8006ca0:	43da      	mvns	r2, r3
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	4013      	ands	r3, r2
 8006ca6:	b29b      	uxth	r3, r3
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	bf0c      	ite	eq
 8006cac:	2301      	moveq	r3, #1
 8006cae:	2300      	movne	r3, #0
 8006cb0:	b2db      	uxtb	r3, r3
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	79fb      	ldrb	r3, [r7, #7]
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d116      	bne.n	8006ce8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2220      	movs	r2, #32
 8006cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cd4:	f043 0220 	orr.w	r2, r3, #32
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	e023      	b.n	8006d30 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	0c1b      	lsrs	r3, r3, #16
 8006cec:	b2db      	uxtb	r3, r3
 8006cee:	2b01      	cmp	r3, #1
 8006cf0:	d10d      	bne.n	8006d0e <I2C_WaitOnFlagUntilTimeout+0xca>
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	695b      	ldr	r3, [r3, #20]
 8006cf8:	43da      	mvns	r2, r3
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	4013      	ands	r3, r2
 8006cfe:	b29b      	uxth	r3, r3
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	bf0c      	ite	eq
 8006d04:	2301      	moveq	r3, #1
 8006d06:	2300      	movne	r3, #0
 8006d08:	b2db      	uxtb	r3, r3
 8006d0a:	461a      	mov	r2, r3
 8006d0c:	e00c      	b.n	8006d28 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	699b      	ldr	r3, [r3, #24]
 8006d14:	43da      	mvns	r2, r3
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	4013      	ands	r3, r2
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	bf0c      	ite	eq
 8006d20:	2301      	moveq	r3, #1
 8006d22:	2300      	movne	r3, #0
 8006d24:	b2db      	uxtb	r3, r3
 8006d26:	461a      	mov	r2, r3
 8006d28:	79fb      	ldrb	r3, [r7, #7]
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d093      	beq.n	8006c56 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d2e:	2300      	movs	r3, #0
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	3710      	adds	r7, #16
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}

08006d38 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b084      	sub	sp, #16
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	60f8      	str	r0, [r7, #12]
 8006d40:	60b9      	str	r1, [r7, #8]
 8006d42:	607a      	str	r2, [r7, #4]
 8006d44:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006d46:	e071      	b.n	8006e2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	695b      	ldr	r3, [r3, #20]
 8006d4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d56:	d123      	bne.n	8006da0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d66:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006d70:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2200      	movs	r2, #0
 8006d76:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2220      	movs	r2, #32
 8006d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2200      	movs	r2, #0
 8006d84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d8c:	f043 0204 	orr.w	r2, r3, #4
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2200      	movs	r2, #0
 8006d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	e067      	b.n	8006e70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006da6:	d041      	beq.n	8006e2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006da8:	f7fc fd84 	bl	80038b4 <HAL_GetTick>
 8006dac:	4602      	mov	r2, r0
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	1ad3      	subs	r3, r2, r3
 8006db2:	687a      	ldr	r2, [r7, #4]
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d302      	bcc.n	8006dbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d136      	bne.n	8006e2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	0c1b      	lsrs	r3, r3, #16
 8006dc2:	b2db      	uxtb	r3, r3
 8006dc4:	2b01      	cmp	r3, #1
 8006dc6:	d10c      	bne.n	8006de2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	695b      	ldr	r3, [r3, #20]
 8006dce:	43da      	mvns	r2, r3
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	4013      	ands	r3, r2
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	bf14      	ite	ne
 8006dda:	2301      	movne	r3, #1
 8006ddc:	2300      	moveq	r3, #0
 8006dde:	b2db      	uxtb	r3, r3
 8006de0:	e00b      	b.n	8006dfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	699b      	ldr	r3, [r3, #24]
 8006de8:	43da      	mvns	r2, r3
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	4013      	ands	r3, r2
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	bf14      	ite	ne
 8006df4:	2301      	movne	r3, #1
 8006df6:	2300      	moveq	r3, #0
 8006df8:	b2db      	uxtb	r3, r3
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d016      	beq.n	8006e2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2200      	movs	r2, #0
 8006e02:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2220      	movs	r2, #32
 8006e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e18:	f043 0220 	orr.w	r2, r3, #32
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	2200      	movs	r2, #0
 8006e24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006e28:	2301      	movs	r3, #1
 8006e2a:	e021      	b.n	8006e70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	0c1b      	lsrs	r3, r3, #16
 8006e30:	b2db      	uxtb	r3, r3
 8006e32:	2b01      	cmp	r3, #1
 8006e34:	d10c      	bne.n	8006e50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	695b      	ldr	r3, [r3, #20]
 8006e3c:	43da      	mvns	r2, r3
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	4013      	ands	r3, r2
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	bf14      	ite	ne
 8006e48:	2301      	movne	r3, #1
 8006e4a:	2300      	moveq	r3, #0
 8006e4c:	b2db      	uxtb	r3, r3
 8006e4e:	e00b      	b.n	8006e68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	699b      	ldr	r3, [r3, #24]
 8006e56:	43da      	mvns	r2, r3
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	4013      	ands	r3, r2
 8006e5c:	b29b      	uxth	r3, r3
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	bf14      	ite	ne
 8006e62:	2301      	movne	r3, #1
 8006e64:	2300      	moveq	r3, #0
 8006e66:	b2db      	uxtb	r3, r3
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	f47f af6d 	bne.w	8006d48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006e6e:	2300      	movs	r3, #0
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3710      	adds	r7, #16
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}

08006e78 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b084      	sub	sp, #16
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	60f8      	str	r0, [r7, #12]
 8006e80:	60b9      	str	r1, [r7, #8]
 8006e82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006e84:	e034      	b.n	8006ef0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006e86:	68f8      	ldr	r0, [r7, #12]
 8006e88:	f000 f870 	bl	8006f6c <I2C_IsAcknowledgeFailed>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d001      	beq.n	8006e96 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006e92:	2301      	movs	r3, #1
 8006e94:	e034      	b.n	8006f00 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006e9c:	d028      	beq.n	8006ef0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e9e:	f7fc fd09 	bl	80038b4 <HAL_GetTick>
 8006ea2:	4602      	mov	r2, r0
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	1ad3      	subs	r3, r2, r3
 8006ea8:	68ba      	ldr	r2, [r7, #8]
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d302      	bcc.n	8006eb4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d11d      	bne.n	8006ef0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	695b      	ldr	r3, [r3, #20]
 8006eba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ebe:	2b80      	cmp	r3, #128	@ 0x80
 8006ec0:	d016      	beq.n	8006ef0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	2220      	movs	r2, #32
 8006ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006edc:	f043 0220 	orr.w	r2, r3, #32
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006eec:	2301      	movs	r3, #1
 8006eee:	e007      	b.n	8006f00 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	695b      	ldr	r3, [r3, #20]
 8006ef6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006efa:	2b80      	cmp	r3, #128	@ 0x80
 8006efc:	d1c3      	bne.n	8006e86 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3710      	adds	r7, #16
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b085      	sub	sp, #20
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006f10:	2300      	movs	r3, #0
 8006f12:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006f14:	4b13      	ldr	r3, [pc, #76]	@ (8006f64 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	08db      	lsrs	r3, r3, #3
 8006f1a:	4a13      	ldr	r2, [pc, #76]	@ (8006f68 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8006f20:	0a1a      	lsrs	r2, r3, #8
 8006f22:	4613      	mov	r3, r2
 8006f24:	009b      	lsls	r3, r3, #2
 8006f26:	4413      	add	r3, r2
 8006f28:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	3b01      	subs	r3, #1
 8006f2e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d107      	bne.n	8006f46 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f3a:	f043 0220 	orr.w	r2, r3, #32
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	e008      	b.n	8006f58 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f54:	d0e9      	beq.n	8006f2a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006f56:	2300      	movs	r3, #0
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3714      	adds	r7, #20
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr
 8006f64:	20000008 	.word	0x20000008
 8006f68:	14f8b589 	.word	0x14f8b589

08006f6c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	b083      	sub	sp, #12
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	695b      	ldr	r3, [r3, #20]
 8006f7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f82:	d11b      	bne.n	8006fbc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006f8c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2200      	movs	r2, #0
 8006f92:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2220      	movs	r2, #32
 8006f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fa8:	f043 0204 	orr.w	r2, r3, #4
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006fb8:	2301      	movs	r3, #1
 8006fba:	e000      	b.n	8006fbe <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006fbc:	2300      	movs	r3, #0
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	370c      	adds	r7, #12
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr

08006fca <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006fca:	b480      	push	{r7}
 8006fcc:	b083      	sub	sp, #12
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fd6:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8006fda:	d103      	bne.n	8006fe4 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2201      	movs	r2, #1
 8006fe0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006fe2:	e007      	b.n	8006ff4 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fe8:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8006fec:	d102      	bne.n	8006ff4 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2208      	movs	r2, #8
 8006ff2:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8006ff4:	bf00      	nop
 8006ff6:	370c      	adds	r7, #12
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr

08007000 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b084      	sub	sp, #16
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d101      	bne.n	8007014 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007010:	2301      	movs	r3, #1
 8007012:	e0cc      	b.n	80071ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007014:	4b68      	ldr	r3, [pc, #416]	@ (80071b8 <HAL_RCC_ClockConfig+0x1b8>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f003 030f 	and.w	r3, r3, #15
 800701c:	683a      	ldr	r2, [r7, #0]
 800701e:	429a      	cmp	r2, r3
 8007020:	d90c      	bls.n	800703c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007022:	4b65      	ldr	r3, [pc, #404]	@ (80071b8 <HAL_RCC_ClockConfig+0x1b8>)
 8007024:	683a      	ldr	r2, [r7, #0]
 8007026:	b2d2      	uxtb	r2, r2
 8007028:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800702a:	4b63      	ldr	r3, [pc, #396]	@ (80071b8 <HAL_RCC_ClockConfig+0x1b8>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f003 030f 	and.w	r3, r3, #15
 8007032:	683a      	ldr	r2, [r7, #0]
 8007034:	429a      	cmp	r2, r3
 8007036:	d001      	beq.n	800703c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007038:	2301      	movs	r3, #1
 800703a:	e0b8      	b.n	80071ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f003 0302 	and.w	r3, r3, #2
 8007044:	2b00      	cmp	r3, #0
 8007046:	d020      	beq.n	800708a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f003 0304 	and.w	r3, r3, #4
 8007050:	2b00      	cmp	r3, #0
 8007052:	d005      	beq.n	8007060 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007054:	4b59      	ldr	r3, [pc, #356]	@ (80071bc <HAL_RCC_ClockConfig+0x1bc>)
 8007056:	689b      	ldr	r3, [r3, #8]
 8007058:	4a58      	ldr	r2, [pc, #352]	@ (80071bc <HAL_RCC_ClockConfig+0x1bc>)
 800705a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800705e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f003 0308 	and.w	r3, r3, #8
 8007068:	2b00      	cmp	r3, #0
 800706a:	d005      	beq.n	8007078 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800706c:	4b53      	ldr	r3, [pc, #332]	@ (80071bc <HAL_RCC_ClockConfig+0x1bc>)
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	4a52      	ldr	r2, [pc, #328]	@ (80071bc <HAL_RCC_ClockConfig+0x1bc>)
 8007072:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007076:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007078:	4b50      	ldr	r3, [pc, #320]	@ (80071bc <HAL_RCC_ClockConfig+0x1bc>)
 800707a:	689b      	ldr	r3, [r3, #8]
 800707c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	494d      	ldr	r1, [pc, #308]	@ (80071bc <HAL_RCC_ClockConfig+0x1bc>)
 8007086:	4313      	orrs	r3, r2
 8007088:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f003 0301 	and.w	r3, r3, #1
 8007092:	2b00      	cmp	r3, #0
 8007094:	d044      	beq.n	8007120 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	685b      	ldr	r3, [r3, #4]
 800709a:	2b01      	cmp	r3, #1
 800709c:	d107      	bne.n	80070ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800709e:	4b47      	ldr	r3, [pc, #284]	@ (80071bc <HAL_RCC_ClockConfig+0x1bc>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d119      	bne.n	80070de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	e07f      	b.n	80071ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	2b02      	cmp	r3, #2
 80070b4:	d003      	beq.n	80070be <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80070ba:	2b03      	cmp	r3, #3
 80070bc:	d107      	bne.n	80070ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070be:	4b3f      	ldr	r3, [pc, #252]	@ (80071bc <HAL_RCC_ClockConfig+0x1bc>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d109      	bne.n	80070de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070ca:	2301      	movs	r3, #1
 80070cc:	e06f      	b.n	80071ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070ce:	4b3b      	ldr	r3, [pc, #236]	@ (80071bc <HAL_RCC_ClockConfig+0x1bc>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f003 0302 	and.w	r3, r3, #2
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d101      	bne.n	80070de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	e067      	b.n	80071ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80070de:	4b37      	ldr	r3, [pc, #220]	@ (80071bc <HAL_RCC_ClockConfig+0x1bc>)
 80070e0:	689b      	ldr	r3, [r3, #8]
 80070e2:	f023 0203 	bic.w	r2, r3, #3
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	4934      	ldr	r1, [pc, #208]	@ (80071bc <HAL_RCC_ClockConfig+0x1bc>)
 80070ec:	4313      	orrs	r3, r2
 80070ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80070f0:	f7fc fbe0 	bl	80038b4 <HAL_GetTick>
 80070f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070f6:	e00a      	b.n	800710e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070f8:	f7fc fbdc 	bl	80038b4 <HAL_GetTick>
 80070fc:	4602      	mov	r2, r0
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	1ad3      	subs	r3, r2, r3
 8007102:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007106:	4293      	cmp	r3, r2
 8007108:	d901      	bls.n	800710e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800710a:	2303      	movs	r3, #3
 800710c:	e04f      	b.n	80071ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800710e:	4b2b      	ldr	r3, [pc, #172]	@ (80071bc <HAL_RCC_ClockConfig+0x1bc>)
 8007110:	689b      	ldr	r3, [r3, #8]
 8007112:	f003 020c 	and.w	r2, r3, #12
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	009b      	lsls	r3, r3, #2
 800711c:	429a      	cmp	r2, r3
 800711e:	d1eb      	bne.n	80070f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007120:	4b25      	ldr	r3, [pc, #148]	@ (80071b8 <HAL_RCC_ClockConfig+0x1b8>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f003 030f 	and.w	r3, r3, #15
 8007128:	683a      	ldr	r2, [r7, #0]
 800712a:	429a      	cmp	r2, r3
 800712c:	d20c      	bcs.n	8007148 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800712e:	4b22      	ldr	r3, [pc, #136]	@ (80071b8 <HAL_RCC_ClockConfig+0x1b8>)
 8007130:	683a      	ldr	r2, [r7, #0]
 8007132:	b2d2      	uxtb	r2, r2
 8007134:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007136:	4b20      	ldr	r3, [pc, #128]	@ (80071b8 <HAL_RCC_ClockConfig+0x1b8>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f003 030f 	and.w	r3, r3, #15
 800713e:	683a      	ldr	r2, [r7, #0]
 8007140:	429a      	cmp	r2, r3
 8007142:	d001      	beq.n	8007148 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007144:	2301      	movs	r3, #1
 8007146:	e032      	b.n	80071ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f003 0304 	and.w	r3, r3, #4
 8007150:	2b00      	cmp	r3, #0
 8007152:	d008      	beq.n	8007166 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007154:	4b19      	ldr	r3, [pc, #100]	@ (80071bc <HAL_RCC_ClockConfig+0x1bc>)
 8007156:	689b      	ldr	r3, [r3, #8]
 8007158:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	68db      	ldr	r3, [r3, #12]
 8007160:	4916      	ldr	r1, [pc, #88]	@ (80071bc <HAL_RCC_ClockConfig+0x1bc>)
 8007162:	4313      	orrs	r3, r2
 8007164:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f003 0308 	and.w	r3, r3, #8
 800716e:	2b00      	cmp	r3, #0
 8007170:	d009      	beq.n	8007186 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007172:	4b12      	ldr	r3, [pc, #72]	@ (80071bc <HAL_RCC_ClockConfig+0x1bc>)
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	691b      	ldr	r3, [r3, #16]
 800717e:	00db      	lsls	r3, r3, #3
 8007180:	490e      	ldr	r1, [pc, #56]	@ (80071bc <HAL_RCC_ClockConfig+0x1bc>)
 8007182:	4313      	orrs	r3, r2
 8007184:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007186:	f000 f855 	bl	8007234 <HAL_RCC_GetSysClockFreq>
 800718a:	4602      	mov	r2, r0
 800718c:	4b0b      	ldr	r3, [pc, #44]	@ (80071bc <HAL_RCC_ClockConfig+0x1bc>)
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	091b      	lsrs	r3, r3, #4
 8007192:	f003 030f 	and.w	r3, r3, #15
 8007196:	490a      	ldr	r1, [pc, #40]	@ (80071c0 <HAL_RCC_ClockConfig+0x1c0>)
 8007198:	5ccb      	ldrb	r3, [r1, r3]
 800719a:	fa22 f303 	lsr.w	r3, r2, r3
 800719e:	4a09      	ldr	r2, [pc, #36]	@ (80071c4 <HAL_RCC_ClockConfig+0x1c4>)
 80071a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80071a2:	4b09      	ldr	r3, [pc, #36]	@ (80071c8 <HAL_RCC_ClockConfig+0x1c8>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4618      	mov	r0, r3
 80071a8:	f7fc fb40 	bl	800382c <HAL_InitTick>

  return HAL_OK;
 80071ac:	2300      	movs	r3, #0
}
 80071ae:	4618      	mov	r0, r3
 80071b0:	3710      	adds	r7, #16
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}
 80071b6:	bf00      	nop
 80071b8:	40023c00 	.word	0x40023c00
 80071bc:	40023800 	.word	0x40023800
 80071c0:	0800a1d0 	.word	0x0800a1d0
 80071c4:	20000008 	.word	0x20000008
 80071c8:	2000000c 	.word	0x2000000c

080071cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80071cc:	b480      	push	{r7}
 80071ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80071d0:	4b03      	ldr	r3, [pc, #12]	@ (80071e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80071d2:	681b      	ldr	r3, [r3, #0]
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	46bd      	mov	sp, r7
 80071d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071dc:	4770      	bx	lr
 80071de:	bf00      	nop
 80071e0:	20000008 	.word	0x20000008

080071e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80071e8:	f7ff fff0 	bl	80071cc <HAL_RCC_GetHCLKFreq>
 80071ec:	4602      	mov	r2, r0
 80071ee:	4b05      	ldr	r3, [pc, #20]	@ (8007204 <HAL_RCC_GetPCLK1Freq+0x20>)
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	0a9b      	lsrs	r3, r3, #10
 80071f4:	f003 0307 	and.w	r3, r3, #7
 80071f8:	4903      	ldr	r1, [pc, #12]	@ (8007208 <HAL_RCC_GetPCLK1Freq+0x24>)
 80071fa:	5ccb      	ldrb	r3, [r1, r3]
 80071fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007200:	4618      	mov	r0, r3
 8007202:	bd80      	pop	{r7, pc}
 8007204:	40023800 	.word	0x40023800
 8007208:	0800a1e0 	.word	0x0800a1e0

0800720c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007210:	f7ff ffdc 	bl	80071cc <HAL_RCC_GetHCLKFreq>
 8007214:	4602      	mov	r2, r0
 8007216:	4b05      	ldr	r3, [pc, #20]	@ (800722c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007218:	689b      	ldr	r3, [r3, #8]
 800721a:	0b5b      	lsrs	r3, r3, #13
 800721c:	f003 0307 	and.w	r3, r3, #7
 8007220:	4903      	ldr	r1, [pc, #12]	@ (8007230 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007222:	5ccb      	ldrb	r3, [r1, r3]
 8007224:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007228:	4618      	mov	r0, r3
 800722a:	bd80      	pop	{r7, pc}
 800722c:	40023800 	.word	0x40023800
 8007230:	0800a1e0 	.word	0x0800a1e0

08007234 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007234:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007238:	b0ae      	sub	sp, #184	@ 0xb8
 800723a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800723c:	2300      	movs	r3, #0
 800723e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8007242:	2300      	movs	r3, #0
 8007244:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8007248:	2300      	movs	r3, #0
 800724a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800724e:	2300      	movs	r3, #0
 8007250:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8007254:	2300      	movs	r3, #0
 8007256:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800725a:	4bcb      	ldr	r3, [pc, #812]	@ (8007588 <HAL_RCC_GetSysClockFreq+0x354>)
 800725c:	689b      	ldr	r3, [r3, #8]
 800725e:	f003 030c 	and.w	r3, r3, #12
 8007262:	2b0c      	cmp	r3, #12
 8007264:	f200 8206 	bhi.w	8007674 <HAL_RCC_GetSysClockFreq+0x440>
 8007268:	a201      	add	r2, pc, #4	@ (adr r2, 8007270 <HAL_RCC_GetSysClockFreq+0x3c>)
 800726a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800726e:	bf00      	nop
 8007270:	080072a5 	.word	0x080072a5
 8007274:	08007675 	.word	0x08007675
 8007278:	08007675 	.word	0x08007675
 800727c:	08007675 	.word	0x08007675
 8007280:	080072ad 	.word	0x080072ad
 8007284:	08007675 	.word	0x08007675
 8007288:	08007675 	.word	0x08007675
 800728c:	08007675 	.word	0x08007675
 8007290:	080072b5 	.word	0x080072b5
 8007294:	08007675 	.word	0x08007675
 8007298:	08007675 	.word	0x08007675
 800729c:	08007675 	.word	0x08007675
 80072a0:	080074a5 	.word	0x080074a5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80072a4:	4bb9      	ldr	r3, [pc, #740]	@ (800758c <HAL_RCC_GetSysClockFreq+0x358>)
 80072a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80072aa:	e1e7      	b.n	800767c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80072ac:	4bb8      	ldr	r3, [pc, #736]	@ (8007590 <HAL_RCC_GetSysClockFreq+0x35c>)
 80072ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80072b2:	e1e3      	b.n	800767c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80072b4:	4bb4      	ldr	r3, [pc, #720]	@ (8007588 <HAL_RCC_GetSysClockFreq+0x354>)
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80072bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80072c0:	4bb1      	ldr	r3, [pc, #708]	@ (8007588 <HAL_RCC_GetSysClockFreq+0x354>)
 80072c2:	685b      	ldr	r3, [r3, #4]
 80072c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d071      	beq.n	80073b0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80072cc:	4bae      	ldr	r3, [pc, #696]	@ (8007588 <HAL_RCC_GetSysClockFreq+0x354>)
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	099b      	lsrs	r3, r3, #6
 80072d2:	2200      	movs	r2, #0
 80072d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80072d8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80072dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80072e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80072e8:	2300      	movs	r3, #0
 80072ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80072ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80072f2:	4622      	mov	r2, r4
 80072f4:	462b      	mov	r3, r5
 80072f6:	f04f 0000 	mov.w	r0, #0
 80072fa:	f04f 0100 	mov.w	r1, #0
 80072fe:	0159      	lsls	r1, r3, #5
 8007300:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007304:	0150      	lsls	r0, r2, #5
 8007306:	4602      	mov	r2, r0
 8007308:	460b      	mov	r3, r1
 800730a:	4621      	mov	r1, r4
 800730c:	1a51      	subs	r1, r2, r1
 800730e:	6439      	str	r1, [r7, #64]	@ 0x40
 8007310:	4629      	mov	r1, r5
 8007312:	eb63 0301 	sbc.w	r3, r3, r1
 8007316:	647b      	str	r3, [r7, #68]	@ 0x44
 8007318:	f04f 0200 	mov.w	r2, #0
 800731c:	f04f 0300 	mov.w	r3, #0
 8007320:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8007324:	4649      	mov	r1, r9
 8007326:	018b      	lsls	r3, r1, #6
 8007328:	4641      	mov	r1, r8
 800732a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800732e:	4641      	mov	r1, r8
 8007330:	018a      	lsls	r2, r1, #6
 8007332:	4641      	mov	r1, r8
 8007334:	1a51      	subs	r1, r2, r1
 8007336:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007338:	4649      	mov	r1, r9
 800733a:	eb63 0301 	sbc.w	r3, r3, r1
 800733e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007340:	f04f 0200 	mov.w	r2, #0
 8007344:	f04f 0300 	mov.w	r3, #0
 8007348:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800734c:	4649      	mov	r1, r9
 800734e:	00cb      	lsls	r3, r1, #3
 8007350:	4641      	mov	r1, r8
 8007352:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007356:	4641      	mov	r1, r8
 8007358:	00ca      	lsls	r2, r1, #3
 800735a:	4610      	mov	r0, r2
 800735c:	4619      	mov	r1, r3
 800735e:	4603      	mov	r3, r0
 8007360:	4622      	mov	r2, r4
 8007362:	189b      	adds	r3, r3, r2
 8007364:	633b      	str	r3, [r7, #48]	@ 0x30
 8007366:	462b      	mov	r3, r5
 8007368:	460a      	mov	r2, r1
 800736a:	eb42 0303 	adc.w	r3, r2, r3
 800736e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007370:	f04f 0200 	mov.w	r2, #0
 8007374:	f04f 0300 	mov.w	r3, #0
 8007378:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800737c:	4629      	mov	r1, r5
 800737e:	024b      	lsls	r3, r1, #9
 8007380:	4621      	mov	r1, r4
 8007382:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007386:	4621      	mov	r1, r4
 8007388:	024a      	lsls	r2, r1, #9
 800738a:	4610      	mov	r0, r2
 800738c:	4619      	mov	r1, r3
 800738e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007392:	2200      	movs	r2, #0
 8007394:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007398:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800739c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80073a0:	f7f8 ff9e 	bl	80002e0 <__aeabi_uldivmod>
 80073a4:	4602      	mov	r2, r0
 80073a6:	460b      	mov	r3, r1
 80073a8:	4613      	mov	r3, r2
 80073aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80073ae:	e067      	b.n	8007480 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80073b0:	4b75      	ldr	r3, [pc, #468]	@ (8007588 <HAL_RCC_GetSysClockFreq+0x354>)
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	099b      	lsrs	r3, r3, #6
 80073b6:	2200      	movs	r2, #0
 80073b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80073bc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80073c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80073c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073c8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80073ca:	2300      	movs	r3, #0
 80073cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80073ce:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80073d2:	4622      	mov	r2, r4
 80073d4:	462b      	mov	r3, r5
 80073d6:	f04f 0000 	mov.w	r0, #0
 80073da:	f04f 0100 	mov.w	r1, #0
 80073de:	0159      	lsls	r1, r3, #5
 80073e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80073e4:	0150      	lsls	r0, r2, #5
 80073e6:	4602      	mov	r2, r0
 80073e8:	460b      	mov	r3, r1
 80073ea:	4621      	mov	r1, r4
 80073ec:	1a51      	subs	r1, r2, r1
 80073ee:	62b9      	str	r1, [r7, #40]	@ 0x28
 80073f0:	4629      	mov	r1, r5
 80073f2:	eb63 0301 	sbc.w	r3, r3, r1
 80073f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80073f8:	f04f 0200 	mov.w	r2, #0
 80073fc:	f04f 0300 	mov.w	r3, #0
 8007400:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8007404:	4649      	mov	r1, r9
 8007406:	018b      	lsls	r3, r1, #6
 8007408:	4641      	mov	r1, r8
 800740a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800740e:	4641      	mov	r1, r8
 8007410:	018a      	lsls	r2, r1, #6
 8007412:	4641      	mov	r1, r8
 8007414:	ebb2 0a01 	subs.w	sl, r2, r1
 8007418:	4649      	mov	r1, r9
 800741a:	eb63 0b01 	sbc.w	fp, r3, r1
 800741e:	f04f 0200 	mov.w	r2, #0
 8007422:	f04f 0300 	mov.w	r3, #0
 8007426:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800742a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800742e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007432:	4692      	mov	sl, r2
 8007434:	469b      	mov	fp, r3
 8007436:	4623      	mov	r3, r4
 8007438:	eb1a 0303 	adds.w	r3, sl, r3
 800743c:	623b      	str	r3, [r7, #32]
 800743e:	462b      	mov	r3, r5
 8007440:	eb4b 0303 	adc.w	r3, fp, r3
 8007444:	627b      	str	r3, [r7, #36]	@ 0x24
 8007446:	f04f 0200 	mov.w	r2, #0
 800744a:	f04f 0300 	mov.w	r3, #0
 800744e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007452:	4629      	mov	r1, r5
 8007454:	028b      	lsls	r3, r1, #10
 8007456:	4621      	mov	r1, r4
 8007458:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800745c:	4621      	mov	r1, r4
 800745e:	028a      	lsls	r2, r1, #10
 8007460:	4610      	mov	r0, r2
 8007462:	4619      	mov	r1, r3
 8007464:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007468:	2200      	movs	r2, #0
 800746a:	673b      	str	r3, [r7, #112]	@ 0x70
 800746c:	677a      	str	r2, [r7, #116]	@ 0x74
 800746e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8007472:	f7f8 ff35 	bl	80002e0 <__aeabi_uldivmod>
 8007476:	4602      	mov	r2, r0
 8007478:	460b      	mov	r3, r1
 800747a:	4613      	mov	r3, r2
 800747c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007480:	4b41      	ldr	r3, [pc, #260]	@ (8007588 <HAL_RCC_GetSysClockFreq+0x354>)
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	0c1b      	lsrs	r3, r3, #16
 8007486:	f003 0303 	and.w	r3, r3, #3
 800748a:	3301      	adds	r3, #1
 800748c:	005b      	lsls	r3, r3, #1
 800748e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8007492:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007496:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800749a:	fbb2 f3f3 	udiv	r3, r2, r3
 800749e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80074a2:	e0eb      	b.n	800767c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80074a4:	4b38      	ldr	r3, [pc, #224]	@ (8007588 <HAL_RCC_GetSysClockFreq+0x354>)
 80074a6:	685b      	ldr	r3, [r3, #4]
 80074a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80074ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80074b0:	4b35      	ldr	r3, [pc, #212]	@ (8007588 <HAL_RCC_GetSysClockFreq+0x354>)
 80074b2:	685b      	ldr	r3, [r3, #4]
 80074b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d06b      	beq.n	8007594 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80074bc:	4b32      	ldr	r3, [pc, #200]	@ (8007588 <HAL_RCC_GetSysClockFreq+0x354>)
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	099b      	lsrs	r3, r3, #6
 80074c2:	2200      	movs	r2, #0
 80074c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80074c6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80074c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80074ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074ce:	663b      	str	r3, [r7, #96]	@ 0x60
 80074d0:	2300      	movs	r3, #0
 80074d2:	667b      	str	r3, [r7, #100]	@ 0x64
 80074d4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80074d8:	4622      	mov	r2, r4
 80074da:	462b      	mov	r3, r5
 80074dc:	f04f 0000 	mov.w	r0, #0
 80074e0:	f04f 0100 	mov.w	r1, #0
 80074e4:	0159      	lsls	r1, r3, #5
 80074e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80074ea:	0150      	lsls	r0, r2, #5
 80074ec:	4602      	mov	r2, r0
 80074ee:	460b      	mov	r3, r1
 80074f0:	4621      	mov	r1, r4
 80074f2:	1a51      	subs	r1, r2, r1
 80074f4:	61b9      	str	r1, [r7, #24]
 80074f6:	4629      	mov	r1, r5
 80074f8:	eb63 0301 	sbc.w	r3, r3, r1
 80074fc:	61fb      	str	r3, [r7, #28]
 80074fe:	f04f 0200 	mov.w	r2, #0
 8007502:	f04f 0300 	mov.w	r3, #0
 8007506:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800750a:	4659      	mov	r1, fp
 800750c:	018b      	lsls	r3, r1, #6
 800750e:	4651      	mov	r1, sl
 8007510:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007514:	4651      	mov	r1, sl
 8007516:	018a      	lsls	r2, r1, #6
 8007518:	4651      	mov	r1, sl
 800751a:	ebb2 0801 	subs.w	r8, r2, r1
 800751e:	4659      	mov	r1, fp
 8007520:	eb63 0901 	sbc.w	r9, r3, r1
 8007524:	f04f 0200 	mov.w	r2, #0
 8007528:	f04f 0300 	mov.w	r3, #0
 800752c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007530:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007534:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007538:	4690      	mov	r8, r2
 800753a:	4699      	mov	r9, r3
 800753c:	4623      	mov	r3, r4
 800753e:	eb18 0303 	adds.w	r3, r8, r3
 8007542:	613b      	str	r3, [r7, #16]
 8007544:	462b      	mov	r3, r5
 8007546:	eb49 0303 	adc.w	r3, r9, r3
 800754a:	617b      	str	r3, [r7, #20]
 800754c:	f04f 0200 	mov.w	r2, #0
 8007550:	f04f 0300 	mov.w	r3, #0
 8007554:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8007558:	4629      	mov	r1, r5
 800755a:	024b      	lsls	r3, r1, #9
 800755c:	4621      	mov	r1, r4
 800755e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007562:	4621      	mov	r1, r4
 8007564:	024a      	lsls	r2, r1, #9
 8007566:	4610      	mov	r0, r2
 8007568:	4619      	mov	r1, r3
 800756a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800756e:	2200      	movs	r2, #0
 8007570:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007572:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8007574:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007578:	f7f8 feb2 	bl	80002e0 <__aeabi_uldivmod>
 800757c:	4602      	mov	r2, r0
 800757e:	460b      	mov	r3, r1
 8007580:	4613      	mov	r3, r2
 8007582:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007586:	e065      	b.n	8007654 <HAL_RCC_GetSysClockFreq+0x420>
 8007588:	40023800 	.word	0x40023800
 800758c:	00f42400 	.word	0x00f42400
 8007590:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007594:	4b3d      	ldr	r3, [pc, #244]	@ (800768c <HAL_RCC_GetSysClockFreq+0x458>)
 8007596:	685b      	ldr	r3, [r3, #4]
 8007598:	099b      	lsrs	r3, r3, #6
 800759a:	2200      	movs	r2, #0
 800759c:	4618      	mov	r0, r3
 800759e:	4611      	mov	r1, r2
 80075a0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80075a4:	653b      	str	r3, [r7, #80]	@ 0x50
 80075a6:	2300      	movs	r3, #0
 80075a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80075aa:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80075ae:	4642      	mov	r2, r8
 80075b0:	464b      	mov	r3, r9
 80075b2:	f04f 0000 	mov.w	r0, #0
 80075b6:	f04f 0100 	mov.w	r1, #0
 80075ba:	0159      	lsls	r1, r3, #5
 80075bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80075c0:	0150      	lsls	r0, r2, #5
 80075c2:	4602      	mov	r2, r0
 80075c4:	460b      	mov	r3, r1
 80075c6:	4641      	mov	r1, r8
 80075c8:	1a51      	subs	r1, r2, r1
 80075ca:	60b9      	str	r1, [r7, #8]
 80075cc:	4649      	mov	r1, r9
 80075ce:	eb63 0301 	sbc.w	r3, r3, r1
 80075d2:	60fb      	str	r3, [r7, #12]
 80075d4:	f04f 0200 	mov.w	r2, #0
 80075d8:	f04f 0300 	mov.w	r3, #0
 80075dc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80075e0:	4659      	mov	r1, fp
 80075e2:	018b      	lsls	r3, r1, #6
 80075e4:	4651      	mov	r1, sl
 80075e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80075ea:	4651      	mov	r1, sl
 80075ec:	018a      	lsls	r2, r1, #6
 80075ee:	4651      	mov	r1, sl
 80075f0:	1a54      	subs	r4, r2, r1
 80075f2:	4659      	mov	r1, fp
 80075f4:	eb63 0501 	sbc.w	r5, r3, r1
 80075f8:	f04f 0200 	mov.w	r2, #0
 80075fc:	f04f 0300 	mov.w	r3, #0
 8007600:	00eb      	lsls	r3, r5, #3
 8007602:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007606:	00e2      	lsls	r2, r4, #3
 8007608:	4614      	mov	r4, r2
 800760a:	461d      	mov	r5, r3
 800760c:	4643      	mov	r3, r8
 800760e:	18e3      	adds	r3, r4, r3
 8007610:	603b      	str	r3, [r7, #0]
 8007612:	464b      	mov	r3, r9
 8007614:	eb45 0303 	adc.w	r3, r5, r3
 8007618:	607b      	str	r3, [r7, #4]
 800761a:	f04f 0200 	mov.w	r2, #0
 800761e:	f04f 0300 	mov.w	r3, #0
 8007622:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007626:	4629      	mov	r1, r5
 8007628:	028b      	lsls	r3, r1, #10
 800762a:	4621      	mov	r1, r4
 800762c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007630:	4621      	mov	r1, r4
 8007632:	028a      	lsls	r2, r1, #10
 8007634:	4610      	mov	r0, r2
 8007636:	4619      	mov	r1, r3
 8007638:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800763c:	2200      	movs	r2, #0
 800763e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007640:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007642:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007646:	f7f8 fe4b 	bl	80002e0 <__aeabi_uldivmod>
 800764a:	4602      	mov	r2, r0
 800764c:	460b      	mov	r3, r1
 800764e:	4613      	mov	r3, r2
 8007650:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007654:	4b0d      	ldr	r3, [pc, #52]	@ (800768c <HAL_RCC_GetSysClockFreq+0x458>)
 8007656:	685b      	ldr	r3, [r3, #4]
 8007658:	0f1b      	lsrs	r3, r3, #28
 800765a:	f003 0307 	and.w	r3, r3, #7
 800765e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8007662:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007666:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800766a:	fbb2 f3f3 	udiv	r3, r2, r3
 800766e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007672:	e003      	b.n	800767c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007674:	4b06      	ldr	r3, [pc, #24]	@ (8007690 <HAL_RCC_GetSysClockFreq+0x45c>)
 8007676:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800767a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800767c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8007680:	4618      	mov	r0, r3
 8007682:	37b8      	adds	r7, #184	@ 0xb8
 8007684:	46bd      	mov	sp, r7
 8007686:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800768a:	bf00      	nop
 800768c:	40023800 	.word	0x40023800
 8007690:	00f42400 	.word	0x00f42400

08007694 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b086      	sub	sp, #24
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d101      	bne.n	80076a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80076a2:	2301      	movs	r3, #1
 80076a4:	e28d      	b.n	8007bc2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f003 0301 	and.w	r3, r3, #1
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	f000 8083 	beq.w	80077ba <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80076b4:	4b94      	ldr	r3, [pc, #592]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	f003 030c 	and.w	r3, r3, #12
 80076bc:	2b04      	cmp	r3, #4
 80076be:	d019      	beq.n	80076f4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80076c0:	4b91      	ldr	r3, [pc, #580]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 80076c2:	689b      	ldr	r3, [r3, #8]
 80076c4:	f003 030c 	and.w	r3, r3, #12
        || \
 80076c8:	2b08      	cmp	r3, #8
 80076ca:	d106      	bne.n	80076da <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80076cc:	4b8e      	ldr	r3, [pc, #568]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80076d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80076d8:	d00c      	beq.n	80076f4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80076da:	4b8b      	ldr	r3, [pc, #556]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 80076dc:	689b      	ldr	r3, [r3, #8]
 80076de:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80076e2:	2b0c      	cmp	r3, #12
 80076e4:	d112      	bne.n	800770c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80076e6:	4b88      	ldr	r3, [pc, #544]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 80076e8:	685b      	ldr	r3, [r3, #4]
 80076ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80076ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80076f2:	d10b      	bne.n	800770c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80076f4:	4b84      	ldr	r3, [pc, #528]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d05b      	beq.n	80077b8 <HAL_RCC_OscConfig+0x124>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	685b      	ldr	r3, [r3, #4]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d157      	bne.n	80077b8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8007708:	2301      	movs	r3, #1
 800770a:	e25a      	b.n	8007bc2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	685b      	ldr	r3, [r3, #4]
 8007710:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007714:	d106      	bne.n	8007724 <HAL_RCC_OscConfig+0x90>
 8007716:	4b7c      	ldr	r3, [pc, #496]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4a7b      	ldr	r2, [pc, #492]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 800771c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007720:	6013      	str	r3, [r2, #0]
 8007722:	e01d      	b.n	8007760 <HAL_RCC_OscConfig+0xcc>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800772c:	d10c      	bne.n	8007748 <HAL_RCC_OscConfig+0xb4>
 800772e:	4b76      	ldr	r3, [pc, #472]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	4a75      	ldr	r2, [pc, #468]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 8007734:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007738:	6013      	str	r3, [r2, #0]
 800773a:	4b73      	ldr	r3, [pc, #460]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4a72      	ldr	r2, [pc, #456]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 8007740:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007744:	6013      	str	r3, [r2, #0]
 8007746:	e00b      	b.n	8007760 <HAL_RCC_OscConfig+0xcc>
 8007748:	4b6f      	ldr	r3, [pc, #444]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a6e      	ldr	r2, [pc, #440]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 800774e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007752:	6013      	str	r3, [r2, #0]
 8007754:	4b6c      	ldr	r3, [pc, #432]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	4a6b      	ldr	r2, [pc, #428]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 800775a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800775e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d013      	beq.n	8007790 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007768:	f7fc f8a4 	bl	80038b4 <HAL_GetTick>
 800776c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800776e:	e008      	b.n	8007782 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007770:	f7fc f8a0 	bl	80038b4 <HAL_GetTick>
 8007774:	4602      	mov	r2, r0
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	1ad3      	subs	r3, r2, r3
 800777a:	2b64      	cmp	r3, #100	@ 0x64
 800777c:	d901      	bls.n	8007782 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800777e:	2303      	movs	r3, #3
 8007780:	e21f      	b.n	8007bc2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007782:	4b61      	ldr	r3, [pc, #388]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800778a:	2b00      	cmp	r3, #0
 800778c:	d0f0      	beq.n	8007770 <HAL_RCC_OscConfig+0xdc>
 800778e:	e014      	b.n	80077ba <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007790:	f7fc f890 	bl	80038b4 <HAL_GetTick>
 8007794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007796:	e008      	b.n	80077aa <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007798:	f7fc f88c 	bl	80038b4 <HAL_GetTick>
 800779c:	4602      	mov	r2, r0
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	1ad3      	subs	r3, r2, r3
 80077a2:	2b64      	cmp	r3, #100	@ 0x64
 80077a4:	d901      	bls.n	80077aa <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80077a6:	2303      	movs	r3, #3
 80077a8:	e20b      	b.n	8007bc2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80077aa:	4b57      	ldr	r3, [pc, #348]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d1f0      	bne.n	8007798 <HAL_RCC_OscConfig+0x104>
 80077b6:	e000      	b.n	80077ba <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80077b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f003 0302 	and.w	r3, r3, #2
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d06f      	beq.n	80078a6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80077c6:	4b50      	ldr	r3, [pc, #320]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	f003 030c 	and.w	r3, r3, #12
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d017      	beq.n	8007802 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80077d2:	4b4d      	ldr	r3, [pc, #308]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 80077d4:	689b      	ldr	r3, [r3, #8]
 80077d6:	f003 030c 	and.w	r3, r3, #12
        || \
 80077da:	2b08      	cmp	r3, #8
 80077dc:	d105      	bne.n	80077ea <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80077de:	4b4a      	ldr	r3, [pc, #296]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d00b      	beq.n	8007802 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80077ea:	4b47      	ldr	r3, [pc, #284]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 80077ec:	689b      	ldr	r3, [r3, #8]
 80077ee:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80077f2:	2b0c      	cmp	r3, #12
 80077f4:	d11c      	bne.n	8007830 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80077f6:	4b44      	ldr	r3, [pc, #272]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d116      	bne.n	8007830 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007802:	4b41      	ldr	r3, [pc, #260]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f003 0302 	and.w	r3, r3, #2
 800780a:	2b00      	cmp	r3, #0
 800780c:	d005      	beq.n	800781a <HAL_RCC_OscConfig+0x186>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	68db      	ldr	r3, [r3, #12]
 8007812:	2b01      	cmp	r3, #1
 8007814:	d001      	beq.n	800781a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007816:	2301      	movs	r3, #1
 8007818:	e1d3      	b.n	8007bc2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800781a:	4b3b      	ldr	r3, [pc, #236]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	691b      	ldr	r3, [r3, #16]
 8007826:	00db      	lsls	r3, r3, #3
 8007828:	4937      	ldr	r1, [pc, #220]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 800782a:	4313      	orrs	r3, r2
 800782c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800782e:	e03a      	b.n	80078a6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	68db      	ldr	r3, [r3, #12]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d020      	beq.n	800787a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007838:	4b34      	ldr	r3, [pc, #208]	@ (800790c <HAL_RCC_OscConfig+0x278>)
 800783a:	2201      	movs	r2, #1
 800783c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800783e:	f7fc f839 	bl	80038b4 <HAL_GetTick>
 8007842:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007844:	e008      	b.n	8007858 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007846:	f7fc f835 	bl	80038b4 <HAL_GetTick>
 800784a:	4602      	mov	r2, r0
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	1ad3      	subs	r3, r2, r3
 8007850:	2b02      	cmp	r3, #2
 8007852:	d901      	bls.n	8007858 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8007854:	2303      	movs	r3, #3
 8007856:	e1b4      	b.n	8007bc2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007858:	4b2b      	ldr	r3, [pc, #172]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f003 0302 	and.w	r3, r3, #2
 8007860:	2b00      	cmp	r3, #0
 8007862:	d0f0      	beq.n	8007846 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007864:	4b28      	ldr	r3, [pc, #160]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	691b      	ldr	r3, [r3, #16]
 8007870:	00db      	lsls	r3, r3, #3
 8007872:	4925      	ldr	r1, [pc, #148]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 8007874:	4313      	orrs	r3, r2
 8007876:	600b      	str	r3, [r1, #0]
 8007878:	e015      	b.n	80078a6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800787a:	4b24      	ldr	r3, [pc, #144]	@ (800790c <HAL_RCC_OscConfig+0x278>)
 800787c:	2200      	movs	r2, #0
 800787e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007880:	f7fc f818 	bl	80038b4 <HAL_GetTick>
 8007884:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007886:	e008      	b.n	800789a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007888:	f7fc f814 	bl	80038b4 <HAL_GetTick>
 800788c:	4602      	mov	r2, r0
 800788e:	693b      	ldr	r3, [r7, #16]
 8007890:	1ad3      	subs	r3, r2, r3
 8007892:	2b02      	cmp	r3, #2
 8007894:	d901      	bls.n	800789a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007896:	2303      	movs	r3, #3
 8007898:	e193      	b.n	8007bc2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800789a:	4b1b      	ldr	r3, [pc, #108]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f003 0302 	and.w	r3, r3, #2
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d1f0      	bne.n	8007888 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f003 0308 	and.w	r3, r3, #8
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d036      	beq.n	8007920 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	695b      	ldr	r3, [r3, #20]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d016      	beq.n	80078e8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80078ba:	4b15      	ldr	r3, [pc, #84]	@ (8007910 <HAL_RCC_OscConfig+0x27c>)
 80078bc:	2201      	movs	r2, #1
 80078be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078c0:	f7fb fff8 	bl	80038b4 <HAL_GetTick>
 80078c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80078c6:	e008      	b.n	80078da <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80078c8:	f7fb fff4 	bl	80038b4 <HAL_GetTick>
 80078cc:	4602      	mov	r2, r0
 80078ce:	693b      	ldr	r3, [r7, #16]
 80078d0:	1ad3      	subs	r3, r2, r3
 80078d2:	2b02      	cmp	r3, #2
 80078d4:	d901      	bls.n	80078da <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80078d6:	2303      	movs	r3, #3
 80078d8:	e173      	b.n	8007bc2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80078da:	4b0b      	ldr	r3, [pc, #44]	@ (8007908 <HAL_RCC_OscConfig+0x274>)
 80078dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078de:	f003 0302 	and.w	r3, r3, #2
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d0f0      	beq.n	80078c8 <HAL_RCC_OscConfig+0x234>
 80078e6:	e01b      	b.n	8007920 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80078e8:	4b09      	ldr	r3, [pc, #36]	@ (8007910 <HAL_RCC_OscConfig+0x27c>)
 80078ea:	2200      	movs	r2, #0
 80078ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078ee:	f7fb ffe1 	bl	80038b4 <HAL_GetTick>
 80078f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80078f4:	e00e      	b.n	8007914 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80078f6:	f7fb ffdd 	bl	80038b4 <HAL_GetTick>
 80078fa:	4602      	mov	r2, r0
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	1ad3      	subs	r3, r2, r3
 8007900:	2b02      	cmp	r3, #2
 8007902:	d907      	bls.n	8007914 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007904:	2303      	movs	r3, #3
 8007906:	e15c      	b.n	8007bc2 <HAL_RCC_OscConfig+0x52e>
 8007908:	40023800 	.word	0x40023800
 800790c:	42470000 	.word	0x42470000
 8007910:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007914:	4b8a      	ldr	r3, [pc, #552]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 8007916:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007918:	f003 0302 	and.w	r3, r3, #2
 800791c:	2b00      	cmp	r3, #0
 800791e:	d1ea      	bne.n	80078f6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f003 0304 	and.w	r3, r3, #4
 8007928:	2b00      	cmp	r3, #0
 800792a:	f000 8097 	beq.w	8007a5c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800792e:	2300      	movs	r3, #0
 8007930:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007932:	4b83      	ldr	r3, [pc, #524]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 8007934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007936:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800793a:	2b00      	cmp	r3, #0
 800793c:	d10f      	bne.n	800795e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800793e:	2300      	movs	r3, #0
 8007940:	60bb      	str	r3, [r7, #8]
 8007942:	4b7f      	ldr	r3, [pc, #508]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 8007944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007946:	4a7e      	ldr	r2, [pc, #504]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 8007948:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800794c:	6413      	str	r3, [r2, #64]	@ 0x40
 800794e:	4b7c      	ldr	r3, [pc, #496]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 8007950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007952:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007956:	60bb      	str	r3, [r7, #8]
 8007958:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800795a:	2301      	movs	r3, #1
 800795c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800795e:	4b79      	ldr	r3, [pc, #484]	@ (8007b44 <HAL_RCC_OscConfig+0x4b0>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007966:	2b00      	cmp	r3, #0
 8007968:	d118      	bne.n	800799c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800796a:	4b76      	ldr	r3, [pc, #472]	@ (8007b44 <HAL_RCC_OscConfig+0x4b0>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	4a75      	ldr	r2, [pc, #468]	@ (8007b44 <HAL_RCC_OscConfig+0x4b0>)
 8007970:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007974:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007976:	f7fb ff9d 	bl	80038b4 <HAL_GetTick>
 800797a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800797c:	e008      	b.n	8007990 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800797e:	f7fb ff99 	bl	80038b4 <HAL_GetTick>
 8007982:	4602      	mov	r2, r0
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	1ad3      	subs	r3, r2, r3
 8007988:	2b02      	cmp	r3, #2
 800798a:	d901      	bls.n	8007990 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800798c:	2303      	movs	r3, #3
 800798e:	e118      	b.n	8007bc2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007990:	4b6c      	ldr	r3, [pc, #432]	@ (8007b44 <HAL_RCC_OscConfig+0x4b0>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007998:	2b00      	cmp	r3, #0
 800799a:	d0f0      	beq.n	800797e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	689b      	ldr	r3, [r3, #8]
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	d106      	bne.n	80079b2 <HAL_RCC_OscConfig+0x31e>
 80079a4:	4b66      	ldr	r3, [pc, #408]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 80079a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079a8:	4a65      	ldr	r2, [pc, #404]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 80079aa:	f043 0301 	orr.w	r3, r3, #1
 80079ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80079b0:	e01c      	b.n	80079ec <HAL_RCC_OscConfig+0x358>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	2b05      	cmp	r3, #5
 80079b8:	d10c      	bne.n	80079d4 <HAL_RCC_OscConfig+0x340>
 80079ba:	4b61      	ldr	r3, [pc, #388]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 80079bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079be:	4a60      	ldr	r2, [pc, #384]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 80079c0:	f043 0304 	orr.w	r3, r3, #4
 80079c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80079c6:	4b5e      	ldr	r3, [pc, #376]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 80079c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079ca:	4a5d      	ldr	r2, [pc, #372]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 80079cc:	f043 0301 	orr.w	r3, r3, #1
 80079d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80079d2:	e00b      	b.n	80079ec <HAL_RCC_OscConfig+0x358>
 80079d4:	4b5a      	ldr	r3, [pc, #360]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 80079d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079d8:	4a59      	ldr	r2, [pc, #356]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 80079da:	f023 0301 	bic.w	r3, r3, #1
 80079de:	6713      	str	r3, [r2, #112]	@ 0x70
 80079e0:	4b57      	ldr	r3, [pc, #348]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 80079e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079e4:	4a56      	ldr	r2, [pc, #344]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 80079e6:	f023 0304 	bic.w	r3, r3, #4
 80079ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	689b      	ldr	r3, [r3, #8]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d015      	beq.n	8007a20 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80079f4:	f7fb ff5e 	bl	80038b4 <HAL_GetTick>
 80079f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80079fa:	e00a      	b.n	8007a12 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079fc:	f7fb ff5a 	bl	80038b4 <HAL_GetTick>
 8007a00:	4602      	mov	r2, r0
 8007a02:	693b      	ldr	r3, [r7, #16]
 8007a04:	1ad3      	subs	r3, r2, r3
 8007a06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d901      	bls.n	8007a12 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8007a0e:	2303      	movs	r3, #3
 8007a10:	e0d7      	b.n	8007bc2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a12:	4b4b      	ldr	r3, [pc, #300]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 8007a14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a16:	f003 0302 	and.w	r3, r3, #2
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d0ee      	beq.n	80079fc <HAL_RCC_OscConfig+0x368>
 8007a1e:	e014      	b.n	8007a4a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a20:	f7fb ff48 	bl	80038b4 <HAL_GetTick>
 8007a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007a26:	e00a      	b.n	8007a3e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a28:	f7fb ff44 	bl	80038b4 <HAL_GetTick>
 8007a2c:	4602      	mov	r2, r0
 8007a2e:	693b      	ldr	r3, [r7, #16]
 8007a30:	1ad3      	subs	r3, r2, r3
 8007a32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d901      	bls.n	8007a3e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8007a3a:	2303      	movs	r3, #3
 8007a3c:	e0c1      	b.n	8007bc2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007a3e:	4b40      	ldr	r3, [pc, #256]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 8007a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a42:	f003 0302 	and.w	r3, r3, #2
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d1ee      	bne.n	8007a28 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007a4a:	7dfb      	ldrb	r3, [r7, #23]
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d105      	bne.n	8007a5c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007a50:	4b3b      	ldr	r3, [pc, #236]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 8007a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a54:	4a3a      	ldr	r2, [pc, #232]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 8007a56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007a5a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	699b      	ldr	r3, [r3, #24]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	f000 80ad 	beq.w	8007bc0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007a66:	4b36      	ldr	r3, [pc, #216]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	f003 030c 	and.w	r3, r3, #12
 8007a6e:	2b08      	cmp	r3, #8
 8007a70:	d060      	beq.n	8007b34 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	699b      	ldr	r3, [r3, #24]
 8007a76:	2b02      	cmp	r3, #2
 8007a78:	d145      	bne.n	8007b06 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a7a:	4b33      	ldr	r3, [pc, #204]	@ (8007b48 <HAL_RCC_OscConfig+0x4b4>)
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a80:	f7fb ff18 	bl	80038b4 <HAL_GetTick>
 8007a84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a86:	e008      	b.n	8007a9a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a88:	f7fb ff14 	bl	80038b4 <HAL_GetTick>
 8007a8c:	4602      	mov	r2, r0
 8007a8e:	693b      	ldr	r3, [r7, #16]
 8007a90:	1ad3      	subs	r3, r2, r3
 8007a92:	2b02      	cmp	r3, #2
 8007a94:	d901      	bls.n	8007a9a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8007a96:	2303      	movs	r3, #3
 8007a98:	e093      	b.n	8007bc2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a9a:	4b29      	ldr	r3, [pc, #164]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d1f0      	bne.n	8007a88 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	69da      	ldr	r2, [r3, #28]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6a1b      	ldr	r3, [r3, #32]
 8007aae:	431a      	orrs	r2, r3
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ab4:	019b      	lsls	r3, r3, #6
 8007ab6:	431a      	orrs	r2, r3
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007abc:	085b      	lsrs	r3, r3, #1
 8007abe:	3b01      	subs	r3, #1
 8007ac0:	041b      	lsls	r3, r3, #16
 8007ac2:	431a      	orrs	r2, r3
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ac8:	061b      	lsls	r3, r3, #24
 8007aca:	431a      	orrs	r2, r3
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ad0:	071b      	lsls	r3, r3, #28
 8007ad2:	491b      	ldr	r1, [pc, #108]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 8007ad4:	4313      	orrs	r3, r2
 8007ad6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007ad8:	4b1b      	ldr	r3, [pc, #108]	@ (8007b48 <HAL_RCC_OscConfig+0x4b4>)
 8007ada:	2201      	movs	r2, #1
 8007adc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ade:	f7fb fee9 	bl	80038b4 <HAL_GetTick>
 8007ae2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ae4:	e008      	b.n	8007af8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007ae6:	f7fb fee5 	bl	80038b4 <HAL_GetTick>
 8007aea:	4602      	mov	r2, r0
 8007aec:	693b      	ldr	r3, [r7, #16]
 8007aee:	1ad3      	subs	r3, r2, r3
 8007af0:	2b02      	cmp	r3, #2
 8007af2:	d901      	bls.n	8007af8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007af4:	2303      	movs	r3, #3
 8007af6:	e064      	b.n	8007bc2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007af8:	4b11      	ldr	r3, [pc, #68]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d0f0      	beq.n	8007ae6 <HAL_RCC_OscConfig+0x452>
 8007b04:	e05c      	b.n	8007bc0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b06:	4b10      	ldr	r3, [pc, #64]	@ (8007b48 <HAL_RCC_OscConfig+0x4b4>)
 8007b08:	2200      	movs	r2, #0
 8007b0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b0c:	f7fb fed2 	bl	80038b4 <HAL_GetTick>
 8007b10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b12:	e008      	b.n	8007b26 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b14:	f7fb fece 	bl	80038b4 <HAL_GetTick>
 8007b18:	4602      	mov	r2, r0
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	1ad3      	subs	r3, r2, r3
 8007b1e:	2b02      	cmp	r3, #2
 8007b20:	d901      	bls.n	8007b26 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8007b22:	2303      	movs	r3, #3
 8007b24:	e04d      	b.n	8007bc2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b26:	4b06      	ldr	r3, [pc, #24]	@ (8007b40 <HAL_RCC_OscConfig+0x4ac>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d1f0      	bne.n	8007b14 <HAL_RCC_OscConfig+0x480>
 8007b32:	e045      	b.n	8007bc0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	699b      	ldr	r3, [r3, #24]
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	d107      	bne.n	8007b4c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	e040      	b.n	8007bc2 <HAL_RCC_OscConfig+0x52e>
 8007b40:	40023800 	.word	0x40023800
 8007b44:	40007000 	.word	0x40007000
 8007b48:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007b4c:	4b1f      	ldr	r3, [pc, #124]	@ (8007bcc <HAL_RCC_OscConfig+0x538>)
 8007b4e:	685b      	ldr	r3, [r3, #4]
 8007b50:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	699b      	ldr	r3, [r3, #24]
 8007b56:	2b01      	cmp	r3, #1
 8007b58:	d030      	beq.n	8007bbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007b64:	429a      	cmp	r2, r3
 8007b66:	d129      	bne.n	8007bbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b72:	429a      	cmp	r2, r3
 8007b74:	d122      	bne.n	8007bbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007b76:	68fa      	ldr	r2, [r7, #12]
 8007b78:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	687a      	ldr	r2, [r7, #4]
 8007b80:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007b82:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d119      	bne.n	8007bbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b92:	085b      	lsrs	r3, r3, #1
 8007b94:	3b01      	subs	r3, #1
 8007b96:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007b98:	429a      	cmp	r2, r3
 8007b9a:	d10f      	bne.n	8007bbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ba6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	d107      	bne.n	8007bbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bb6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007bb8:	429a      	cmp	r2, r3
 8007bba:	d001      	beq.n	8007bc0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	e000      	b.n	8007bc2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8007bc0:	2300      	movs	r3, #0
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	3718      	adds	r7, #24
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}
 8007bca:	bf00      	nop
 8007bcc:	40023800 	.word	0x40023800

08007bd0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b082      	sub	sp, #8
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d101      	bne.n	8007be2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007bde:	2301      	movs	r3, #1
 8007be0:	e041      	b.n	8007c66 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007be8:	b2db      	uxtb	r3, r3
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d106      	bne.n	8007bfc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f7fb fd2a 	bl	8003650 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2202      	movs	r2, #2
 8007c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681a      	ldr	r2, [r3, #0]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	3304      	adds	r3, #4
 8007c0c:	4619      	mov	r1, r3
 8007c0e:	4610      	mov	r0, r2
 8007c10:	f000 faac 	bl	800816c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2201      	movs	r2, #1
 8007c18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2201      	movs	r2, #1
 8007c28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2201      	movs	r2, #1
 8007c30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2201      	movs	r2, #1
 8007c38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2201      	movs	r2, #1
 8007c40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2201      	movs	r2, #1
 8007c48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2201      	movs	r2, #1
 8007c50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2201      	movs	r2, #1
 8007c58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2201      	movs	r2, #1
 8007c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007c64:	2300      	movs	r3, #0
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3708      	adds	r7, #8
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}
	...

08007c70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b085      	sub	sp, #20
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c7e:	b2db      	uxtb	r3, r3
 8007c80:	2b01      	cmp	r3, #1
 8007c82:	d001      	beq.n	8007c88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007c84:	2301      	movs	r3, #1
 8007c86:	e04e      	b.n	8007d26 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2202      	movs	r2, #2
 8007c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	68da      	ldr	r2, [r3, #12]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f042 0201 	orr.w	r2, r2, #1
 8007c9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4a23      	ldr	r2, [pc, #140]	@ (8007d34 <HAL_TIM_Base_Start_IT+0xc4>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d022      	beq.n	8007cf0 <HAL_TIM_Base_Start_IT+0x80>
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cb2:	d01d      	beq.n	8007cf0 <HAL_TIM_Base_Start_IT+0x80>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	4a1f      	ldr	r2, [pc, #124]	@ (8007d38 <HAL_TIM_Base_Start_IT+0xc8>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d018      	beq.n	8007cf0 <HAL_TIM_Base_Start_IT+0x80>
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	4a1e      	ldr	r2, [pc, #120]	@ (8007d3c <HAL_TIM_Base_Start_IT+0xcc>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d013      	beq.n	8007cf0 <HAL_TIM_Base_Start_IT+0x80>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	4a1c      	ldr	r2, [pc, #112]	@ (8007d40 <HAL_TIM_Base_Start_IT+0xd0>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d00e      	beq.n	8007cf0 <HAL_TIM_Base_Start_IT+0x80>
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	4a1b      	ldr	r2, [pc, #108]	@ (8007d44 <HAL_TIM_Base_Start_IT+0xd4>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d009      	beq.n	8007cf0 <HAL_TIM_Base_Start_IT+0x80>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4a19      	ldr	r2, [pc, #100]	@ (8007d48 <HAL_TIM_Base_Start_IT+0xd8>)
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d004      	beq.n	8007cf0 <HAL_TIM_Base_Start_IT+0x80>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4a18      	ldr	r2, [pc, #96]	@ (8007d4c <HAL_TIM_Base_Start_IT+0xdc>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d111      	bne.n	8007d14 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	689b      	ldr	r3, [r3, #8]
 8007cf6:	f003 0307 	and.w	r3, r3, #7
 8007cfa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	2b06      	cmp	r3, #6
 8007d00:	d010      	beq.n	8007d24 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	681a      	ldr	r2, [r3, #0]
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f042 0201 	orr.w	r2, r2, #1
 8007d10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d12:	e007      	b.n	8007d24 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	681a      	ldr	r2, [r3, #0]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f042 0201 	orr.w	r2, r2, #1
 8007d22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007d24:	2300      	movs	r3, #0
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3714      	adds	r7, #20
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d30:	4770      	bx	lr
 8007d32:	bf00      	nop
 8007d34:	40010000 	.word	0x40010000
 8007d38:	40000400 	.word	0x40000400
 8007d3c:	40000800 	.word	0x40000800
 8007d40:	40000c00 	.word	0x40000c00
 8007d44:	40010400 	.word	0x40010400
 8007d48:	40014000 	.word	0x40014000
 8007d4c:	40001800 	.word	0x40001800

08007d50 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b083      	sub	sp, #12
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	68da      	ldr	r2, [r3, #12]
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f022 0201 	bic.w	r2, r2, #1
 8007d66:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	6a1a      	ldr	r2, [r3, #32]
 8007d6e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007d72:	4013      	ands	r3, r2
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d10f      	bne.n	8007d98 <HAL_TIM_Base_Stop_IT+0x48>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	6a1a      	ldr	r2, [r3, #32]
 8007d7e:	f240 4344 	movw	r3, #1092	@ 0x444
 8007d82:	4013      	ands	r3, r2
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d107      	bne.n	8007d98 <HAL_TIM_Base_Stop_IT+0x48>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f022 0201 	bic.w	r2, r2, #1
 8007d96:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8007da0:	2300      	movs	r3, #0
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	370c      	adds	r7, #12
 8007da6:	46bd      	mov	sp, r7
 8007da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dac:	4770      	bx	lr

08007dae <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007dae:	b580      	push	{r7, lr}
 8007db0:	b084      	sub	sp, #16
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	68db      	ldr	r3, [r3, #12]
 8007dbc:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	691b      	ldr	r3, [r3, #16]
 8007dc4:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007dc6:	68bb      	ldr	r3, [r7, #8]
 8007dc8:	f003 0302 	and.w	r3, r3, #2
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d020      	beq.n	8007e12 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	f003 0302 	and.w	r3, r3, #2
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d01b      	beq.n	8007e12 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f06f 0202 	mvn.w	r2, #2
 8007de2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2201      	movs	r2, #1
 8007de8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	699b      	ldr	r3, [r3, #24]
 8007df0:	f003 0303 	and.w	r3, r3, #3
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d003      	beq.n	8007e00 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f000 f999 	bl	8008130 <HAL_TIM_IC_CaptureCallback>
 8007dfe:	e005      	b.n	8007e0c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f000 f98b 	bl	800811c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	f000 f99c 	bl	8008144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	f003 0304 	and.w	r3, r3, #4
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d020      	beq.n	8007e5e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	f003 0304 	and.w	r3, r3, #4
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d01b      	beq.n	8007e5e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f06f 0204 	mvn.w	r2, #4
 8007e2e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2202      	movs	r2, #2
 8007e34:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	699b      	ldr	r3, [r3, #24]
 8007e3c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d003      	beq.n	8007e4c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f000 f973 	bl	8008130 <HAL_TIM_IC_CaptureCallback>
 8007e4a:	e005      	b.n	8007e58 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e4c:	6878      	ldr	r0, [r7, #4]
 8007e4e:	f000 f965 	bl	800811c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f000 f976 	bl	8008144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	f003 0308 	and.w	r3, r3, #8
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d020      	beq.n	8007eaa <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	f003 0308 	and.w	r3, r3, #8
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d01b      	beq.n	8007eaa <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f06f 0208 	mvn.w	r2, #8
 8007e7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2204      	movs	r2, #4
 8007e80:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	69db      	ldr	r3, [r3, #28]
 8007e88:	f003 0303 	and.w	r3, r3, #3
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d003      	beq.n	8007e98 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e90:	6878      	ldr	r0, [r7, #4]
 8007e92:	f000 f94d 	bl	8008130 <HAL_TIM_IC_CaptureCallback>
 8007e96:	e005      	b.n	8007ea4 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f000 f93f 	bl	800811c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f000 f950 	bl	8008144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	f003 0310 	and.w	r3, r3, #16
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d020      	beq.n	8007ef6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	f003 0310 	and.w	r3, r3, #16
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d01b      	beq.n	8007ef6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f06f 0210 	mvn.w	r2, #16
 8007ec6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2208      	movs	r2, #8
 8007ecc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	69db      	ldr	r3, [r3, #28]
 8007ed4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d003      	beq.n	8007ee4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f000 f927 	bl	8008130 <HAL_TIM_IC_CaptureCallback>
 8007ee2:	e005      	b.n	8007ef0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ee4:	6878      	ldr	r0, [r7, #4]
 8007ee6:	f000 f919 	bl	800811c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007eea:	6878      	ldr	r0, [r7, #4]
 8007eec:	f000 f92a 	bl	8008144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	f003 0301 	and.w	r3, r3, #1
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d00c      	beq.n	8007f1a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	f003 0301 	and.w	r3, r3, #1
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d007      	beq.n	8007f1a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f06f 0201 	mvn.w	r2, #1
 8007f12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007f14:	6878      	ldr	r0, [r7, #4]
 8007f16:	f7f8 ffaf 	bl	8000e78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d00c      	beq.n	8007f3e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d007      	beq.n	8007f3e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007f36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f000 fadd 	bl	80084f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d00c      	beq.n	8007f62 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d007      	beq.n	8007f62 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007f5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f000 f8fb 	bl	8008158 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	f003 0320 	and.w	r3, r3, #32
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d00c      	beq.n	8007f86 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	f003 0320 	and.w	r3, r3, #32
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d007      	beq.n	8007f86 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f06f 0220 	mvn.w	r2, #32
 8007f7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	f000 faaf 	bl	80084e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007f86:	bf00      	nop
 8007f88:	3710      	adds	r7, #16
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}

08007f8e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007f8e:	b580      	push	{r7, lr}
 8007f90:	b084      	sub	sp, #16
 8007f92:	af00      	add	r7, sp, #0
 8007f94:	6078      	str	r0, [r7, #4]
 8007f96:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007f98:	2300      	movs	r3, #0
 8007f9a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007fa2:	2b01      	cmp	r3, #1
 8007fa4:	d101      	bne.n	8007faa <HAL_TIM_ConfigClockSource+0x1c>
 8007fa6:	2302      	movs	r3, #2
 8007fa8:	e0b4      	b.n	8008114 <HAL_TIM_ConfigClockSource+0x186>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2201      	movs	r2, #1
 8007fae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2202      	movs	r2, #2
 8007fb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007fc8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007fd0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	68ba      	ldr	r2, [r7, #8]
 8007fd8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007fe2:	d03e      	beq.n	8008062 <HAL_TIM_ConfigClockSource+0xd4>
 8007fe4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007fe8:	f200 8087 	bhi.w	80080fa <HAL_TIM_ConfigClockSource+0x16c>
 8007fec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ff0:	f000 8086 	beq.w	8008100 <HAL_TIM_ConfigClockSource+0x172>
 8007ff4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ff8:	d87f      	bhi.n	80080fa <HAL_TIM_ConfigClockSource+0x16c>
 8007ffa:	2b70      	cmp	r3, #112	@ 0x70
 8007ffc:	d01a      	beq.n	8008034 <HAL_TIM_ConfigClockSource+0xa6>
 8007ffe:	2b70      	cmp	r3, #112	@ 0x70
 8008000:	d87b      	bhi.n	80080fa <HAL_TIM_ConfigClockSource+0x16c>
 8008002:	2b60      	cmp	r3, #96	@ 0x60
 8008004:	d050      	beq.n	80080a8 <HAL_TIM_ConfigClockSource+0x11a>
 8008006:	2b60      	cmp	r3, #96	@ 0x60
 8008008:	d877      	bhi.n	80080fa <HAL_TIM_ConfigClockSource+0x16c>
 800800a:	2b50      	cmp	r3, #80	@ 0x50
 800800c:	d03c      	beq.n	8008088 <HAL_TIM_ConfigClockSource+0xfa>
 800800e:	2b50      	cmp	r3, #80	@ 0x50
 8008010:	d873      	bhi.n	80080fa <HAL_TIM_ConfigClockSource+0x16c>
 8008012:	2b40      	cmp	r3, #64	@ 0x40
 8008014:	d058      	beq.n	80080c8 <HAL_TIM_ConfigClockSource+0x13a>
 8008016:	2b40      	cmp	r3, #64	@ 0x40
 8008018:	d86f      	bhi.n	80080fa <HAL_TIM_ConfigClockSource+0x16c>
 800801a:	2b30      	cmp	r3, #48	@ 0x30
 800801c:	d064      	beq.n	80080e8 <HAL_TIM_ConfigClockSource+0x15a>
 800801e:	2b30      	cmp	r3, #48	@ 0x30
 8008020:	d86b      	bhi.n	80080fa <HAL_TIM_ConfigClockSource+0x16c>
 8008022:	2b20      	cmp	r3, #32
 8008024:	d060      	beq.n	80080e8 <HAL_TIM_ConfigClockSource+0x15a>
 8008026:	2b20      	cmp	r3, #32
 8008028:	d867      	bhi.n	80080fa <HAL_TIM_ConfigClockSource+0x16c>
 800802a:	2b00      	cmp	r3, #0
 800802c:	d05c      	beq.n	80080e8 <HAL_TIM_ConfigClockSource+0x15a>
 800802e:	2b10      	cmp	r3, #16
 8008030:	d05a      	beq.n	80080e8 <HAL_TIM_ConfigClockSource+0x15a>
 8008032:	e062      	b.n	80080fa <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008044:	f000 f9b2 	bl	80083ac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	689b      	ldr	r3, [r3, #8]
 800804e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008056:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	68ba      	ldr	r2, [r7, #8]
 800805e:	609a      	str	r2, [r3, #8]
      break;
 8008060:	e04f      	b.n	8008102 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008072:	f000 f99b 	bl	80083ac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	689a      	ldr	r2, [r3, #8]
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008084:	609a      	str	r2, [r3, #8]
      break;
 8008086:	e03c      	b.n	8008102 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008094:	461a      	mov	r2, r3
 8008096:	f000 f90f 	bl	80082b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	2150      	movs	r1, #80	@ 0x50
 80080a0:	4618      	mov	r0, r3
 80080a2:	f000 f968 	bl	8008376 <TIM_ITRx_SetConfig>
      break;
 80080a6:	e02c      	b.n	8008102 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80080b4:	461a      	mov	r2, r3
 80080b6:	f000 f92e 	bl	8008316 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	2160      	movs	r1, #96	@ 0x60
 80080c0:	4618      	mov	r0, r3
 80080c2:	f000 f958 	bl	8008376 <TIM_ITRx_SetConfig>
      break;
 80080c6:	e01c      	b.n	8008102 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80080d4:	461a      	mov	r2, r3
 80080d6:	f000 f8ef 	bl	80082b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	2140      	movs	r1, #64	@ 0x40
 80080e0:	4618      	mov	r0, r3
 80080e2:	f000 f948 	bl	8008376 <TIM_ITRx_SetConfig>
      break;
 80080e6:	e00c      	b.n	8008102 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681a      	ldr	r2, [r3, #0]
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4619      	mov	r1, r3
 80080f2:	4610      	mov	r0, r2
 80080f4:	f000 f93f 	bl	8008376 <TIM_ITRx_SetConfig>
      break;
 80080f8:	e003      	b.n	8008102 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80080fa:	2301      	movs	r3, #1
 80080fc:	73fb      	strb	r3, [r7, #15]
      break;
 80080fe:	e000      	b.n	8008102 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008100:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2201      	movs	r2, #1
 8008106:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	2200      	movs	r2, #0
 800810e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008112:	7bfb      	ldrb	r3, [r7, #15]
}
 8008114:	4618      	mov	r0, r3
 8008116:	3710      	adds	r7, #16
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}

0800811c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800811c:	b480      	push	{r7}
 800811e:	b083      	sub	sp, #12
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008124:	bf00      	nop
 8008126:	370c      	adds	r7, #12
 8008128:	46bd      	mov	sp, r7
 800812a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812e:	4770      	bx	lr

08008130 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008130:	b480      	push	{r7}
 8008132:	b083      	sub	sp, #12
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008138:	bf00      	nop
 800813a:	370c      	adds	r7, #12
 800813c:	46bd      	mov	sp, r7
 800813e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008142:	4770      	bx	lr

08008144 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008144:	b480      	push	{r7}
 8008146:	b083      	sub	sp, #12
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800814c:	bf00      	nop
 800814e:	370c      	adds	r7, #12
 8008150:	46bd      	mov	sp, r7
 8008152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008156:	4770      	bx	lr

08008158 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008158:	b480      	push	{r7}
 800815a:	b083      	sub	sp, #12
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008160:	bf00      	nop
 8008162:	370c      	adds	r7, #12
 8008164:	46bd      	mov	sp, r7
 8008166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816a:	4770      	bx	lr

0800816c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800816c:	b480      	push	{r7}
 800816e:	b085      	sub	sp, #20
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
 8008174:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	4a43      	ldr	r2, [pc, #268]	@ (800828c <TIM_Base_SetConfig+0x120>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d013      	beq.n	80081ac <TIM_Base_SetConfig+0x40>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800818a:	d00f      	beq.n	80081ac <TIM_Base_SetConfig+0x40>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	4a40      	ldr	r2, [pc, #256]	@ (8008290 <TIM_Base_SetConfig+0x124>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d00b      	beq.n	80081ac <TIM_Base_SetConfig+0x40>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	4a3f      	ldr	r2, [pc, #252]	@ (8008294 <TIM_Base_SetConfig+0x128>)
 8008198:	4293      	cmp	r3, r2
 800819a:	d007      	beq.n	80081ac <TIM_Base_SetConfig+0x40>
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	4a3e      	ldr	r2, [pc, #248]	@ (8008298 <TIM_Base_SetConfig+0x12c>)
 80081a0:	4293      	cmp	r3, r2
 80081a2:	d003      	beq.n	80081ac <TIM_Base_SetConfig+0x40>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	4a3d      	ldr	r2, [pc, #244]	@ (800829c <TIM_Base_SetConfig+0x130>)
 80081a8:	4293      	cmp	r3, r2
 80081aa:	d108      	bne.n	80081be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	685b      	ldr	r3, [r3, #4]
 80081b8:	68fa      	ldr	r2, [r7, #12]
 80081ba:	4313      	orrs	r3, r2
 80081bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	4a32      	ldr	r2, [pc, #200]	@ (800828c <TIM_Base_SetConfig+0x120>)
 80081c2:	4293      	cmp	r3, r2
 80081c4:	d02b      	beq.n	800821e <TIM_Base_SetConfig+0xb2>
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081cc:	d027      	beq.n	800821e <TIM_Base_SetConfig+0xb2>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	4a2f      	ldr	r2, [pc, #188]	@ (8008290 <TIM_Base_SetConfig+0x124>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d023      	beq.n	800821e <TIM_Base_SetConfig+0xb2>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	4a2e      	ldr	r2, [pc, #184]	@ (8008294 <TIM_Base_SetConfig+0x128>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	d01f      	beq.n	800821e <TIM_Base_SetConfig+0xb2>
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	4a2d      	ldr	r2, [pc, #180]	@ (8008298 <TIM_Base_SetConfig+0x12c>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d01b      	beq.n	800821e <TIM_Base_SetConfig+0xb2>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	4a2c      	ldr	r2, [pc, #176]	@ (800829c <TIM_Base_SetConfig+0x130>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d017      	beq.n	800821e <TIM_Base_SetConfig+0xb2>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	4a2b      	ldr	r2, [pc, #172]	@ (80082a0 <TIM_Base_SetConfig+0x134>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d013      	beq.n	800821e <TIM_Base_SetConfig+0xb2>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	4a2a      	ldr	r2, [pc, #168]	@ (80082a4 <TIM_Base_SetConfig+0x138>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d00f      	beq.n	800821e <TIM_Base_SetConfig+0xb2>
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	4a29      	ldr	r2, [pc, #164]	@ (80082a8 <TIM_Base_SetConfig+0x13c>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d00b      	beq.n	800821e <TIM_Base_SetConfig+0xb2>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	4a28      	ldr	r2, [pc, #160]	@ (80082ac <TIM_Base_SetConfig+0x140>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d007      	beq.n	800821e <TIM_Base_SetConfig+0xb2>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	4a27      	ldr	r2, [pc, #156]	@ (80082b0 <TIM_Base_SetConfig+0x144>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d003      	beq.n	800821e <TIM_Base_SetConfig+0xb2>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	4a26      	ldr	r2, [pc, #152]	@ (80082b4 <TIM_Base_SetConfig+0x148>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d108      	bne.n	8008230 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008224:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	68db      	ldr	r3, [r3, #12]
 800822a:	68fa      	ldr	r2, [r7, #12]
 800822c:	4313      	orrs	r3, r2
 800822e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	695b      	ldr	r3, [r3, #20]
 800823a:	4313      	orrs	r3, r2
 800823c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	689a      	ldr	r2, [r3, #8]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	681a      	ldr	r2, [r3, #0]
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	4a0e      	ldr	r2, [pc, #56]	@ (800828c <TIM_Base_SetConfig+0x120>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d003      	beq.n	800825e <TIM_Base_SetConfig+0xf2>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	4a10      	ldr	r2, [pc, #64]	@ (800829c <TIM_Base_SetConfig+0x130>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d103      	bne.n	8008266 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	691a      	ldr	r2, [r3, #16]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f043 0204 	orr.w	r2, r3, #4
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2201      	movs	r2, #1
 8008276:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	68fa      	ldr	r2, [r7, #12]
 800827c:	601a      	str	r2, [r3, #0]
}
 800827e:	bf00      	nop
 8008280:	3714      	adds	r7, #20
 8008282:	46bd      	mov	sp, r7
 8008284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008288:	4770      	bx	lr
 800828a:	bf00      	nop
 800828c:	40010000 	.word	0x40010000
 8008290:	40000400 	.word	0x40000400
 8008294:	40000800 	.word	0x40000800
 8008298:	40000c00 	.word	0x40000c00
 800829c:	40010400 	.word	0x40010400
 80082a0:	40014000 	.word	0x40014000
 80082a4:	40014400 	.word	0x40014400
 80082a8:	40014800 	.word	0x40014800
 80082ac:	40001800 	.word	0x40001800
 80082b0:	40001c00 	.word	0x40001c00
 80082b4:	40002000 	.word	0x40002000

080082b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b087      	sub	sp, #28
 80082bc:	af00      	add	r7, sp, #0
 80082be:	60f8      	str	r0, [r7, #12]
 80082c0:	60b9      	str	r1, [r7, #8]
 80082c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	6a1b      	ldr	r3, [r3, #32]
 80082c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	6a1b      	ldr	r3, [r3, #32]
 80082ce:	f023 0201 	bic.w	r2, r3, #1
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	699b      	ldr	r3, [r3, #24]
 80082da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80082e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	011b      	lsls	r3, r3, #4
 80082e8:	693a      	ldr	r2, [r7, #16]
 80082ea:	4313      	orrs	r3, r2
 80082ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80082ee:	697b      	ldr	r3, [r7, #20]
 80082f0:	f023 030a 	bic.w	r3, r3, #10
 80082f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80082f6:	697a      	ldr	r2, [r7, #20]
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	4313      	orrs	r3, r2
 80082fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	693a      	ldr	r2, [r7, #16]
 8008302:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	697a      	ldr	r2, [r7, #20]
 8008308:	621a      	str	r2, [r3, #32]
}
 800830a:	bf00      	nop
 800830c:	371c      	adds	r7, #28
 800830e:	46bd      	mov	sp, r7
 8008310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008314:	4770      	bx	lr

08008316 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008316:	b480      	push	{r7}
 8008318:	b087      	sub	sp, #28
 800831a:	af00      	add	r7, sp, #0
 800831c:	60f8      	str	r0, [r7, #12]
 800831e:	60b9      	str	r1, [r7, #8]
 8008320:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	6a1b      	ldr	r3, [r3, #32]
 8008326:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	6a1b      	ldr	r3, [r3, #32]
 800832c:	f023 0210 	bic.w	r2, r3, #16
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	699b      	ldr	r3, [r3, #24]
 8008338:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008340:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	031b      	lsls	r3, r3, #12
 8008346:	693a      	ldr	r2, [r7, #16]
 8008348:	4313      	orrs	r3, r2
 800834a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800834c:	697b      	ldr	r3, [r7, #20]
 800834e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008352:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	011b      	lsls	r3, r3, #4
 8008358:	697a      	ldr	r2, [r7, #20]
 800835a:	4313      	orrs	r3, r2
 800835c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	693a      	ldr	r2, [r7, #16]
 8008362:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	697a      	ldr	r2, [r7, #20]
 8008368:	621a      	str	r2, [r3, #32]
}
 800836a:	bf00      	nop
 800836c:	371c      	adds	r7, #28
 800836e:	46bd      	mov	sp, r7
 8008370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008374:	4770      	bx	lr

08008376 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008376:	b480      	push	{r7}
 8008378:	b085      	sub	sp, #20
 800837a:	af00      	add	r7, sp, #0
 800837c:	6078      	str	r0, [r7, #4]
 800837e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	689b      	ldr	r3, [r3, #8]
 8008384:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800838c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800838e:	683a      	ldr	r2, [r7, #0]
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	4313      	orrs	r3, r2
 8008394:	f043 0307 	orr.w	r3, r3, #7
 8008398:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	68fa      	ldr	r2, [r7, #12]
 800839e:	609a      	str	r2, [r3, #8]
}
 80083a0:	bf00      	nop
 80083a2:	3714      	adds	r7, #20
 80083a4:	46bd      	mov	sp, r7
 80083a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083aa:	4770      	bx	lr

080083ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80083ac:	b480      	push	{r7}
 80083ae:	b087      	sub	sp, #28
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	60f8      	str	r0, [r7, #12]
 80083b4:	60b9      	str	r1, [r7, #8]
 80083b6:	607a      	str	r2, [r7, #4]
 80083b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	689b      	ldr	r3, [r3, #8]
 80083be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80083c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	021a      	lsls	r2, r3, #8
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	431a      	orrs	r2, r3
 80083d0:	68bb      	ldr	r3, [r7, #8]
 80083d2:	4313      	orrs	r3, r2
 80083d4:	697a      	ldr	r2, [r7, #20]
 80083d6:	4313      	orrs	r3, r2
 80083d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	697a      	ldr	r2, [r7, #20]
 80083de:	609a      	str	r2, [r3, #8]
}
 80083e0:	bf00      	nop
 80083e2:	371c      	adds	r7, #28
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr

080083ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b085      	sub	sp, #20
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80083fc:	2b01      	cmp	r3, #1
 80083fe:	d101      	bne.n	8008404 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008400:	2302      	movs	r3, #2
 8008402:	e05a      	b.n	80084ba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2201      	movs	r2, #1
 8008408:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2202      	movs	r2, #2
 8008410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	685b      	ldr	r3, [r3, #4]
 800841a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	689b      	ldr	r3, [r3, #8]
 8008422:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800842a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	68fa      	ldr	r2, [r7, #12]
 8008432:	4313      	orrs	r3, r2
 8008434:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	68fa      	ldr	r2, [r7, #12]
 800843c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	4a21      	ldr	r2, [pc, #132]	@ (80084c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008444:	4293      	cmp	r3, r2
 8008446:	d022      	beq.n	800848e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008450:	d01d      	beq.n	800848e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4a1d      	ldr	r2, [pc, #116]	@ (80084cc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008458:	4293      	cmp	r3, r2
 800845a:	d018      	beq.n	800848e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	4a1b      	ldr	r2, [pc, #108]	@ (80084d0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008462:	4293      	cmp	r3, r2
 8008464:	d013      	beq.n	800848e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4a1a      	ldr	r2, [pc, #104]	@ (80084d4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d00e      	beq.n	800848e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4a18      	ldr	r2, [pc, #96]	@ (80084d8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d009      	beq.n	800848e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4a17      	ldr	r2, [pc, #92]	@ (80084dc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d004      	beq.n	800848e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	4a15      	ldr	r2, [pc, #84]	@ (80084e0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d10c      	bne.n	80084a8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008494:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	685b      	ldr	r3, [r3, #4]
 800849a:	68ba      	ldr	r2, [r7, #8]
 800849c:	4313      	orrs	r3, r2
 800849e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	68ba      	ldr	r2, [r7, #8]
 80084a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2201      	movs	r2, #1
 80084ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2200      	movs	r2, #0
 80084b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80084b8:	2300      	movs	r3, #0
}
 80084ba:	4618      	mov	r0, r3
 80084bc:	3714      	adds	r7, #20
 80084be:	46bd      	mov	sp, r7
 80084c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c4:	4770      	bx	lr
 80084c6:	bf00      	nop
 80084c8:	40010000 	.word	0x40010000
 80084cc:	40000400 	.word	0x40000400
 80084d0:	40000800 	.word	0x40000800
 80084d4:	40000c00 	.word	0x40000c00
 80084d8:	40010400 	.word	0x40010400
 80084dc:	40014000 	.word	0x40014000
 80084e0:	40001800 	.word	0x40001800

080084e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b083      	sub	sp, #12
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80084ec:	bf00      	nop
 80084ee:	370c      	adds	r7, #12
 80084f0:	46bd      	mov	sp, r7
 80084f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f6:	4770      	bx	lr

080084f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80084f8:	b480      	push	{r7}
 80084fa:	b083      	sub	sp, #12
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008500:	bf00      	nop
 8008502:	370c      	adds	r7, #12
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr

0800850c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b082      	sub	sp, #8
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d101      	bne.n	800851e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800851a:	2301      	movs	r3, #1
 800851c:	e042      	b.n	80085a4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008524:	b2db      	uxtb	r3, r3
 8008526:	2b00      	cmp	r3, #0
 8008528:	d106      	bne.n	8008538 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2200      	movs	r2, #0
 800852e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f7fb f8de 	bl	80036f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2224      	movs	r2, #36	@ 0x24
 800853c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	68da      	ldr	r2, [r3, #12]
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800854e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f000 fd1b 	bl	8008f8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	691a      	ldr	r2, [r3, #16]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008564:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	695a      	ldr	r2, [r3, #20]
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008574:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	68da      	ldr	r2, [r3, #12]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008584:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2200      	movs	r2, #0
 800858a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2220      	movs	r2, #32
 8008590:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2220      	movs	r2, #32
 8008598:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2200      	movs	r2, #0
 80085a0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80085a2:	2300      	movs	r3, #0
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3708      	adds	r7, #8
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}

080085ac <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80085ac:	b480      	push	{r7}
 80085ae:	b085      	sub	sp, #20
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	60f8      	str	r0, [r7, #12]
 80085b4:	60b9      	str	r1, [r7, #8]
 80085b6:	4613      	mov	r3, r2
 80085b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80085c0:	b2db      	uxtb	r3, r3
 80085c2:	2b20      	cmp	r3, #32
 80085c4:	d121      	bne.n	800860a <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d002      	beq.n	80085d2 <HAL_UART_Transmit_IT+0x26>
 80085cc:	88fb      	ldrh	r3, [r7, #6]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d101      	bne.n	80085d6 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80085d2:	2301      	movs	r3, #1
 80085d4:	e01a      	b.n	800860c <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	68ba      	ldr	r2, [r7, #8]
 80085da:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	88fa      	ldrh	r2, [r7, #6]
 80085e0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	88fa      	ldrh	r2, [r7, #6]
 80085e6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2200      	movs	r2, #0
 80085ec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	2221      	movs	r2, #33	@ 0x21
 80085f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	68da      	ldr	r2, [r3, #12]
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008604:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8008606:	2300      	movs	r3, #0
 8008608:	e000      	b.n	800860c <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800860a:	2302      	movs	r3, #2
  }
}
 800860c:	4618      	mov	r0, r3
 800860e:	3714      	adds	r7, #20
 8008610:	46bd      	mov	sp, r7
 8008612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008616:	4770      	bx	lr

08008618 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b084      	sub	sp, #16
 800861c:	af00      	add	r7, sp, #0
 800861e:	60f8      	str	r0, [r7, #12]
 8008620:	60b9      	str	r1, [r7, #8]
 8008622:	4613      	mov	r3, r2
 8008624:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800862c:	b2db      	uxtb	r3, r3
 800862e:	2b20      	cmp	r3, #32
 8008630:	d112      	bne.n	8008658 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d002      	beq.n	800863e <HAL_UART_Receive_IT+0x26>
 8008638:	88fb      	ldrh	r3, [r7, #6]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d101      	bne.n	8008642 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800863e:	2301      	movs	r3, #1
 8008640:	e00b      	b.n	800865a <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	2200      	movs	r2, #0
 8008646:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008648:	88fb      	ldrh	r3, [r7, #6]
 800864a:	461a      	mov	r2, r3
 800864c:	68b9      	ldr	r1, [r7, #8]
 800864e:	68f8      	ldr	r0, [r7, #12]
 8008650:	f000 fac8 	bl	8008be4 <UART_Start_Receive_IT>
 8008654:	4603      	mov	r3, r0
 8008656:	e000      	b.n	800865a <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008658:	2302      	movs	r3, #2
  }
}
 800865a:	4618      	mov	r0, r3
 800865c:	3710      	adds	r7, #16
 800865e:	46bd      	mov	sp, r7
 8008660:	bd80      	pop	{r7, pc}
	...

08008664 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b0ba      	sub	sp, #232	@ 0xe8
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	68db      	ldr	r3, [r3, #12]
 800867c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	695b      	ldr	r3, [r3, #20]
 8008686:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800868a:	2300      	movs	r3, #0
 800868c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008690:	2300      	movs	r3, #0
 8008692:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008696:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800869a:	f003 030f 	and.w	r3, r3, #15
 800869e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80086a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d10f      	bne.n	80086ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80086aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086ae:	f003 0320 	and.w	r3, r3, #32
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d009      	beq.n	80086ca <HAL_UART_IRQHandler+0x66>
 80086b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086ba:	f003 0320 	and.w	r3, r3, #32
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d003      	beq.n	80086ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f000 fba4 	bl	8008e10 <UART_Receive_IT>
      return;
 80086c8:	e273      	b.n	8008bb2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80086ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	f000 80de 	beq.w	8008890 <HAL_UART_IRQHandler+0x22c>
 80086d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086d8:	f003 0301 	and.w	r3, r3, #1
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d106      	bne.n	80086ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80086e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086e4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	f000 80d1 	beq.w	8008890 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80086ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086f2:	f003 0301 	and.w	r3, r3, #1
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d00b      	beq.n	8008712 <HAL_UART_IRQHandler+0xae>
 80086fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008702:	2b00      	cmp	r3, #0
 8008704:	d005      	beq.n	8008712 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800870a:	f043 0201 	orr.w	r2, r3, #1
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008712:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008716:	f003 0304 	and.w	r3, r3, #4
 800871a:	2b00      	cmp	r3, #0
 800871c:	d00b      	beq.n	8008736 <HAL_UART_IRQHandler+0xd2>
 800871e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008722:	f003 0301 	and.w	r3, r3, #1
 8008726:	2b00      	cmp	r3, #0
 8008728:	d005      	beq.n	8008736 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800872e:	f043 0202 	orr.w	r2, r3, #2
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008736:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800873a:	f003 0302 	and.w	r3, r3, #2
 800873e:	2b00      	cmp	r3, #0
 8008740:	d00b      	beq.n	800875a <HAL_UART_IRQHandler+0xf6>
 8008742:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008746:	f003 0301 	and.w	r3, r3, #1
 800874a:	2b00      	cmp	r3, #0
 800874c:	d005      	beq.n	800875a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008752:	f043 0204 	orr.w	r2, r3, #4
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800875a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800875e:	f003 0308 	and.w	r3, r3, #8
 8008762:	2b00      	cmp	r3, #0
 8008764:	d011      	beq.n	800878a <HAL_UART_IRQHandler+0x126>
 8008766:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800876a:	f003 0320 	and.w	r3, r3, #32
 800876e:	2b00      	cmp	r3, #0
 8008770:	d105      	bne.n	800877e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008772:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008776:	f003 0301 	and.w	r3, r3, #1
 800877a:	2b00      	cmp	r3, #0
 800877c:	d005      	beq.n	800878a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008782:	f043 0208 	orr.w	r2, r3, #8
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800878e:	2b00      	cmp	r3, #0
 8008790:	f000 820a 	beq.w	8008ba8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008798:	f003 0320 	and.w	r3, r3, #32
 800879c:	2b00      	cmp	r3, #0
 800879e:	d008      	beq.n	80087b2 <HAL_UART_IRQHandler+0x14e>
 80087a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087a4:	f003 0320 	and.w	r3, r3, #32
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d002      	beq.n	80087b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80087ac:	6878      	ldr	r0, [r7, #4]
 80087ae:	f000 fb2f 	bl	8008e10 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	695b      	ldr	r3, [r3, #20]
 80087b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087bc:	2b40      	cmp	r3, #64	@ 0x40
 80087be:	bf0c      	ite	eq
 80087c0:	2301      	moveq	r3, #1
 80087c2:	2300      	movne	r3, #0
 80087c4:	b2db      	uxtb	r3, r3
 80087c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087ce:	f003 0308 	and.w	r3, r3, #8
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d103      	bne.n	80087de <HAL_UART_IRQHandler+0x17a>
 80087d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d04f      	beq.n	800887e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80087de:	6878      	ldr	r0, [r7, #4]
 80087e0:	f000 fa3a 	bl	8008c58 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	695b      	ldr	r3, [r3, #20]
 80087ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087ee:	2b40      	cmp	r3, #64	@ 0x40
 80087f0:	d141      	bne.n	8008876 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	3314      	adds	r3, #20
 80087f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008800:	e853 3f00 	ldrex	r3, [r3]
 8008804:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008808:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800880c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008810:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	3314      	adds	r3, #20
 800881a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800881e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008822:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008826:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800882a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800882e:	e841 2300 	strex	r3, r2, [r1]
 8008832:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008836:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800883a:	2b00      	cmp	r3, #0
 800883c:	d1d9      	bne.n	80087f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008842:	2b00      	cmp	r3, #0
 8008844:	d013      	beq.n	800886e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800884a:	4a8a      	ldr	r2, [pc, #552]	@ (8008a74 <HAL_UART_IRQHandler+0x410>)
 800884c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008852:	4618      	mov	r0, r3
 8008854:	f7fb fac2 	bl	8003ddc <HAL_DMA_Abort_IT>
 8008858:	4603      	mov	r3, r0
 800885a:	2b00      	cmp	r3, #0
 800885c:	d016      	beq.n	800888c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008862:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008864:	687a      	ldr	r2, [r7, #4]
 8008866:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008868:	4610      	mov	r0, r2
 800886a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800886c:	e00e      	b.n	800888c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	f000 f9a2 	bl	8008bb8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008874:	e00a      	b.n	800888c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f000 f99e 	bl	8008bb8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800887c:	e006      	b.n	800888c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f000 f99a 	bl	8008bb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2200      	movs	r2, #0
 8008888:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800888a:	e18d      	b.n	8008ba8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800888c:	bf00      	nop
    return;
 800888e:	e18b      	b.n	8008ba8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008894:	2b01      	cmp	r3, #1
 8008896:	f040 8167 	bne.w	8008b68 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800889a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800889e:	f003 0310 	and.w	r3, r3, #16
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	f000 8160 	beq.w	8008b68 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80088a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088ac:	f003 0310 	and.w	r3, r3, #16
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	f000 8159 	beq.w	8008b68 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80088b6:	2300      	movs	r3, #0
 80088b8:	60bb      	str	r3, [r7, #8]
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	60bb      	str	r3, [r7, #8]
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	60bb      	str	r3, [r7, #8]
 80088ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	695b      	ldr	r3, [r3, #20]
 80088d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088d6:	2b40      	cmp	r3, #64	@ 0x40
 80088d8:	f040 80ce 	bne.w	8008a78 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	685b      	ldr	r3, [r3, #4]
 80088e4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80088e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	f000 80a9 	beq.w	8008a44 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80088f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80088fa:	429a      	cmp	r2, r3
 80088fc:	f080 80a2 	bcs.w	8008a44 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008906:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800890c:	69db      	ldr	r3, [r3, #28]
 800890e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008912:	f000 8088 	beq.w	8008a26 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	330c      	adds	r3, #12
 800891c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008920:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008924:	e853 3f00 	ldrex	r3, [r3]
 8008928:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800892c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008930:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008934:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	330c      	adds	r3, #12
 800893e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008942:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008946:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800894a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800894e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008952:	e841 2300 	strex	r3, r2, [r1]
 8008956:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800895a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800895e:	2b00      	cmp	r3, #0
 8008960:	d1d9      	bne.n	8008916 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	3314      	adds	r3, #20
 8008968:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800896a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800896c:	e853 3f00 	ldrex	r3, [r3]
 8008970:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008972:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008974:	f023 0301 	bic.w	r3, r3, #1
 8008978:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	3314      	adds	r3, #20
 8008982:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008986:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800898a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800898c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800898e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008992:	e841 2300 	strex	r3, r2, [r1]
 8008996:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008998:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800899a:	2b00      	cmp	r3, #0
 800899c:	d1e1      	bne.n	8008962 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	3314      	adds	r3, #20
 80089a4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089a8:	e853 3f00 	ldrex	r3, [r3]
 80089ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80089ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80089b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	3314      	adds	r3, #20
 80089be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80089c2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80089c4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80089c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80089ca:	e841 2300 	strex	r3, r2, [r1]
 80089ce:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80089d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d1e3      	bne.n	800899e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2220      	movs	r2, #32
 80089da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2200      	movs	r2, #0
 80089e2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	330c      	adds	r3, #12
 80089ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80089ee:	e853 3f00 	ldrex	r3, [r3]
 80089f2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80089f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089f6:	f023 0310 	bic.w	r3, r3, #16
 80089fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	330c      	adds	r3, #12
 8008a04:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008a08:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008a0a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a0c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008a0e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008a10:	e841 2300 	strex	r3, r2, [r1]
 8008a14:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008a16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d1e3      	bne.n	80089e4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a20:	4618      	mov	r0, r3
 8008a22:	f7fb f96b 	bl	8003cfc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2202      	movs	r2, #2
 8008a2a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008a34:	b29b      	uxth	r3, r3
 8008a36:	1ad3      	subs	r3, r2, r3
 8008a38:	b29b      	uxth	r3, r3
 8008a3a:	4619      	mov	r1, r3
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f000 f8c5 	bl	8008bcc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008a42:	e0b3      	b.n	8008bac <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a48:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	f040 80ad 	bne.w	8008bac <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a56:	69db      	ldr	r3, [r3, #28]
 8008a58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a5c:	f040 80a6 	bne.w	8008bac <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2202      	movs	r2, #2
 8008a64:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a6a:	4619      	mov	r1, r3
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f000 f8ad 	bl	8008bcc <HAL_UARTEx_RxEventCallback>
      return;
 8008a72:	e09b      	b.n	8008bac <HAL_UART_IRQHandler+0x548>
 8008a74:	08008d1f 	.word	0x08008d1f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008a80:	b29b      	uxth	r3, r3
 8008a82:	1ad3      	subs	r3, r2, r3
 8008a84:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008a8c:	b29b      	uxth	r3, r3
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	f000 808e 	beq.w	8008bb0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8008a94:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	f000 8089 	beq.w	8008bb0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	330c      	adds	r3, #12
 8008aa4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aa8:	e853 3f00 	ldrex	r3, [r3]
 8008aac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008aae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ab0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ab4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	330c      	adds	r3, #12
 8008abe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008ac2:	647a      	str	r2, [r7, #68]	@ 0x44
 8008ac4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ac6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008ac8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008aca:	e841 2300 	strex	r3, r2, [r1]
 8008ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008ad0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d1e3      	bne.n	8008a9e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	3314      	adds	r3, #20
 8008adc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ae0:	e853 3f00 	ldrex	r3, [r3]
 8008ae4:	623b      	str	r3, [r7, #32]
   return(result);
 8008ae6:	6a3b      	ldr	r3, [r7, #32]
 8008ae8:	f023 0301 	bic.w	r3, r3, #1
 8008aec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	3314      	adds	r3, #20
 8008af6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008afa:	633a      	str	r2, [r7, #48]	@ 0x30
 8008afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008afe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b02:	e841 2300 	strex	r3, r2, [r1]
 8008b06:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d1e3      	bne.n	8008ad6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2220      	movs	r2, #32
 8008b12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	330c      	adds	r3, #12
 8008b22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b24:	693b      	ldr	r3, [r7, #16]
 8008b26:	e853 3f00 	ldrex	r3, [r3]
 8008b2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	f023 0310 	bic.w	r3, r3, #16
 8008b32:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	330c      	adds	r3, #12
 8008b3c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008b40:	61fa      	str	r2, [r7, #28]
 8008b42:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b44:	69b9      	ldr	r1, [r7, #24]
 8008b46:	69fa      	ldr	r2, [r7, #28]
 8008b48:	e841 2300 	strex	r3, r2, [r1]
 8008b4c:	617b      	str	r3, [r7, #20]
   return(result);
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d1e3      	bne.n	8008b1c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2202      	movs	r2, #2
 8008b58:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008b5a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008b5e:	4619      	mov	r1, r3
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f000 f833 	bl	8008bcc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008b66:	e023      	b.n	8008bb0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008b68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d009      	beq.n	8008b88 <HAL_UART_IRQHandler+0x524>
 8008b74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d003      	beq.n	8008b88 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f000 f8dd 	bl	8008d40 <UART_Transmit_IT>
    return;
 8008b86:	e014      	b.n	8008bb2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008b88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d00e      	beq.n	8008bb2 <HAL_UART_IRQHandler+0x54e>
 8008b94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d008      	beq.n	8008bb2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	f000 f91d 	bl	8008de0 <UART_EndTransmit_IT>
    return;
 8008ba6:	e004      	b.n	8008bb2 <HAL_UART_IRQHandler+0x54e>
    return;
 8008ba8:	bf00      	nop
 8008baa:	e002      	b.n	8008bb2 <HAL_UART_IRQHandler+0x54e>
      return;
 8008bac:	bf00      	nop
 8008bae:	e000      	b.n	8008bb2 <HAL_UART_IRQHandler+0x54e>
      return;
 8008bb0:	bf00      	nop
  }
}
 8008bb2:	37e8      	adds	r7, #232	@ 0xe8
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	bd80      	pop	{r7, pc}

08008bb8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008bb8:	b480      	push	{r7}
 8008bba:	b083      	sub	sp, #12
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008bc0:	bf00      	nop
 8008bc2:	370c      	adds	r7, #12
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bca:	4770      	bx	lr

08008bcc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008bcc:	b480      	push	{r7}
 8008bce:	b083      	sub	sp, #12
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
 8008bd4:	460b      	mov	r3, r1
 8008bd6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008bd8:	bf00      	nop
 8008bda:	370c      	adds	r7, #12
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be2:	4770      	bx	lr

08008be4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b085      	sub	sp, #20
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	60f8      	str	r0, [r7, #12]
 8008bec:	60b9      	str	r1, [r7, #8]
 8008bee:	4613      	mov	r3, r2
 8008bf0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	68ba      	ldr	r2, [r7, #8]
 8008bf6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	88fa      	ldrh	r2, [r7, #6]
 8008bfc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	88fa      	ldrh	r2, [r7, #6]
 8008c02:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	2200      	movs	r2, #0
 8008c08:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	2222      	movs	r2, #34	@ 0x22
 8008c0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	691b      	ldr	r3, [r3, #16]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d007      	beq.n	8008c2a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	68da      	ldr	r2, [r3, #12]
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008c28:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	695a      	ldr	r2, [r3, #20]
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f042 0201 	orr.w	r2, r2, #1
 8008c38:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	68da      	ldr	r2, [r3, #12]
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f042 0220 	orr.w	r2, r2, #32
 8008c48:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008c4a:	2300      	movs	r3, #0
}
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	3714      	adds	r7, #20
 8008c50:	46bd      	mov	sp, r7
 8008c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c56:	4770      	bx	lr

08008c58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c58:	b480      	push	{r7}
 8008c5a:	b095      	sub	sp, #84	@ 0x54
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	330c      	adds	r3, #12
 8008c66:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c6a:	e853 3f00 	ldrex	r3, [r3]
 8008c6e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c72:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	330c      	adds	r3, #12
 8008c7e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008c80:	643a      	str	r2, [r7, #64]	@ 0x40
 8008c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c84:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008c86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008c88:	e841 2300 	strex	r3, r2, [r1]
 8008c8c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008c8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d1e5      	bne.n	8008c60 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	3314      	adds	r3, #20
 8008c9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c9c:	6a3b      	ldr	r3, [r7, #32]
 8008c9e:	e853 3f00 	ldrex	r3, [r3]
 8008ca2:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ca4:	69fb      	ldr	r3, [r7, #28]
 8008ca6:	f023 0301 	bic.w	r3, r3, #1
 8008caa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	3314      	adds	r3, #20
 8008cb2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008cb4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008cb6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cb8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008cba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008cbc:	e841 2300 	strex	r3, r2, [r1]
 8008cc0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d1e5      	bne.n	8008c94 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ccc:	2b01      	cmp	r3, #1
 8008cce:	d119      	bne.n	8008d04 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	330c      	adds	r3, #12
 8008cd6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	e853 3f00 	ldrex	r3, [r3]
 8008cde:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ce0:	68bb      	ldr	r3, [r7, #8]
 8008ce2:	f023 0310 	bic.w	r3, r3, #16
 8008ce6:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	330c      	adds	r3, #12
 8008cee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008cf0:	61ba      	str	r2, [r7, #24]
 8008cf2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cf4:	6979      	ldr	r1, [r7, #20]
 8008cf6:	69ba      	ldr	r2, [r7, #24]
 8008cf8:	e841 2300 	strex	r3, r2, [r1]
 8008cfc:	613b      	str	r3, [r7, #16]
   return(result);
 8008cfe:	693b      	ldr	r3, [r7, #16]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d1e5      	bne.n	8008cd0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2220      	movs	r2, #32
 8008d08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2200      	movs	r2, #0
 8008d10:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008d12:	bf00      	nop
 8008d14:	3754      	adds	r7, #84	@ 0x54
 8008d16:	46bd      	mov	sp, r7
 8008d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1c:	4770      	bx	lr

08008d1e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d1e:	b580      	push	{r7, lr}
 8008d20:	b084      	sub	sp, #16
 8008d22:	af00      	add	r7, sp, #0
 8008d24:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d2a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	2200      	movs	r2, #0
 8008d30:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d32:	68f8      	ldr	r0, [r7, #12]
 8008d34:	f7ff ff40 	bl	8008bb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d38:	bf00      	nop
 8008d3a:	3710      	adds	r7, #16
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}

08008d40 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008d40:	b480      	push	{r7}
 8008d42:	b085      	sub	sp, #20
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d4e:	b2db      	uxtb	r3, r3
 8008d50:	2b21      	cmp	r3, #33	@ 0x21
 8008d52:	d13e      	bne.n	8008dd2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	689b      	ldr	r3, [r3, #8]
 8008d58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d5c:	d114      	bne.n	8008d88 <UART_Transmit_IT+0x48>
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	691b      	ldr	r3, [r3, #16]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d110      	bne.n	8008d88 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6a1b      	ldr	r3, [r3, #32]
 8008d6a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	881b      	ldrh	r3, [r3, #0]
 8008d70:	461a      	mov	r2, r3
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d7a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6a1b      	ldr	r3, [r3, #32]
 8008d80:	1c9a      	adds	r2, r3, #2
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	621a      	str	r2, [r3, #32]
 8008d86:	e008      	b.n	8008d9a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6a1b      	ldr	r3, [r3, #32]
 8008d8c:	1c59      	adds	r1, r3, #1
 8008d8e:	687a      	ldr	r2, [r7, #4]
 8008d90:	6211      	str	r1, [r2, #32]
 8008d92:	781a      	ldrb	r2, [r3, #0]
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008d9e:	b29b      	uxth	r3, r3
 8008da0:	3b01      	subs	r3, #1
 8008da2:	b29b      	uxth	r3, r3
 8008da4:	687a      	ldr	r2, [r7, #4]
 8008da6:	4619      	mov	r1, r3
 8008da8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d10f      	bne.n	8008dce <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	68da      	ldr	r2, [r3, #12]
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008dbc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	68da      	ldr	r2, [r3, #12]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008dcc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	e000      	b.n	8008dd4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008dd2:	2302      	movs	r3, #2
  }
}
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	3714      	adds	r7, #20
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dde:	4770      	bx	lr

08008de0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b082      	sub	sp, #8
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	68da      	ldr	r2, [r3, #12]
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008df6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2220      	movs	r2, #32
 8008dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e00:	6878      	ldr	r0, [r7, #4]
 8008e02:	f7f7 ff45 	bl	8000c90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008e06:	2300      	movs	r3, #0
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	3708      	adds	r7, #8
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}

08008e10 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b08c      	sub	sp, #48	@ 0x30
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008e18:	2300      	movs	r3, #0
 8008e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008e26:	b2db      	uxtb	r3, r3
 8008e28:	2b22      	cmp	r3, #34	@ 0x22
 8008e2a:	f040 80aa 	bne.w	8008f82 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	689b      	ldr	r3, [r3, #8]
 8008e32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e36:	d115      	bne.n	8008e64 <UART_Receive_IT+0x54>
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	691b      	ldr	r3, [r3, #16]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d111      	bne.n	8008e64 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e44:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	685b      	ldr	r3, [r3, #4]
 8008e4c:	b29b      	uxth	r3, r3
 8008e4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e52:	b29a      	uxth	r2, r3
 8008e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e56:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e5c:	1c9a      	adds	r2, r3, #2
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	629a      	str	r2, [r3, #40]	@ 0x28
 8008e62:	e024      	b.n	8008eae <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	689b      	ldr	r3, [r3, #8]
 8008e6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e72:	d007      	beq.n	8008e84 <UART_Receive_IT+0x74>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	689b      	ldr	r3, [r3, #8]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d10a      	bne.n	8008e92 <UART_Receive_IT+0x82>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	691b      	ldr	r3, [r3, #16]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d106      	bne.n	8008e92 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	685b      	ldr	r3, [r3, #4]
 8008e8a:	b2da      	uxtb	r2, r3
 8008e8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e8e:	701a      	strb	r2, [r3, #0]
 8008e90:	e008      	b.n	8008ea4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	685b      	ldr	r3, [r3, #4]
 8008e98:	b2db      	uxtb	r3, r3
 8008e9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e9e:	b2da      	uxtb	r2, r3
 8008ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ea2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ea8:	1c5a      	adds	r2, r3, #1
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008eb2:	b29b      	uxth	r3, r3
 8008eb4:	3b01      	subs	r3, #1
 8008eb6:	b29b      	uxth	r3, r3
 8008eb8:	687a      	ldr	r2, [r7, #4]
 8008eba:	4619      	mov	r1, r3
 8008ebc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d15d      	bne.n	8008f7e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	68da      	ldr	r2, [r3, #12]
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f022 0220 	bic.w	r2, r2, #32
 8008ed0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	68da      	ldr	r2, [r3, #12]
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008ee0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	695a      	ldr	r2, [r3, #20]
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	f022 0201 	bic.w	r2, r2, #1
 8008ef0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2220      	movs	r2, #32
 8008ef6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2200      	movs	r2, #0
 8008efe:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f04:	2b01      	cmp	r3, #1
 8008f06:	d135      	bne.n	8008f74 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	330c      	adds	r3, #12
 8008f14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f16:	697b      	ldr	r3, [r7, #20]
 8008f18:	e853 3f00 	ldrex	r3, [r3]
 8008f1c:	613b      	str	r3, [r7, #16]
   return(result);
 8008f1e:	693b      	ldr	r3, [r7, #16]
 8008f20:	f023 0310 	bic.w	r3, r3, #16
 8008f24:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	330c      	adds	r3, #12
 8008f2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f2e:	623a      	str	r2, [r7, #32]
 8008f30:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f32:	69f9      	ldr	r1, [r7, #28]
 8008f34:	6a3a      	ldr	r2, [r7, #32]
 8008f36:	e841 2300 	strex	r3, r2, [r1]
 8008f3a:	61bb      	str	r3, [r7, #24]
   return(result);
 8008f3c:	69bb      	ldr	r3, [r7, #24]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d1e5      	bne.n	8008f0e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f003 0310 	and.w	r3, r3, #16
 8008f4c:	2b10      	cmp	r3, #16
 8008f4e:	d10a      	bne.n	8008f66 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008f50:	2300      	movs	r3, #0
 8008f52:	60fb      	str	r3, [r7, #12]
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	60fb      	str	r3, [r7, #12]
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	685b      	ldr	r3, [r3, #4]
 8008f62:	60fb      	str	r3, [r7, #12]
 8008f64:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008f6a:	4619      	mov	r1, r3
 8008f6c:	6878      	ldr	r0, [r7, #4]
 8008f6e:	f7ff fe2d 	bl	8008bcc <HAL_UARTEx_RxEventCallback>
 8008f72:	e002      	b.n	8008f7a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f7f7 febf 	bl	8000cf8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	e002      	b.n	8008f84 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	e000      	b.n	8008f84 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008f82:	2302      	movs	r3, #2
  }
}
 8008f84:	4618      	mov	r0, r3
 8008f86:	3730      	adds	r7, #48	@ 0x30
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}

08008f8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008f90:	b0c0      	sub	sp, #256	@ 0x100
 8008f92:	af00      	add	r7, sp, #0
 8008f94:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	691b      	ldr	r3, [r3, #16]
 8008fa0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fa8:	68d9      	ldr	r1, [r3, #12]
 8008faa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fae:	681a      	ldr	r2, [r3, #0]
 8008fb0:	ea40 0301 	orr.w	r3, r0, r1
 8008fb4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008fb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fba:	689a      	ldr	r2, [r3, #8]
 8008fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fc0:	691b      	ldr	r3, [r3, #16]
 8008fc2:	431a      	orrs	r2, r3
 8008fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fc8:	695b      	ldr	r3, [r3, #20]
 8008fca:	431a      	orrs	r2, r3
 8008fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fd0:	69db      	ldr	r3, [r3, #28]
 8008fd2:	4313      	orrs	r3, r2
 8008fd4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	68db      	ldr	r3, [r3, #12]
 8008fe0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008fe4:	f021 010c 	bic.w	r1, r1, #12
 8008fe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fec:	681a      	ldr	r2, [r3, #0]
 8008fee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008ff2:	430b      	orrs	r3, r1
 8008ff4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008ff6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	695b      	ldr	r3, [r3, #20]
 8008ffe:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009006:	6999      	ldr	r1, [r3, #24]
 8009008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800900c:	681a      	ldr	r2, [r3, #0]
 800900e:	ea40 0301 	orr.w	r3, r0, r1
 8009012:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009018:	681a      	ldr	r2, [r3, #0]
 800901a:	4b8f      	ldr	r3, [pc, #572]	@ (8009258 <UART_SetConfig+0x2cc>)
 800901c:	429a      	cmp	r2, r3
 800901e:	d005      	beq.n	800902c <UART_SetConfig+0xa0>
 8009020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009024:	681a      	ldr	r2, [r3, #0]
 8009026:	4b8d      	ldr	r3, [pc, #564]	@ (800925c <UART_SetConfig+0x2d0>)
 8009028:	429a      	cmp	r2, r3
 800902a:	d104      	bne.n	8009036 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800902c:	f7fe f8ee 	bl	800720c <HAL_RCC_GetPCLK2Freq>
 8009030:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009034:	e003      	b.n	800903e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009036:	f7fe f8d5 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 800903a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800903e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009042:	69db      	ldr	r3, [r3, #28]
 8009044:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009048:	f040 810c 	bne.w	8009264 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800904c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009050:	2200      	movs	r2, #0
 8009052:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009056:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800905a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800905e:	4622      	mov	r2, r4
 8009060:	462b      	mov	r3, r5
 8009062:	1891      	adds	r1, r2, r2
 8009064:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009066:	415b      	adcs	r3, r3
 8009068:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800906a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800906e:	4621      	mov	r1, r4
 8009070:	eb12 0801 	adds.w	r8, r2, r1
 8009074:	4629      	mov	r1, r5
 8009076:	eb43 0901 	adc.w	r9, r3, r1
 800907a:	f04f 0200 	mov.w	r2, #0
 800907e:	f04f 0300 	mov.w	r3, #0
 8009082:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009086:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800908a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800908e:	4690      	mov	r8, r2
 8009090:	4699      	mov	r9, r3
 8009092:	4623      	mov	r3, r4
 8009094:	eb18 0303 	adds.w	r3, r8, r3
 8009098:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800909c:	462b      	mov	r3, r5
 800909e:	eb49 0303 	adc.w	r3, r9, r3
 80090a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80090a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090aa:	685b      	ldr	r3, [r3, #4]
 80090ac:	2200      	movs	r2, #0
 80090ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80090b2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80090b6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80090ba:	460b      	mov	r3, r1
 80090bc:	18db      	adds	r3, r3, r3
 80090be:	653b      	str	r3, [r7, #80]	@ 0x50
 80090c0:	4613      	mov	r3, r2
 80090c2:	eb42 0303 	adc.w	r3, r2, r3
 80090c6:	657b      	str	r3, [r7, #84]	@ 0x54
 80090c8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80090cc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80090d0:	f7f7 f906 	bl	80002e0 <__aeabi_uldivmod>
 80090d4:	4602      	mov	r2, r0
 80090d6:	460b      	mov	r3, r1
 80090d8:	4b61      	ldr	r3, [pc, #388]	@ (8009260 <UART_SetConfig+0x2d4>)
 80090da:	fba3 2302 	umull	r2, r3, r3, r2
 80090de:	095b      	lsrs	r3, r3, #5
 80090e0:	011c      	lsls	r4, r3, #4
 80090e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80090e6:	2200      	movs	r2, #0
 80090e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80090ec:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80090f0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80090f4:	4642      	mov	r2, r8
 80090f6:	464b      	mov	r3, r9
 80090f8:	1891      	adds	r1, r2, r2
 80090fa:	64b9      	str	r1, [r7, #72]	@ 0x48
 80090fc:	415b      	adcs	r3, r3
 80090fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009100:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009104:	4641      	mov	r1, r8
 8009106:	eb12 0a01 	adds.w	sl, r2, r1
 800910a:	4649      	mov	r1, r9
 800910c:	eb43 0b01 	adc.w	fp, r3, r1
 8009110:	f04f 0200 	mov.w	r2, #0
 8009114:	f04f 0300 	mov.w	r3, #0
 8009118:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800911c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009120:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009124:	4692      	mov	sl, r2
 8009126:	469b      	mov	fp, r3
 8009128:	4643      	mov	r3, r8
 800912a:	eb1a 0303 	adds.w	r3, sl, r3
 800912e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009132:	464b      	mov	r3, r9
 8009134:	eb4b 0303 	adc.w	r3, fp, r3
 8009138:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800913c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009140:	685b      	ldr	r3, [r3, #4]
 8009142:	2200      	movs	r2, #0
 8009144:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009148:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800914c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009150:	460b      	mov	r3, r1
 8009152:	18db      	adds	r3, r3, r3
 8009154:	643b      	str	r3, [r7, #64]	@ 0x40
 8009156:	4613      	mov	r3, r2
 8009158:	eb42 0303 	adc.w	r3, r2, r3
 800915c:	647b      	str	r3, [r7, #68]	@ 0x44
 800915e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009162:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009166:	f7f7 f8bb 	bl	80002e0 <__aeabi_uldivmod>
 800916a:	4602      	mov	r2, r0
 800916c:	460b      	mov	r3, r1
 800916e:	4611      	mov	r1, r2
 8009170:	4b3b      	ldr	r3, [pc, #236]	@ (8009260 <UART_SetConfig+0x2d4>)
 8009172:	fba3 2301 	umull	r2, r3, r3, r1
 8009176:	095b      	lsrs	r3, r3, #5
 8009178:	2264      	movs	r2, #100	@ 0x64
 800917a:	fb02 f303 	mul.w	r3, r2, r3
 800917e:	1acb      	subs	r3, r1, r3
 8009180:	00db      	lsls	r3, r3, #3
 8009182:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009186:	4b36      	ldr	r3, [pc, #216]	@ (8009260 <UART_SetConfig+0x2d4>)
 8009188:	fba3 2302 	umull	r2, r3, r3, r2
 800918c:	095b      	lsrs	r3, r3, #5
 800918e:	005b      	lsls	r3, r3, #1
 8009190:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009194:	441c      	add	r4, r3
 8009196:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800919a:	2200      	movs	r2, #0
 800919c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80091a0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80091a4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80091a8:	4642      	mov	r2, r8
 80091aa:	464b      	mov	r3, r9
 80091ac:	1891      	adds	r1, r2, r2
 80091ae:	63b9      	str	r1, [r7, #56]	@ 0x38
 80091b0:	415b      	adcs	r3, r3
 80091b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80091b4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80091b8:	4641      	mov	r1, r8
 80091ba:	1851      	adds	r1, r2, r1
 80091bc:	6339      	str	r1, [r7, #48]	@ 0x30
 80091be:	4649      	mov	r1, r9
 80091c0:	414b      	adcs	r3, r1
 80091c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80091c4:	f04f 0200 	mov.w	r2, #0
 80091c8:	f04f 0300 	mov.w	r3, #0
 80091cc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80091d0:	4659      	mov	r1, fp
 80091d2:	00cb      	lsls	r3, r1, #3
 80091d4:	4651      	mov	r1, sl
 80091d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80091da:	4651      	mov	r1, sl
 80091dc:	00ca      	lsls	r2, r1, #3
 80091de:	4610      	mov	r0, r2
 80091e0:	4619      	mov	r1, r3
 80091e2:	4603      	mov	r3, r0
 80091e4:	4642      	mov	r2, r8
 80091e6:	189b      	adds	r3, r3, r2
 80091e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80091ec:	464b      	mov	r3, r9
 80091ee:	460a      	mov	r2, r1
 80091f0:	eb42 0303 	adc.w	r3, r2, r3
 80091f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80091f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091fc:	685b      	ldr	r3, [r3, #4]
 80091fe:	2200      	movs	r2, #0
 8009200:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009204:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009208:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800920c:	460b      	mov	r3, r1
 800920e:	18db      	adds	r3, r3, r3
 8009210:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009212:	4613      	mov	r3, r2
 8009214:	eb42 0303 	adc.w	r3, r2, r3
 8009218:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800921a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800921e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009222:	f7f7 f85d 	bl	80002e0 <__aeabi_uldivmod>
 8009226:	4602      	mov	r2, r0
 8009228:	460b      	mov	r3, r1
 800922a:	4b0d      	ldr	r3, [pc, #52]	@ (8009260 <UART_SetConfig+0x2d4>)
 800922c:	fba3 1302 	umull	r1, r3, r3, r2
 8009230:	095b      	lsrs	r3, r3, #5
 8009232:	2164      	movs	r1, #100	@ 0x64
 8009234:	fb01 f303 	mul.w	r3, r1, r3
 8009238:	1ad3      	subs	r3, r2, r3
 800923a:	00db      	lsls	r3, r3, #3
 800923c:	3332      	adds	r3, #50	@ 0x32
 800923e:	4a08      	ldr	r2, [pc, #32]	@ (8009260 <UART_SetConfig+0x2d4>)
 8009240:	fba2 2303 	umull	r2, r3, r2, r3
 8009244:	095b      	lsrs	r3, r3, #5
 8009246:	f003 0207 	and.w	r2, r3, #7
 800924a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	4422      	add	r2, r4
 8009252:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009254:	e106      	b.n	8009464 <UART_SetConfig+0x4d8>
 8009256:	bf00      	nop
 8009258:	40011000 	.word	0x40011000
 800925c:	40011400 	.word	0x40011400
 8009260:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009264:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009268:	2200      	movs	r2, #0
 800926a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800926e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009272:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009276:	4642      	mov	r2, r8
 8009278:	464b      	mov	r3, r9
 800927a:	1891      	adds	r1, r2, r2
 800927c:	6239      	str	r1, [r7, #32]
 800927e:	415b      	adcs	r3, r3
 8009280:	627b      	str	r3, [r7, #36]	@ 0x24
 8009282:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009286:	4641      	mov	r1, r8
 8009288:	1854      	adds	r4, r2, r1
 800928a:	4649      	mov	r1, r9
 800928c:	eb43 0501 	adc.w	r5, r3, r1
 8009290:	f04f 0200 	mov.w	r2, #0
 8009294:	f04f 0300 	mov.w	r3, #0
 8009298:	00eb      	lsls	r3, r5, #3
 800929a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800929e:	00e2      	lsls	r2, r4, #3
 80092a0:	4614      	mov	r4, r2
 80092a2:	461d      	mov	r5, r3
 80092a4:	4643      	mov	r3, r8
 80092a6:	18e3      	adds	r3, r4, r3
 80092a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80092ac:	464b      	mov	r3, r9
 80092ae:	eb45 0303 	adc.w	r3, r5, r3
 80092b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80092b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	2200      	movs	r2, #0
 80092be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80092c2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80092c6:	f04f 0200 	mov.w	r2, #0
 80092ca:	f04f 0300 	mov.w	r3, #0
 80092ce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80092d2:	4629      	mov	r1, r5
 80092d4:	008b      	lsls	r3, r1, #2
 80092d6:	4621      	mov	r1, r4
 80092d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80092dc:	4621      	mov	r1, r4
 80092de:	008a      	lsls	r2, r1, #2
 80092e0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80092e4:	f7f6 fffc 	bl	80002e0 <__aeabi_uldivmod>
 80092e8:	4602      	mov	r2, r0
 80092ea:	460b      	mov	r3, r1
 80092ec:	4b60      	ldr	r3, [pc, #384]	@ (8009470 <UART_SetConfig+0x4e4>)
 80092ee:	fba3 2302 	umull	r2, r3, r3, r2
 80092f2:	095b      	lsrs	r3, r3, #5
 80092f4:	011c      	lsls	r4, r3, #4
 80092f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092fa:	2200      	movs	r2, #0
 80092fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009300:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009304:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009308:	4642      	mov	r2, r8
 800930a:	464b      	mov	r3, r9
 800930c:	1891      	adds	r1, r2, r2
 800930e:	61b9      	str	r1, [r7, #24]
 8009310:	415b      	adcs	r3, r3
 8009312:	61fb      	str	r3, [r7, #28]
 8009314:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009318:	4641      	mov	r1, r8
 800931a:	1851      	adds	r1, r2, r1
 800931c:	6139      	str	r1, [r7, #16]
 800931e:	4649      	mov	r1, r9
 8009320:	414b      	adcs	r3, r1
 8009322:	617b      	str	r3, [r7, #20]
 8009324:	f04f 0200 	mov.w	r2, #0
 8009328:	f04f 0300 	mov.w	r3, #0
 800932c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009330:	4659      	mov	r1, fp
 8009332:	00cb      	lsls	r3, r1, #3
 8009334:	4651      	mov	r1, sl
 8009336:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800933a:	4651      	mov	r1, sl
 800933c:	00ca      	lsls	r2, r1, #3
 800933e:	4610      	mov	r0, r2
 8009340:	4619      	mov	r1, r3
 8009342:	4603      	mov	r3, r0
 8009344:	4642      	mov	r2, r8
 8009346:	189b      	adds	r3, r3, r2
 8009348:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800934c:	464b      	mov	r3, r9
 800934e:	460a      	mov	r2, r1
 8009350:	eb42 0303 	adc.w	r3, r2, r3
 8009354:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800935c:	685b      	ldr	r3, [r3, #4]
 800935e:	2200      	movs	r2, #0
 8009360:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009362:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009364:	f04f 0200 	mov.w	r2, #0
 8009368:	f04f 0300 	mov.w	r3, #0
 800936c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009370:	4649      	mov	r1, r9
 8009372:	008b      	lsls	r3, r1, #2
 8009374:	4641      	mov	r1, r8
 8009376:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800937a:	4641      	mov	r1, r8
 800937c:	008a      	lsls	r2, r1, #2
 800937e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009382:	f7f6 ffad 	bl	80002e0 <__aeabi_uldivmod>
 8009386:	4602      	mov	r2, r0
 8009388:	460b      	mov	r3, r1
 800938a:	4611      	mov	r1, r2
 800938c:	4b38      	ldr	r3, [pc, #224]	@ (8009470 <UART_SetConfig+0x4e4>)
 800938e:	fba3 2301 	umull	r2, r3, r3, r1
 8009392:	095b      	lsrs	r3, r3, #5
 8009394:	2264      	movs	r2, #100	@ 0x64
 8009396:	fb02 f303 	mul.w	r3, r2, r3
 800939a:	1acb      	subs	r3, r1, r3
 800939c:	011b      	lsls	r3, r3, #4
 800939e:	3332      	adds	r3, #50	@ 0x32
 80093a0:	4a33      	ldr	r2, [pc, #204]	@ (8009470 <UART_SetConfig+0x4e4>)
 80093a2:	fba2 2303 	umull	r2, r3, r2, r3
 80093a6:	095b      	lsrs	r3, r3, #5
 80093a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80093ac:	441c      	add	r4, r3
 80093ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80093b2:	2200      	movs	r2, #0
 80093b4:	673b      	str	r3, [r7, #112]	@ 0x70
 80093b6:	677a      	str	r2, [r7, #116]	@ 0x74
 80093b8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80093bc:	4642      	mov	r2, r8
 80093be:	464b      	mov	r3, r9
 80093c0:	1891      	adds	r1, r2, r2
 80093c2:	60b9      	str	r1, [r7, #8]
 80093c4:	415b      	adcs	r3, r3
 80093c6:	60fb      	str	r3, [r7, #12]
 80093c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80093cc:	4641      	mov	r1, r8
 80093ce:	1851      	adds	r1, r2, r1
 80093d0:	6039      	str	r1, [r7, #0]
 80093d2:	4649      	mov	r1, r9
 80093d4:	414b      	adcs	r3, r1
 80093d6:	607b      	str	r3, [r7, #4]
 80093d8:	f04f 0200 	mov.w	r2, #0
 80093dc:	f04f 0300 	mov.w	r3, #0
 80093e0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80093e4:	4659      	mov	r1, fp
 80093e6:	00cb      	lsls	r3, r1, #3
 80093e8:	4651      	mov	r1, sl
 80093ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80093ee:	4651      	mov	r1, sl
 80093f0:	00ca      	lsls	r2, r1, #3
 80093f2:	4610      	mov	r0, r2
 80093f4:	4619      	mov	r1, r3
 80093f6:	4603      	mov	r3, r0
 80093f8:	4642      	mov	r2, r8
 80093fa:	189b      	adds	r3, r3, r2
 80093fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80093fe:	464b      	mov	r3, r9
 8009400:	460a      	mov	r2, r1
 8009402:	eb42 0303 	adc.w	r3, r2, r3
 8009406:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800940c:	685b      	ldr	r3, [r3, #4]
 800940e:	2200      	movs	r2, #0
 8009410:	663b      	str	r3, [r7, #96]	@ 0x60
 8009412:	667a      	str	r2, [r7, #100]	@ 0x64
 8009414:	f04f 0200 	mov.w	r2, #0
 8009418:	f04f 0300 	mov.w	r3, #0
 800941c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009420:	4649      	mov	r1, r9
 8009422:	008b      	lsls	r3, r1, #2
 8009424:	4641      	mov	r1, r8
 8009426:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800942a:	4641      	mov	r1, r8
 800942c:	008a      	lsls	r2, r1, #2
 800942e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009432:	f7f6 ff55 	bl	80002e0 <__aeabi_uldivmod>
 8009436:	4602      	mov	r2, r0
 8009438:	460b      	mov	r3, r1
 800943a:	4b0d      	ldr	r3, [pc, #52]	@ (8009470 <UART_SetConfig+0x4e4>)
 800943c:	fba3 1302 	umull	r1, r3, r3, r2
 8009440:	095b      	lsrs	r3, r3, #5
 8009442:	2164      	movs	r1, #100	@ 0x64
 8009444:	fb01 f303 	mul.w	r3, r1, r3
 8009448:	1ad3      	subs	r3, r2, r3
 800944a:	011b      	lsls	r3, r3, #4
 800944c:	3332      	adds	r3, #50	@ 0x32
 800944e:	4a08      	ldr	r2, [pc, #32]	@ (8009470 <UART_SetConfig+0x4e4>)
 8009450:	fba2 2303 	umull	r2, r3, r2, r3
 8009454:	095b      	lsrs	r3, r3, #5
 8009456:	f003 020f 	and.w	r2, r3, #15
 800945a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	4422      	add	r2, r4
 8009462:	609a      	str	r2, [r3, #8]
}
 8009464:	bf00      	nop
 8009466:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800946a:	46bd      	mov	sp, r7
 800946c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009470:	51eb851f 	.word	0x51eb851f

08009474 <sniprintf>:
 8009474:	b40c      	push	{r2, r3}
 8009476:	b530      	push	{r4, r5, lr}
 8009478:	4b18      	ldr	r3, [pc, #96]	@ (80094dc <sniprintf+0x68>)
 800947a:	1e0c      	subs	r4, r1, #0
 800947c:	681d      	ldr	r5, [r3, #0]
 800947e:	b09d      	sub	sp, #116	@ 0x74
 8009480:	da08      	bge.n	8009494 <sniprintf+0x20>
 8009482:	238b      	movs	r3, #139	@ 0x8b
 8009484:	602b      	str	r3, [r5, #0]
 8009486:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800948a:	b01d      	add	sp, #116	@ 0x74
 800948c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009490:	b002      	add	sp, #8
 8009492:	4770      	bx	lr
 8009494:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009498:	f8ad 3014 	strh.w	r3, [sp, #20]
 800949c:	f04f 0300 	mov.w	r3, #0
 80094a0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80094a2:	bf14      	ite	ne
 80094a4:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80094a8:	4623      	moveq	r3, r4
 80094aa:	9304      	str	r3, [sp, #16]
 80094ac:	9307      	str	r3, [sp, #28]
 80094ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80094b2:	9002      	str	r0, [sp, #8]
 80094b4:	9006      	str	r0, [sp, #24]
 80094b6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80094ba:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80094bc:	ab21      	add	r3, sp, #132	@ 0x84
 80094be:	a902      	add	r1, sp, #8
 80094c0:	4628      	mov	r0, r5
 80094c2:	9301      	str	r3, [sp, #4]
 80094c4:	f000 f900 	bl	80096c8 <_svfiprintf_r>
 80094c8:	1c43      	adds	r3, r0, #1
 80094ca:	bfbc      	itt	lt
 80094cc:	238b      	movlt	r3, #139	@ 0x8b
 80094ce:	602b      	strlt	r3, [r5, #0]
 80094d0:	2c00      	cmp	r4, #0
 80094d2:	d0da      	beq.n	800948a <sniprintf+0x16>
 80094d4:	9b02      	ldr	r3, [sp, #8]
 80094d6:	2200      	movs	r2, #0
 80094d8:	701a      	strb	r2, [r3, #0]
 80094da:	e7d6      	b.n	800948a <sniprintf+0x16>
 80094dc:	20000014 	.word	0x20000014

080094e0 <siprintf>:
 80094e0:	b40e      	push	{r1, r2, r3}
 80094e2:	b510      	push	{r4, lr}
 80094e4:	b09d      	sub	sp, #116	@ 0x74
 80094e6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80094e8:	9002      	str	r0, [sp, #8]
 80094ea:	9006      	str	r0, [sp, #24]
 80094ec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80094f0:	480a      	ldr	r0, [pc, #40]	@ (800951c <siprintf+0x3c>)
 80094f2:	9107      	str	r1, [sp, #28]
 80094f4:	9104      	str	r1, [sp, #16]
 80094f6:	490a      	ldr	r1, [pc, #40]	@ (8009520 <siprintf+0x40>)
 80094f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80094fc:	9105      	str	r1, [sp, #20]
 80094fe:	2400      	movs	r4, #0
 8009500:	a902      	add	r1, sp, #8
 8009502:	6800      	ldr	r0, [r0, #0]
 8009504:	9301      	str	r3, [sp, #4]
 8009506:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009508:	f000 f8de 	bl	80096c8 <_svfiprintf_r>
 800950c:	9b02      	ldr	r3, [sp, #8]
 800950e:	701c      	strb	r4, [r3, #0]
 8009510:	b01d      	add	sp, #116	@ 0x74
 8009512:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009516:	b003      	add	sp, #12
 8009518:	4770      	bx	lr
 800951a:	bf00      	nop
 800951c:	20000014 	.word	0x20000014
 8009520:	ffff0208 	.word	0xffff0208

08009524 <_vsiprintf_r>:
 8009524:	b510      	push	{r4, lr}
 8009526:	b09a      	sub	sp, #104	@ 0x68
 8009528:	2400      	movs	r4, #0
 800952a:	9100      	str	r1, [sp, #0]
 800952c:	9104      	str	r1, [sp, #16]
 800952e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009532:	9105      	str	r1, [sp, #20]
 8009534:	9102      	str	r1, [sp, #8]
 8009536:	4905      	ldr	r1, [pc, #20]	@ (800954c <_vsiprintf_r+0x28>)
 8009538:	9103      	str	r1, [sp, #12]
 800953a:	4669      	mov	r1, sp
 800953c:	9419      	str	r4, [sp, #100]	@ 0x64
 800953e:	f000 f8c3 	bl	80096c8 <_svfiprintf_r>
 8009542:	9b00      	ldr	r3, [sp, #0]
 8009544:	701c      	strb	r4, [r3, #0]
 8009546:	b01a      	add	sp, #104	@ 0x68
 8009548:	bd10      	pop	{r4, pc}
 800954a:	bf00      	nop
 800954c:	ffff0208 	.word	0xffff0208

08009550 <vsiprintf>:
 8009550:	4613      	mov	r3, r2
 8009552:	460a      	mov	r2, r1
 8009554:	4601      	mov	r1, r0
 8009556:	4802      	ldr	r0, [pc, #8]	@ (8009560 <vsiprintf+0x10>)
 8009558:	6800      	ldr	r0, [r0, #0]
 800955a:	f7ff bfe3 	b.w	8009524 <_vsiprintf_r>
 800955e:	bf00      	nop
 8009560:	20000014 	.word	0x20000014

08009564 <memset>:
 8009564:	4402      	add	r2, r0
 8009566:	4603      	mov	r3, r0
 8009568:	4293      	cmp	r3, r2
 800956a:	d100      	bne.n	800956e <memset+0xa>
 800956c:	4770      	bx	lr
 800956e:	f803 1b01 	strb.w	r1, [r3], #1
 8009572:	e7f9      	b.n	8009568 <memset+0x4>

08009574 <strncpy>:
 8009574:	b510      	push	{r4, lr}
 8009576:	3901      	subs	r1, #1
 8009578:	4603      	mov	r3, r0
 800957a:	b132      	cbz	r2, 800958a <strncpy+0x16>
 800957c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009580:	f803 4b01 	strb.w	r4, [r3], #1
 8009584:	3a01      	subs	r2, #1
 8009586:	2c00      	cmp	r4, #0
 8009588:	d1f7      	bne.n	800957a <strncpy+0x6>
 800958a:	441a      	add	r2, r3
 800958c:	2100      	movs	r1, #0
 800958e:	4293      	cmp	r3, r2
 8009590:	d100      	bne.n	8009594 <strncpy+0x20>
 8009592:	bd10      	pop	{r4, pc}
 8009594:	f803 1b01 	strb.w	r1, [r3], #1
 8009598:	e7f9      	b.n	800958e <strncpy+0x1a>
	...

0800959c <__errno>:
 800959c:	4b01      	ldr	r3, [pc, #4]	@ (80095a4 <__errno+0x8>)
 800959e:	6818      	ldr	r0, [r3, #0]
 80095a0:	4770      	bx	lr
 80095a2:	bf00      	nop
 80095a4:	20000014 	.word	0x20000014

080095a8 <__libc_init_array>:
 80095a8:	b570      	push	{r4, r5, r6, lr}
 80095aa:	4d0d      	ldr	r5, [pc, #52]	@ (80095e0 <__libc_init_array+0x38>)
 80095ac:	4c0d      	ldr	r4, [pc, #52]	@ (80095e4 <__libc_init_array+0x3c>)
 80095ae:	1b64      	subs	r4, r4, r5
 80095b0:	10a4      	asrs	r4, r4, #2
 80095b2:	2600      	movs	r6, #0
 80095b4:	42a6      	cmp	r6, r4
 80095b6:	d109      	bne.n	80095cc <__libc_init_array+0x24>
 80095b8:	4d0b      	ldr	r5, [pc, #44]	@ (80095e8 <__libc_init_array+0x40>)
 80095ba:	4c0c      	ldr	r4, [pc, #48]	@ (80095ec <__libc_init_array+0x44>)
 80095bc:	f000 fc64 	bl	8009e88 <_init>
 80095c0:	1b64      	subs	r4, r4, r5
 80095c2:	10a4      	asrs	r4, r4, #2
 80095c4:	2600      	movs	r6, #0
 80095c6:	42a6      	cmp	r6, r4
 80095c8:	d105      	bne.n	80095d6 <__libc_init_array+0x2e>
 80095ca:	bd70      	pop	{r4, r5, r6, pc}
 80095cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80095d0:	4798      	blx	r3
 80095d2:	3601      	adds	r6, #1
 80095d4:	e7ee      	b.n	80095b4 <__libc_init_array+0xc>
 80095d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80095da:	4798      	blx	r3
 80095dc:	3601      	adds	r6, #1
 80095de:	e7f2      	b.n	80095c6 <__libc_init_array+0x1e>
 80095e0:	0800a22c 	.word	0x0800a22c
 80095e4:	0800a22c 	.word	0x0800a22c
 80095e8:	0800a22c 	.word	0x0800a22c
 80095ec:	0800a230 	.word	0x0800a230

080095f0 <__retarget_lock_acquire_recursive>:
 80095f0:	4770      	bx	lr

080095f2 <__retarget_lock_release_recursive>:
 80095f2:	4770      	bx	lr

080095f4 <memcpy>:
 80095f4:	440a      	add	r2, r1
 80095f6:	4291      	cmp	r1, r2
 80095f8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80095fc:	d100      	bne.n	8009600 <memcpy+0xc>
 80095fe:	4770      	bx	lr
 8009600:	b510      	push	{r4, lr}
 8009602:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009606:	f803 4f01 	strb.w	r4, [r3, #1]!
 800960a:	4291      	cmp	r1, r2
 800960c:	d1f9      	bne.n	8009602 <memcpy+0xe>
 800960e:	bd10      	pop	{r4, pc}

08009610 <__ssputs_r>:
 8009610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009614:	688e      	ldr	r6, [r1, #8]
 8009616:	461f      	mov	r7, r3
 8009618:	42be      	cmp	r6, r7
 800961a:	680b      	ldr	r3, [r1, #0]
 800961c:	4682      	mov	sl, r0
 800961e:	460c      	mov	r4, r1
 8009620:	4690      	mov	r8, r2
 8009622:	d82d      	bhi.n	8009680 <__ssputs_r+0x70>
 8009624:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009628:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800962c:	d026      	beq.n	800967c <__ssputs_r+0x6c>
 800962e:	6965      	ldr	r5, [r4, #20]
 8009630:	6909      	ldr	r1, [r1, #16]
 8009632:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009636:	eba3 0901 	sub.w	r9, r3, r1
 800963a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800963e:	1c7b      	adds	r3, r7, #1
 8009640:	444b      	add	r3, r9
 8009642:	106d      	asrs	r5, r5, #1
 8009644:	429d      	cmp	r5, r3
 8009646:	bf38      	it	cc
 8009648:	461d      	movcc	r5, r3
 800964a:	0553      	lsls	r3, r2, #21
 800964c:	d527      	bpl.n	800969e <__ssputs_r+0x8e>
 800964e:	4629      	mov	r1, r5
 8009650:	f000 f958 	bl	8009904 <_malloc_r>
 8009654:	4606      	mov	r6, r0
 8009656:	b360      	cbz	r0, 80096b2 <__ssputs_r+0xa2>
 8009658:	6921      	ldr	r1, [r4, #16]
 800965a:	464a      	mov	r2, r9
 800965c:	f7ff ffca 	bl	80095f4 <memcpy>
 8009660:	89a3      	ldrh	r3, [r4, #12]
 8009662:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009666:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800966a:	81a3      	strh	r3, [r4, #12]
 800966c:	6126      	str	r6, [r4, #16]
 800966e:	6165      	str	r5, [r4, #20]
 8009670:	444e      	add	r6, r9
 8009672:	eba5 0509 	sub.w	r5, r5, r9
 8009676:	6026      	str	r6, [r4, #0]
 8009678:	60a5      	str	r5, [r4, #8]
 800967a:	463e      	mov	r6, r7
 800967c:	42be      	cmp	r6, r7
 800967e:	d900      	bls.n	8009682 <__ssputs_r+0x72>
 8009680:	463e      	mov	r6, r7
 8009682:	6820      	ldr	r0, [r4, #0]
 8009684:	4632      	mov	r2, r6
 8009686:	4641      	mov	r1, r8
 8009688:	f000 fb82 	bl	8009d90 <memmove>
 800968c:	68a3      	ldr	r3, [r4, #8]
 800968e:	1b9b      	subs	r3, r3, r6
 8009690:	60a3      	str	r3, [r4, #8]
 8009692:	6823      	ldr	r3, [r4, #0]
 8009694:	4433      	add	r3, r6
 8009696:	6023      	str	r3, [r4, #0]
 8009698:	2000      	movs	r0, #0
 800969a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800969e:	462a      	mov	r2, r5
 80096a0:	f000 fb48 	bl	8009d34 <_realloc_r>
 80096a4:	4606      	mov	r6, r0
 80096a6:	2800      	cmp	r0, #0
 80096a8:	d1e0      	bne.n	800966c <__ssputs_r+0x5c>
 80096aa:	6921      	ldr	r1, [r4, #16]
 80096ac:	4650      	mov	r0, sl
 80096ae:	f000 fb99 	bl	8009de4 <_free_r>
 80096b2:	230c      	movs	r3, #12
 80096b4:	f8ca 3000 	str.w	r3, [sl]
 80096b8:	89a3      	ldrh	r3, [r4, #12]
 80096ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096be:	81a3      	strh	r3, [r4, #12]
 80096c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80096c4:	e7e9      	b.n	800969a <__ssputs_r+0x8a>
	...

080096c8 <_svfiprintf_r>:
 80096c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096cc:	4698      	mov	r8, r3
 80096ce:	898b      	ldrh	r3, [r1, #12]
 80096d0:	061b      	lsls	r3, r3, #24
 80096d2:	b09d      	sub	sp, #116	@ 0x74
 80096d4:	4607      	mov	r7, r0
 80096d6:	460d      	mov	r5, r1
 80096d8:	4614      	mov	r4, r2
 80096da:	d510      	bpl.n	80096fe <_svfiprintf_r+0x36>
 80096dc:	690b      	ldr	r3, [r1, #16]
 80096de:	b973      	cbnz	r3, 80096fe <_svfiprintf_r+0x36>
 80096e0:	2140      	movs	r1, #64	@ 0x40
 80096e2:	f000 f90f 	bl	8009904 <_malloc_r>
 80096e6:	6028      	str	r0, [r5, #0]
 80096e8:	6128      	str	r0, [r5, #16]
 80096ea:	b930      	cbnz	r0, 80096fa <_svfiprintf_r+0x32>
 80096ec:	230c      	movs	r3, #12
 80096ee:	603b      	str	r3, [r7, #0]
 80096f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80096f4:	b01d      	add	sp, #116	@ 0x74
 80096f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096fa:	2340      	movs	r3, #64	@ 0x40
 80096fc:	616b      	str	r3, [r5, #20]
 80096fe:	2300      	movs	r3, #0
 8009700:	9309      	str	r3, [sp, #36]	@ 0x24
 8009702:	2320      	movs	r3, #32
 8009704:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009708:	f8cd 800c 	str.w	r8, [sp, #12]
 800970c:	2330      	movs	r3, #48	@ 0x30
 800970e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80098ac <_svfiprintf_r+0x1e4>
 8009712:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009716:	f04f 0901 	mov.w	r9, #1
 800971a:	4623      	mov	r3, r4
 800971c:	469a      	mov	sl, r3
 800971e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009722:	b10a      	cbz	r2, 8009728 <_svfiprintf_r+0x60>
 8009724:	2a25      	cmp	r2, #37	@ 0x25
 8009726:	d1f9      	bne.n	800971c <_svfiprintf_r+0x54>
 8009728:	ebba 0b04 	subs.w	fp, sl, r4
 800972c:	d00b      	beq.n	8009746 <_svfiprintf_r+0x7e>
 800972e:	465b      	mov	r3, fp
 8009730:	4622      	mov	r2, r4
 8009732:	4629      	mov	r1, r5
 8009734:	4638      	mov	r0, r7
 8009736:	f7ff ff6b 	bl	8009610 <__ssputs_r>
 800973a:	3001      	adds	r0, #1
 800973c:	f000 80a7 	beq.w	800988e <_svfiprintf_r+0x1c6>
 8009740:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009742:	445a      	add	r2, fp
 8009744:	9209      	str	r2, [sp, #36]	@ 0x24
 8009746:	f89a 3000 	ldrb.w	r3, [sl]
 800974a:	2b00      	cmp	r3, #0
 800974c:	f000 809f 	beq.w	800988e <_svfiprintf_r+0x1c6>
 8009750:	2300      	movs	r3, #0
 8009752:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009756:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800975a:	f10a 0a01 	add.w	sl, sl, #1
 800975e:	9304      	str	r3, [sp, #16]
 8009760:	9307      	str	r3, [sp, #28]
 8009762:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009766:	931a      	str	r3, [sp, #104]	@ 0x68
 8009768:	4654      	mov	r4, sl
 800976a:	2205      	movs	r2, #5
 800976c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009770:	484e      	ldr	r0, [pc, #312]	@ (80098ac <_svfiprintf_r+0x1e4>)
 8009772:	f7f6 fd65 	bl	8000240 <memchr>
 8009776:	9a04      	ldr	r2, [sp, #16]
 8009778:	b9d8      	cbnz	r0, 80097b2 <_svfiprintf_r+0xea>
 800977a:	06d0      	lsls	r0, r2, #27
 800977c:	bf44      	itt	mi
 800977e:	2320      	movmi	r3, #32
 8009780:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009784:	0711      	lsls	r1, r2, #28
 8009786:	bf44      	itt	mi
 8009788:	232b      	movmi	r3, #43	@ 0x2b
 800978a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800978e:	f89a 3000 	ldrb.w	r3, [sl]
 8009792:	2b2a      	cmp	r3, #42	@ 0x2a
 8009794:	d015      	beq.n	80097c2 <_svfiprintf_r+0xfa>
 8009796:	9a07      	ldr	r2, [sp, #28]
 8009798:	4654      	mov	r4, sl
 800979a:	2000      	movs	r0, #0
 800979c:	f04f 0c0a 	mov.w	ip, #10
 80097a0:	4621      	mov	r1, r4
 80097a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097a6:	3b30      	subs	r3, #48	@ 0x30
 80097a8:	2b09      	cmp	r3, #9
 80097aa:	d94b      	bls.n	8009844 <_svfiprintf_r+0x17c>
 80097ac:	b1b0      	cbz	r0, 80097dc <_svfiprintf_r+0x114>
 80097ae:	9207      	str	r2, [sp, #28]
 80097b0:	e014      	b.n	80097dc <_svfiprintf_r+0x114>
 80097b2:	eba0 0308 	sub.w	r3, r0, r8
 80097b6:	fa09 f303 	lsl.w	r3, r9, r3
 80097ba:	4313      	orrs	r3, r2
 80097bc:	9304      	str	r3, [sp, #16]
 80097be:	46a2      	mov	sl, r4
 80097c0:	e7d2      	b.n	8009768 <_svfiprintf_r+0xa0>
 80097c2:	9b03      	ldr	r3, [sp, #12]
 80097c4:	1d19      	adds	r1, r3, #4
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	9103      	str	r1, [sp, #12]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	bfbb      	ittet	lt
 80097ce:	425b      	neglt	r3, r3
 80097d0:	f042 0202 	orrlt.w	r2, r2, #2
 80097d4:	9307      	strge	r3, [sp, #28]
 80097d6:	9307      	strlt	r3, [sp, #28]
 80097d8:	bfb8      	it	lt
 80097da:	9204      	strlt	r2, [sp, #16]
 80097dc:	7823      	ldrb	r3, [r4, #0]
 80097de:	2b2e      	cmp	r3, #46	@ 0x2e
 80097e0:	d10a      	bne.n	80097f8 <_svfiprintf_r+0x130>
 80097e2:	7863      	ldrb	r3, [r4, #1]
 80097e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80097e6:	d132      	bne.n	800984e <_svfiprintf_r+0x186>
 80097e8:	9b03      	ldr	r3, [sp, #12]
 80097ea:	1d1a      	adds	r2, r3, #4
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	9203      	str	r2, [sp, #12]
 80097f0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80097f4:	3402      	adds	r4, #2
 80097f6:	9305      	str	r3, [sp, #20]
 80097f8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80098bc <_svfiprintf_r+0x1f4>
 80097fc:	7821      	ldrb	r1, [r4, #0]
 80097fe:	2203      	movs	r2, #3
 8009800:	4650      	mov	r0, sl
 8009802:	f7f6 fd1d 	bl	8000240 <memchr>
 8009806:	b138      	cbz	r0, 8009818 <_svfiprintf_r+0x150>
 8009808:	9b04      	ldr	r3, [sp, #16]
 800980a:	eba0 000a 	sub.w	r0, r0, sl
 800980e:	2240      	movs	r2, #64	@ 0x40
 8009810:	4082      	lsls	r2, r0
 8009812:	4313      	orrs	r3, r2
 8009814:	3401      	adds	r4, #1
 8009816:	9304      	str	r3, [sp, #16]
 8009818:	f814 1b01 	ldrb.w	r1, [r4], #1
 800981c:	4824      	ldr	r0, [pc, #144]	@ (80098b0 <_svfiprintf_r+0x1e8>)
 800981e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009822:	2206      	movs	r2, #6
 8009824:	f7f6 fd0c 	bl	8000240 <memchr>
 8009828:	2800      	cmp	r0, #0
 800982a:	d036      	beq.n	800989a <_svfiprintf_r+0x1d2>
 800982c:	4b21      	ldr	r3, [pc, #132]	@ (80098b4 <_svfiprintf_r+0x1ec>)
 800982e:	bb1b      	cbnz	r3, 8009878 <_svfiprintf_r+0x1b0>
 8009830:	9b03      	ldr	r3, [sp, #12]
 8009832:	3307      	adds	r3, #7
 8009834:	f023 0307 	bic.w	r3, r3, #7
 8009838:	3308      	adds	r3, #8
 800983a:	9303      	str	r3, [sp, #12]
 800983c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800983e:	4433      	add	r3, r6
 8009840:	9309      	str	r3, [sp, #36]	@ 0x24
 8009842:	e76a      	b.n	800971a <_svfiprintf_r+0x52>
 8009844:	fb0c 3202 	mla	r2, ip, r2, r3
 8009848:	460c      	mov	r4, r1
 800984a:	2001      	movs	r0, #1
 800984c:	e7a8      	b.n	80097a0 <_svfiprintf_r+0xd8>
 800984e:	2300      	movs	r3, #0
 8009850:	3401      	adds	r4, #1
 8009852:	9305      	str	r3, [sp, #20]
 8009854:	4619      	mov	r1, r3
 8009856:	f04f 0c0a 	mov.w	ip, #10
 800985a:	4620      	mov	r0, r4
 800985c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009860:	3a30      	subs	r2, #48	@ 0x30
 8009862:	2a09      	cmp	r2, #9
 8009864:	d903      	bls.n	800986e <_svfiprintf_r+0x1a6>
 8009866:	2b00      	cmp	r3, #0
 8009868:	d0c6      	beq.n	80097f8 <_svfiprintf_r+0x130>
 800986a:	9105      	str	r1, [sp, #20]
 800986c:	e7c4      	b.n	80097f8 <_svfiprintf_r+0x130>
 800986e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009872:	4604      	mov	r4, r0
 8009874:	2301      	movs	r3, #1
 8009876:	e7f0      	b.n	800985a <_svfiprintf_r+0x192>
 8009878:	ab03      	add	r3, sp, #12
 800987a:	9300      	str	r3, [sp, #0]
 800987c:	462a      	mov	r2, r5
 800987e:	4b0e      	ldr	r3, [pc, #56]	@ (80098b8 <_svfiprintf_r+0x1f0>)
 8009880:	a904      	add	r1, sp, #16
 8009882:	4638      	mov	r0, r7
 8009884:	f3af 8000 	nop.w
 8009888:	1c42      	adds	r2, r0, #1
 800988a:	4606      	mov	r6, r0
 800988c:	d1d6      	bne.n	800983c <_svfiprintf_r+0x174>
 800988e:	89ab      	ldrh	r3, [r5, #12]
 8009890:	065b      	lsls	r3, r3, #25
 8009892:	f53f af2d 	bmi.w	80096f0 <_svfiprintf_r+0x28>
 8009896:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009898:	e72c      	b.n	80096f4 <_svfiprintf_r+0x2c>
 800989a:	ab03      	add	r3, sp, #12
 800989c:	9300      	str	r3, [sp, #0]
 800989e:	462a      	mov	r2, r5
 80098a0:	4b05      	ldr	r3, [pc, #20]	@ (80098b8 <_svfiprintf_r+0x1f0>)
 80098a2:	a904      	add	r1, sp, #16
 80098a4:	4638      	mov	r0, r7
 80098a6:	f000 f91b 	bl	8009ae0 <_printf_i>
 80098aa:	e7ed      	b.n	8009888 <_svfiprintf_r+0x1c0>
 80098ac:	0800a1f0 	.word	0x0800a1f0
 80098b0:	0800a1fa 	.word	0x0800a1fa
 80098b4:	00000000 	.word	0x00000000
 80098b8:	08009611 	.word	0x08009611
 80098bc:	0800a1f6 	.word	0x0800a1f6

080098c0 <sbrk_aligned>:
 80098c0:	b570      	push	{r4, r5, r6, lr}
 80098c2:	4e0f      	ldr	r6, [pc, #60]	@ (8009900 <sbrk_aligned+0x40>)
 80098c4:	460c      	mov	r4, r1
 80098c6:	6831      	ldr	r1, [r6, #0]
 80098c8:	4605      	mov	r5, r0
 80098ca:	b911      	cbnz	r1, 80098d2 <sbrk_aligned+0x12>
 80098cc:	f000 fa7a 	bl	8009dc4 <_sbrk_r>
 80098d0:	6030      	str	r0, [r6, #0]
 80098d2:	4621      	mov	r1, r4
 80098d4:	4628      	mov	r0, r5
 80098d6:	f000 fa75 	bl	8009dc4 <_sbrk_r>
 80098da:	1c43      	adds	r3, r0, #1
 80098dc:	d103      	bne.n	80098e6 <sbrk_aligned+0x26>
 80098de:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80098e2:	4620      	mov	r0, r4
 80098e4:	bd70      	pop	{r4, r5, r6, pc}
 80098e6:	1cc4      	adds	r4, r0, #3
 80098e8:	f024 0403 	bic.w	r4, r4, #3
 80098ec:	42a0      	cmp	r0, r4
 80098ee:	d0f8      	beq.n	80098e2 <sbrk_aligned+0x22>
 80098f0:	1a21      	subs	r1, r4, r0
 80098f2:	4628      	mov	r0, r5
 80098f4:	f000 fa66 	bl	8009dc4 <_sbrk_r>
 80098f8:	3001      	adds	r0, #1
 80098fa:	d1f2      	bne.n	80098e2 <sbrk_aligned+0x22>
 80098fc:	e7ef      	b.n	80098de <sbrk_aligned+0x1e>
 80098fe:	bf00      	nop
 8009900:	20002850 	.word	0x20002850

08009904 <_malloc_r>:
 8009904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009908:	1ccd      	adds	r5, r1, #3
 800990a:	f025 0503 	bic.w	r5, r5, #3
 800990e:	3508      	adds	r5, #8
 8009910:	2d0c      	cmp	r5, #12
 8009912:	bf38      	it	cc
 8009914:	250c      	movcc	r5, #12
 8009916:	2d00      	cmp	r5, #0
 8009918:	4606      	mov	r6, r0
 800991a:	db01      	blt.n	8009920 <_malloc_r+0x1c>
 800991c:	42a9      	cmp	r1, r5
 800991e:	d904      	bls.n	800992a <_malloc_r+0x26>
 8009920:	230c      	movs	r3, #12
 8009922:	6033      	str	r3, [r6, #0]
 8009924:	2000      	movs	r0, #0
 8009926:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800992a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009a00 <_malloc_r+0xfc>
 800992e:	f000 f9f5 	bl	8009d1c <__malloc_lock>
 8009932:	f8d8 3000 	ldr.w	r3, [r8]
 8009936:	461c      	mov	r4, r3
 8009938:	bb44      	cbnz	r4, 800998c <_malloc_r+0x88>
 800993a:	4629      	mov	r1, r5
 800993c:	4630      	mov	r0, r6
 800993e:	f7ff ffbf 	bl	80098c0 <sbrk_aligned>
 8009942:	1c43      	adds	r3, r0, #1
 8009944:	4604      	mov	r4, r0
 8009946:	d158      	bne.n	80099fa <_malloc_r+0xf6>
 8009948:	f8d8 4000 	ldr.w	r4, [r8]
 800994c:	4627      	mov	r7, r4
 800994e:	2f00      	cmp	r7, #0
 8009950:	d143      	bne.n	80099da <_malloc_r+0xd6>
 8009952:	2c00      	cmp	r4, #0
 8009954:	d04b      	beq.n	80099ee <_malloc_r+0xea>
 8009956:	6823      	ldr	r3, [r4, #0]
 8009958:	4639      	mov	r1, r7
 800995a:	4630      	mov	r0, r6
 800995c:	eb04 0903 	add.w	r9, r4, r3
 8009960:	f000 fa30 	bl	8009dc4 <_sbrk_r>
 8009964:	4581      	cmp	r9, r0
 8009966:	d142      	bne.n	80099ee <_malloc_r+0xea>
 8009968:	6821      	ldr	r1, [r4, #0]
 800996a:	1a6d      	subs	r5, r5, r1
 800996c:	4629      	mov	r1, r5
 800996e:	4630      	mov	r0, r6
 8009970:	f7ff ffa6 	bl	80098c0 <sbrk_aligned>
 8009974:	3001      	adds	r0, #1
 8009976:	d03a      	beq.n	80099ee <_malloc_r+0xea>
 8009978:	6823      	ldr	r3, [r4, #0]
 800997a:	442b      	add	r3, r5
 800997c:	6023      	str	r3, [r4, #0]
 800997e:	f8d8 3000 	ldr.w	r3, [r8]
 8009982:	685a      	ldr	r2, [r3, #4]
 8009984:	bb62      	cbnz	r2, 80099e0 <_malloc_r+0xdc>
 8009986:	f8c8 7000 	str.w	r7, [r8]
 800998a:	e00f      	b.n	80099ac <_malloc_r+0xa8>
 800998c:	6822      	ldr	r2, [r4, #0]
 800998e:	1b52      	subs	r2, r2, r5
 8009990:	d420      	bmi.n	80099d4 <_malloc_r+0xd0>
 8009992:	2a0b      	cmp	r2, #11
 8009994:	d917      	bls.n	80099c6 <_malloc_r+0xc2>
 8009996:	1961      	adds	r1, r4, r5
 8009998:	42a3      	cmp	r3, r4
 800999a:	6025      	str	r5, [r4, #0]
 800999c:	bf18      	it	ne
 800999e:	6059      	strne	r1, [r3, #4]
 80099a0:	6863      	ldr	r3, [r4, #4]
 80099a2:	bf08      	it	eq
 80099a4:	f8c8 1000 	streq.w	r1, [r8]
 80099a8:	5162      	str	r2, [r4, r5]
 80099aa:	604b      	str	r3, [r1, #4]
 80099ac:	4630      	mov	r0, r6
 80099ae:	f000 f9bb 	bl	8009d28 <__malloc_unlock>
 80099b2:	f104 000b 	add.w	r0, r4, #11
 80099b6:	1d23      	adds	r3, r4, #4
 80099b8:	f020 0007 	bic.w	r0, r0, #7
 80099bc:	1ac2      	subs	r2, r0, r3
 80099be:	bf1c      	itt	ne
 80099c0:	1a1b      	subne	r3, r3, r0
 80099c2:	50a3      	strne	r3, [r4, r2]
 80099c4:	e7af      	b.n	8009926 <_malloc_r+0x22>
 80099c6:	6862      	ldr	r2, [r4, #4]
 80099c8:	42a3      	cmp	r3, r4
 80099ca:	bf0c      	ite	eq
 80099cc:	f8c8 2000 	streq.w	r2, [r8]
 80099d0:	605a      	strne	r2, [r3, #4]
 80099d2:	e7eb      	b.n	80099ac <_malloc_r+0xa8>
 80099d4:	4623      	mov	r3, r4
 80099d6:	6864      	ldr	r4, [r4, #4]
 80099d8:	e7ae      	b.n	8009938 <_malloc_r+0x34>
 80099da:	463c      	mov	r4, r7
 80099dc:	687f      	ldr	r7, [r7, #4]
 80099de:	e7b6      	b.n	800994e <_malloc_r+0x4a>
 80099e0:	461a      	mov	r2, r3
 80099e2:	685b      	ldr	r3, [r3, #4]
 80099e4:	42a3      	cmp	r3, r4
 80099e6:	d1fb      	bne.n	80099e0 <_malloc_r+0xdc>
 80099e8:	2300      	movs	r3, #0
 80099ea:	6053      	str	r3, [r2, #4]
 80099ec:	e7de      	b.n	80099ac <_malloc_r+0xa8>
 80099ee:	230c      	movs	r3, #12
 80099f0:	6033      	str	r3, [r6, #0]
 80099f2:	4630      	mov	r0, r6
 80099f4:	f000 f998 	bl	8009d28 <__malloc_unlock>
 80099f8:	e794      	b.n	8009924 <_malloc_r+0x20>
 80099fa:	6005      	str	r5, [r0, #0]
 80099fc:	e7d6      	b.n	80099ac <_malloc_r+0xa8>
 80099fe:	bf00      	nop
 8009a00:	20002854 	.word	0x20002854

08009a04 <_printf_common>:
 8009a04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a08:	4616      	mov	r6, r2
 8009a0a:	4698      	mov	r8, r3
 8009a0c:	688a      	ldr	r2, [r1, #8]
 8009a0e:	690b      	ldr	r3, [r1, #16]
 8009a10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009a14:	4293      	cmp	r3, r2
 8009a16:	bfb8      	it	lt
 8009a18:	4613      	movlt	r3, r2
 8009a1a:	6033      	str	r3, [r6, #0]
 8009a1c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009a20:	4607      	mov	r7, r0
 8009a22:	460c      	mov	r4, r1
 8009a24:	b10a      	cbz	r2, 8009a2a <_printf_common+0x26>
 8009a26:	3301      	adds	r3, #1
 8009a28:	6033      	str	r3, [r6, #0]
 8009a2a:	6823      	ldr	r3, [r4, #0]
 8009a2c:	0699      	lsls	r1, r3, #26
 8009a2e:	bf42      	ittt	mi
 8009a30:	6833      	ldrmi	r3, [r6, #0]
 8009a32:	3302      	addmi	r3, #2
 8009a34:	6033      	strmi	r3, [r6, #0]
 8009a36:	6825      	ldr	r5, [r4, #0]
 8009a38:	f015 0506 	ands.w	r5, r5, #6
 8009a3c:	d106      	bne.n	8009a4c <_printf_common+0x48>
 8009a3e:	f104 0a19 	add.w	sl, r4, #25
 8009a42:	68e3      	ldr	r3, [r4, #12]
 8009a44:	6832      	ldr	r2, [r6, #0]
 8009a46:	1a9b      	subs	r3, r3, r2
 8009a48:	42ab      	cmp	r3, r5
 8009a4a:	dc26      	bgt.n	8009a9a <_printf_common+0x96>
 8009a4c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009a50:	6822      	ldr	r2, [r4, #0]
 8009a52:	3b00      	subs	r3, #0
 8009a54:	bf18      	it	ne
 8009a56:	2301      	movne	r3, #1
 8009a58:	0692      	lsls	r2, r2, #26
 8009a5a:	d42b      	bmi.n	8009ab4 <_printf_common+0xb0>
 8009a5c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009a60:	4641      	mov	r1, r8
 8009a62:	4638      	mov	r0, r7
 8009a64:	47c8      	blx	r9
 8009a66:	3001      	adds	r0, #1
 8009a68:	d01e      	beq.n	8009aa8 <_printf_common+0xa4>
 8009a6a:	6823      	ldr	r3, [r4, #0]
 8009a6c:	6922      	ldr	r2, [r4, #16]
 8009a6e:	f003 0306 	and.w	r3, r3, #6
 8009a72:	2b04      	cmp	r3, #4
 8009a74:	bf02      	ittt	eq
 8009a76:	68e5      	ldreq	r5, [r4, #12]
 8009a78:	6833      	ldreq	r3, [r6, #0]
 8009a7a:	1aed      	subeq	r5, r5, r3
 8009a7c:	68a3      	ldr	r3, [r4, #8]
 8009a7e:	bf0c      	ite	eq
 8009a80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a84:	2500      	movne	r5, #0
 8009a86:	4293      	cmp	r3, r2
 8009a88:	bfc4      	itt	gt
 8009a8a:	1a9b      	subgt	r3, r3, r2
 8009a8c:	18ed      	addgt	r5, r5, r3
 8009a8e:	2600      	movs	r6, #0
 8009a90:	341a      	adds	r4, #26
 8009a92:	42b5      	cmp	r5, r6
 8009a94:	d11a      	bne.n	8009acc <_printf_common+0xc8>
 8009a96:	2000      	movs	r0, #0
 8009a98:	e008      	b.n	8009aac <_printf_common+0xa8>
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	4652      	mov	r2, sl
 8009a9e:	4641      	mov	r1, r8
 8009aa0:	4638      	mov	r0, r7
 8009aa2:	47c8      	blx	r9
 8009aa4:	3001      	adds	r0, #1
 8009aa6:	d103      	bne.n	8009ab0 <_printf_common+0xac>
 8009aa8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009aac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ab0:	3501      	adds	r5, #1
 8009ab2:	e7c6      	b.n	8009a42 <_printf_common+0x3e>
 8009ab4:	18e1      	adds	r1, r4, r3
 8009ab6:	1c5a      	adds	r2, r3, #1
 8009ab8:	2030      	movs	r0, #48	@ 0x30
 8009aba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009abe:	4422      	add	r2, r4
 8009ac0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009ac4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009ac8:	3302      	adds	r3, #2
 8009aca:	e7c7      	b.n	8009a5c <_printf_common+0x58>
 8009acc:	2301      	movs	r3, #1
 8009ace:	4622      	mov	r2, r4
 8009ad0:	4641      	mov	r1, r8
 8009ad2:	4638      	mov	r0, r7
 8009ad4:	47c8      	blx	r9
 8009ad6:	3001      	adds	r0, #1
 8009ad8:	d0e6      	beq.n	8009aa8 <_printf_common+0xa4>
 8009ada:	3601      	adds	r6, #1
 8009adc:	e7d9      	b.n	8009a92 <_printf_common+0x8e>
	...

08009ae0 <_printf_i>:
 8009ae0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ae4:	7e0f      	ldrb	r7, [r1, #24]
 8009ae6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009ae8:	2f78      	cmp	r7, #120	@ 0x78
 8009aea:	4691      	mov	r9, r2
 8009aec:	4680      	mov	r8, r0
 8009aee:	460c      	mov	r4, r1
 8009af0:	469a      	mov	sl, r3
 8009af2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009af6:	d807      	bhi.n	8009b08 <_printf_i+0x28>
 8009af8:	2f62      	cmp	r7, #98	@ 0x62
 8009afa:	d80a      	bhi.n	8009b12 <_printf_i+0x32>
 8009afc:	2f00      	cmp	r7, #0
 8009afe:	f000 80d1 	beq.w	8009ca4 <_printf_i+0x1c4>
 8009b02:	2f58      	cmp	r7, #88	@ 0x58
 8009b04:	f000 80b8 	beq.w	8009c78 <_printf_i+0x198>
 8009b08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009b10:	e03a      	b.n	8009b88 <_printf_i+0xa8>
 8009b12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009b16:	2b15      	cmp	r3, #21
 8009b18:	d8f6      	bhi.n	8009b08 <_printf_i+0x28>
 8009b1a:	a101      	add	r1, pc, #4	@ (adr r1, 8009b20 <_printf_i+0x40>)
 8009b1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b20:	08009b79 	.word	0x08009b79
 8009b24:	08009b8d 	.word	0x08009b8d
 8009b28:	08009b09 	.word	0x08009b09
 8009b2c:	08009b09 	.word	0x08009b09
 8009b30:	08009b09 	.word	0x08009b09
 8009b34:	08009b09 	.word	0x08009b09
 8009b38:	08009b8d 	.word	0x08009b8d
 8009b3c:	08009b09 	.word	0x08009b09
 8009b40:	08009b09 	.word	0x08009b09
 8009b44:	08009b09 	.word	0x08009b09
 8009b48:	08009b09 	.word	0x08009b09
 8009b4c:	08009c8b 	.word	0x08009c8b
 8009b50:	08009bb7 	.word	0x08009bb7
 8009b54:	08009c45 	.word	0x08009c45
 8009b58:	08009b09 	.word	0x08009b09
 8009b5c:	08009b09 	.word	0x08009b09
 8009b60:	08009cad 	.word	0x08009cad
 8009b64:	08009b09 	.word	0x08009b09
 8009b68:	08009bb7 	.word	0x08009bb7
 8009b6c:	08009b09 	.word	0x08009b09
 8009b70:	08009b09 	.word	0x08009b09
 8009b74:	08009c4d 	.word	0x08009c4d
 8009b78:	6833      	ldr	r3, [r6, #0]
 8009b7a:	1d1a      	adds	r2, r3, #4
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	6032      	str	r2, [r6, #0]
 8009b80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009b88:	2301      	movs	r3, #1
 8009b8a:	e09c      	b.n	8009cc6 <_printf_i+0x1e6>
 8009b8c:	6833      	ldr	r3, [r6, #0]
 8009b8e:	6820      	ldr	r0, [r4, #0]
 8009b90:	1d19      	adds	r1, r3, #4
 8009b92:	6031      	str	r1, [r6, #0]
 8009b94:	0606      	lsls	r6, r0, #24
 8009b96:	d501      	bpl.n	8009b9c <_printf_i+0xbc>
 8009b98:	681d      	ldr	r5, [r3, #0]
 8009b9a:	e003      	b.n	8009ba4 <_printf_i+0xc4>
 8009b9c:	0645      	lsls	r5, r0, #25
 8009b9e:	d5fb      	bpl.n	8009b98 <_printf_i+0xb8>
 8009ba0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009ba4:	2d00      	cmp	r5, #0
 8009ba6:	da03      	bge.n	8009bb0 <_printf_i+0xd0>
 8009ba8:	232d      	movs	r3, #45	@ 0x2d
 8009baa:	426d      	negs	r5, r5
 8009bac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009bb0:	4858      	ldr	r0, [pc, #352]	@ (8009d14 <_printf_i+0x234>)
 8009bb2:	230a      	movs	r3, #10
 8009bb4:	e011      	b.n	8009bda <_printf_i+0xfa>
 8009bb6:	6821      	ldr	r1, [r4, #0]
 8009bb8:	6833      	ldr	r3, [r6, #0]
 8009bba:	0608      	lsls	r0, r1, #24
 8009bbc:	f853 5b04 	ldr.w	r5, [r3], #4
 8009bc0:	d402      	bmi.n	8009bc8 <_printf_i+0xe8>
 8009bc2:	0649      	lsls	r1, r1, #25
 8009bc4:	bf48      	it	mi
 8009bc6:	b2ad      	uxthmi	r5, r5
 8009bc8:	2f6f      	cmp	r7, #111	@ 0x6f
 8009bca:	4852      	ldr	r0, [pc, #328]	@ (8009d14 <_printf_i+0x234>)
 8009bcc:	6033      	str	r3, [r6, #0]
 8009bce:	bf14      	ite	ne
 8009bd0:	230a      	movne	r3, #10
 8009bd2:	2308      	moveq	r3, #8
 8009bd4:	2100      	movs	r1, #0
 8009bd6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009bda:	6866      	ldr	r6, [r4, #4]
 8009bdc:	60a6      	str	r6, [r4, #8]
 8009bde:	2e00      	cmp	r6, #0
 8009be0:	db05      	blt.n	8009bee <_printf_i+0x10e>
 8009be2:	6821      	ldr	r1, [r4, #0]
 8009be4:	432e      	orrs	r6, r5
 8009be6:	f021 0104 	bic.w	r1, r1, #4
 8009bea:	6021      	str	r1, [r4, #0]
 8009bec:	d04b      	beq.n	8009c86 <_printf_i+0x1a6>
 8009bee:	4616      	mov	r6, r2
 8009bf0:	fbb5 f1f3 	udiv	r1, r5, r3
 8009bf4:	fb03 5711 	mls	r7, r3, r1, r5
 8009bf8:	5dc7      	ldrb	r7, [r0, r7]
 8009bfa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009bfe:	462f      	mov	r7, r5
 8009c00:	42bb      	cmp	r3, r7
 8009c02:	460d      	mov	r5, r1
 8009c04:	d9f4      	bls.n	8009bf0 <_printf_i+0x110>
 8009c06:	2b08      	cmp	r3, #8
 8009c08:	d10b      	bne.n	8009c22 <_printf_i+0x142>
 8009c0a:	6823      	ldr	r3, [r4, #0]
 8009c0c:	07df      	lsls	r7, r3, #31
 8009c0e:	d508      	bpl.n	8009c22 <_printf_i+0x142>
 8009c10:	6923      	ldr	r3, [r4, #16]
 8009c12:	6861      	ldr	r1, [r4, #4]
 8009c14:	4299      	cmp	r1, r3
 8009c16:	bfde      	ittt	le
 8009c18:	2330      	movle	r3, #48	@ 0x30
 8009c1a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009c1e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009c22:	1b92      	subs	r2, r2, r6
 8009c24:	6122      	str	r2, [r4, #16]
 8009c26:	f8cd a000 	str.w	sl, [sp]
 8009c2a:	464b      	mov	r3, r9
 8009c2c:	aa03      	add	r2, sp, #12
 8009c2e:	4621      	mov	r1, r4
 8009c30:	4640      	mov	r0, r8
 8009c32:	f7ff fee7 	bl	8009a04 <_printf_common>
 8009c36:	3001      	adds	r0, #1
 8009c38:	d14a      	bne.n	8009cd0 <_printf_i+0x1f0>
 8009c3a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c3e:	b004      	add	sp, #16
 8009c40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c44:	6823      	ldr	r3, [r4, #0]
 8009c46:	f043 0320 	orr.w	r3, r3, #32
 8009c4a:	6023      	str	r3, [r4, #0]
 8009c4c:	4832      	ldr	r0, [pc, #200]	@ (8009d18 <_printf_i+0x238>)
 8009c4e:	2778      	movs	r7, #120	@ 0x78
 8009c50:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009c54:	6823      	ldr	r3, [r4, #0]
 8009c56:	6831      	ldr	r1, [r6, #0]
 8009c58:	061f      	lsls	r7, r3, #24
 8009c5a:	f851 5b04 	ldr.w	r5, [r1], #4
 8009c5e:	d402      	bmi.n	8009c66 <_printf_i+0x186>
 8009c60:	065f      	lsls	r7, r3, #25
 8009c62:	bf48      	it	mi
 8009c64:	b2ad      	uxthmi	r5, r5
 8009c66:	6031      	str	r1, [r6, #0]
 8009c68:	07d9      	lsls	r1, r3, #31
 8009c6a:	bf44      	itt	mi
 8009c6c:	f043 0320 	orrmi.w	r3, r3, #32
 8009c70:	6023      	strmi	r3, [r4, #0]
 8009c72:	b11d      	cbz	r5, 8009c7c <_printf_i+0x19c>
 8009c74:	2310      	movs	r3, #16
 8009c76:	e7ad      	b.n	8009bd4 <_printf_i+0xf4>
 8009c78:	4826      	ldr	r0, [pc, #152]	@ (8009d14 <_printf_i+0x234>)
 8009c7a:	e7e9      	b.n	8009c50 <_printf_i+0x170>
 8009c7c:	6823      	ldr	r3, [r4, #0]
 8009c7e:	f023 0320 	bic.w	r3, r3, #32
 8009c82:	6023      	str	r3, [r4, #0]
 8009c84:	e7f6      	b.n	8009c74 <_printf_i+0x194>
 8009c86:	4616      	mov	r6, r2
 8009c88:	e7bd      	b.n	8009c06 <_printf_i+0x126>
 8009c8a:	6833      	ldr	r3, [r6, #0]
 8009c8c:	6825      	ldr	r5, [r4, #0]
 8009c8e:	6961      	ldr	r1, [r4, #20]
 8009c90:	1d18      	adds	r0, r3, #4
 8009c92:	6030      	str	r0, [r6, #0]
 8009c94:	062e      	lsls	r6, r5, #24
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	d501      	bpl.n	8009c9e <_printf_i+0x1be>
 8009c9a:	6019      	str	r1, [r3, #0]
 8009c9c:	e002      	b.n	8009ca4 <_printf_i+0x1c4>
 8009c9e:	0668      	lsls	r0, r5, #25
 8009ca0:	d5fb      	bpl.n	8009c9a <_printf_i+0x1ba>
 8009ca2:	8019      	strh	r1, [r3, #0]
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	6123      	str	r3, [r4, #16]
 8009ca8:	4616      	mov	r6, r2
 8009caa:	e7bc      	b.n	8009c26 <_printf_i+0x146>
 8009cac:	6833      	ldr	r3, [r6, #0]
 8009cae:	1d1a      	adds	r2, r3, #4
 8009cb0:	6032      	str	r2, [r6, #0]
 8009cb2:	681e      	ldr	r6, [r3, #0]
 8009cb4:	6862      	ldr	r2, [r4, #4]
 8009cb6:	2100      	movs	r1, #0
 8009cb8:	4630      	mov	r0, r6
 8009cba:	f7f6 fac1 	bl	8000240 <memchr>
 8009cbe:	b108      	cbz	r0, 8009cc4 <_printf_i+0x1e4>
 8009cc0:	1b80      	subs	r0, r0, r6
 8009cc2:	6060      	str	r0, [r4, #4]
 8009cc4:	6863      	ldr	r3, [r4, #4]
 8009cc6:	6123      	str	r3, [r4, #16]
 8009cc8:	2300      	movs	r3, #0
 8009cca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009cce:	e7aa      	b.n	8009c26 <_printf_i+0x146>
 8009cd0:	6923      	ldr	r3, [r4, #16]
 8009cd2:	4632      	mov	r2, r6
 8009cd4:	4649      	mov	r1, r9
 8009cd6:	4640      	mov	r0, r8
 8009cd8:	47d0      	blx	sl
 8009cda:	3001      	adds	r0, #1
 8009cdc:	d0ad      	beq.n	8009c3a <_printf_i+0x15a>
 8009cde:	6823      	ldr	r3, [r4, #0]
 8009ce0:	079b      	lsls	r3, r3, #30
 8009ce2:	d413      	bmi.n	8009d0c <_printf_i+0x22c>
 8009ce4:	68e0      	ldr	r0, [r4, #12]
 8009ce6:	9b03      	ldr	r3, [sp, #12]
 8009ce8:	4298      	cmp	r0, r3
 8009cea:	bfb8      	it	lt
 8009cec:	4618      	movlt	r0, r3
 8009cee:	e7a6      	b.n	8009c3e <_printf_i+0x15e>
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	4632      	mov	r2, r6
 8009cf4:	4649      	mov	r1, r9
 8009cf6:	4640      	mov	r0, r8
 8009cf8:	47d0      	blx	sl
 8009cfa:	3001      	adds	r0, #1
 8009cfc:	d09d      	beq.n	8009c3a <_printf_i+0x15a>
 8009cfe:	3501      	adds	r5, #1
 8009d00:	68e3      	ldr	r3, [r4, #12]
 8009d02:	9903      	ldr	r1, [sp, #12]
 8009d04:	1a5b      	subs	r3, r3, r1
 8009d06:	42ab      	cmp	r3, r5
 8009d08:	dcf2      	bgt.n	8009cf0 <_printf_i+0x210>
 8009d0a:	e7eb      	b.n	8009ce4 <_printf_i+0x204>
 8009d0c:	2500      	movs	r5, #0
 8009d0e:	f104 0619 	add.w	r6, r4, #25
 8009d12:	e7f5      	b.n	8009d00 <_printf_i+0x220>
 8009d14:	0800a201 	.word	0x0800a201
 8009d18:	0800a212 	.word	0x0800a212

08009d1c <__malloc_lock>:
 8009d1c:	4801      	ldr	r0, [pc, #4]	@ (8009d24 <__malloc_lock+0x8>)
 8009d1e:	f7ff bc67 	b.w	80095f0 <__retarget_lock_acquire_recursive>
 8009d22:	bf00      	nop
 8009d24:	2000284c 	.word	0x2000284c

08009d28 <__malloc_unlock>:
 8009d28:	4801      	ldr	r0, [pc, #4]	@ (8009d30 <__malloc_unlock+0x8>)
 8009d2a:	f7ff bc62 	b.w	80095f2 <__retarget_lock_release_recursive>
 8009d2e:	bf00      	nop
 8009d30:	2000284c 	.word	0x2000284c

08009d34 <_realloc_r>:
 8009d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d38:	4607      	mov	r7, r0
 8009d3a:	4614      	mov	r4, r2
 8009d3c:	460d      	mov	r5, r1
 8009d3e:	b921      	cbnz	r1, 8009d4a <_realloc_r+0x16>
 8009d40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d44:	4611      	mov	r1, r2
 8009d46:	f7ff bddd 	b.w	8009904 <_malloc_r>
 8009d4a:	b92a      	cbnz	r2, 8009d58 <_realloc_r+0x24>
 8009d4c:	f000 f84a 	bl	8009de4 <_free_r>
 8009d50:	4625      	mov	r5, r4
 8009d52:	4628      	mov	r0, r5
 8009d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d58:	f000 f88e 	bl	8009e78 <_malloc_usable_size_r>
 8009d5c:	4284      	cmp	r4, r0
 8009d5e:	4606      	mov	r6, r0
 8009d60:	d802      	bhi.n	8009d68 <_realloc_r+0x34>
 8009d62:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009d66:	d8f4      	bhi.n	8009d52 <_realloc_r+0x1e>
 8009d68:	4621      	mov	r1, r4
 8009d6a:	4638      	mov	r0, r7
 8009d6c:	f7ff fdca 	bl	8009904 <_malloc_r>
 8009d70:	4680      	mov	r8, r0
 8009d72:	b908      	cbnz	r0, 8009d78 <_realloc_r+0x44>
 8009d74:	4645      	mov	r5, r8
 8009d76:	e7ec      	b.n	8009d52 <_realloc_r+0x1e>
 8009d78:	42b4      	cmp	r4, r6
 8009d7a:	4622      	mov	r2, r4
 8009d7c:	4629      	mov	r1, r5
 8009d7e:	bf28      	it	cs
 8009d80:	4632      	movcs	r2, r6
 8009d82:	f7ff fc37 	bl	80095f4 <memcpy>
 8009d86:	4629      	mov	r1, r5
 8009d88:	4638      	mov	r0, r7
 8009d8a:	f000 f82b 	bl	8009de4 <_free_r>
 8009d8e:	e7f1      	b.n	8009d74 <_realloc_r+0x40>

08009d90 <memmove>:
 8009d90:	4288      	cmp	r0, r1
 8009d92:	b510      	push	{r4, lr}
 8009d94:	eb01 0402 	add.w	r4, r1, r2
 8009d98:	d902      	bls.n	8009da0 <memmove+0x10>
 8009d9a:	4284      	cmp	r4, r0
 8009d9c:	4623      	mov	r3, r4
 8009d9e:	d807      	bhi.n	8009db0 <memmove+0x20>
 8009da0:	1e43      	subs	r3, r0, #1
 8009da2:	42a1      	cmp	r1, r4
 8009da4:	d008      	beq.n	8009db8 <memmove+0x28>
 8009da6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009daa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009dae:	e7f8      	b.n	8009da2 <memmove+0x12>
 8009db0:	4402      	add	r2, r0
 8009db2:	4601      	mov	r1, r0
 8009db4:	428a      	cmp	r2, r1
 8009db6:	d100      	bne.n	8009dba <memmove+0x2a>
 8009db8:	bd10      	pop	{r4, pc}
 8009dba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009dbe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009dc2:	e7f7      	b.n	8009db4 <memmove+0x24>

08009dc4 <_sbrk_r>:
 8009dc4:	b538      	push	{r3, r4, r5, lr}
 8009dc6:	4d06      	ldr	r5, [pc, #24]	@ (8009de0 <_sbrk_r+0x1c>)
 8009dc8:	2300      	movs	r3, #0
 8009dca:	4604      	mov	r4, r0
 8009dcc:	4608      	mov	r0, r1
 8009dce:	602b      	str	r3, [r5, #0]
 8009dd0:	f7f9 fa50 	bl	8003274 <_sbrk>
 8009dd4:	1c43      	adds	r3, r0, #1
 8009dd6:	d102      	bne.n	8009dde <_sbrk_r+0x1a>
 8009dd8:	682b      	ldr	r3, [r5, #0]
 8009dda:	b103      	cbz	r3, 8009dde <_sbrk_r+0x1a>
 8009ddc:	6023      	str	r3, [r4, #0]
 8009dde:	bd38      	pop	{r3, r4, r5, pc}
 8009de0:	20002858 	.word	0x20002858

08009de4 <_free_r>:
 8009de4:	b538      	push	{r3, r4, r5, lr}
 8009de6:	4605      	mov	r5, r0
 8009de8:	2900      	cmp	r1, #0
 8009dea:	d041      	beq.n	8009e70 <_free_r+0x8c>
 8009dec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009df0:	1f0c      	subs	r4, r1, #4
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	bfb8      	it	lt
 8009df6:	18e4      	addlt	r4, r4, r3
 8009df8:	f7ff ff90 	bl	8009d1c <__malloc_lock>
 8009dfc:	4a1d      	ldr	r2, [pc, #116]	@ (8009e74 <_free_r+0x90>)
 8009dfe:	6813      	ldr	r3, [r2, #0]
 8009e00:	b933      	cbnz	r3, 8009e10 <_free_r+0x2c>
 8009e02:	6063      	str	r3, [r4, #4]
 8009e04:	6014      	str	r4, [r2, #0]
 8009e06:	4628      	mov	r0, r5
 8009e08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e0c:	f7ff bf8c 	b.w	8009d28 <__malloc_unlock>
 8009e10:	42a3      	cmp	r3, r4
 8009e12:	d908      	bls.n	8009e26 <_free_r+0x42>
 8009e14:	6820      	ldr	r0, [r4, #0]
 8009e16:	1821      	adds	r1, r4, r0
 8009e18:	428b      	cmp	r3, r1
 8009e1a:	bf01      	itttt	eq
 8009e1c:	6819      	ldreq	r1, [r3, #0]
 8009e1e:	685b      	ldreq	r3, [r3, #4]
 8009e20:	1809      	addeq	r1, r1, r0
 8009e22:	6021      	streq	r1, [r4, #0]
 8009e24:	e7ed      	b.n	8009e02 <_free_r+0x1e>
 8009e26:	461a      	mov	r2, r3
 8009e28:	685b      	ldr	r3, [r3, #4]
 8009e2a:	b10b      	cbz	r3, 8009e30 <_free_r+0x4c>
 8009e2c:	42a3      	cmp	r3, r4
 8009e2e:	d9fa      	bls.n	8009e26 <_free_r+0x42>
 8009e30:	6811      	ldr	r1, [r2, #0]
 8009e32:	1850      	adds	r0, r2, r1
 8009e34:	42a0      	cmp	r0, r4
 8009e36:	d10b      	bne.n	8009e50 <_free_r+0x6c>
 8009e38:	6820      	ldr	r0, [r4, #0]
 8009e3a:	4401      	add	r1, r0
 8009e3c:	1850      	adds	r0, r2, r1
 8009e3e:	4283      	cmp	r3, r0
 8009e40:	6011      	str	r1, [r2, #0]
 8009e42:	d1e0      	bne.n	8009e06 <_free_r+0x22>
 8009e44:	6818      	ldr	r0, [r3, #0]
 8009e46:	685b      	ldr	r3, [r3, #4]
 8009e48:	6053      	str	r3, [r2, #4]
 8009e4a:	4408      	add	r0, r1
 8009e4c:	6010      	str	r0, [r2, #0]
 8009e4e:	e7da      	b.n	8009e06 <_free_r+0x22>
 8009e50:	d902      	bls.n	8009e58 <_free_r+0x74>
 8009e52:	230c      	movs	r3, #12
 8009e54:	602b      	str	r3, [r5, #0]
 8009e56:	e7d6      	b.n	8009e06 <_free_r+0x22>
 8009e58:	6820      	ldr	r0, [r4, #0]
 8009e5a:	1821      	adds	r1, r4, r0
 8009e5c:	428b      	cmp	r3, r1
 8009e5e:	bf04      	itt	eq
 8009e60:	6819      	ldreq	r1, [r3, #0]
 8009e62:	685b      	ldreq	r3, [r3, #4]
 8009e64:	6063      	str	r3, [r4, #4]
 8009e66:	bf04      	itt	eq
 8009e68:	1809      	addeq	r1, r1, r0
 8009e6a:	6021      	streq	r1, [r4, #0]
 8009e6c:	6054      	str	r4, [r2, #4]
 8009e6e:	e7ca      	b.n	8009e06 <_free_r+0x22>
 8009e70:	bd38      	pop	{r3, r4, r5, pc}
 8009e72:	bf00      	nop
 8009e74:	20002854 	.word	0x20002854

08009e78 <_malloc_usable_size_r>:
 8009e78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e7c:	1f18      	subs	r0, r3, #4
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	bfbc      	itt	lt
 8009e82:	580b      	ldrlt	r3, [r1, r0]
 8009e84:	18c0      	addlt	r0, r0, r3
 8009e86:	4770      	bx	lr

08009e88 <_init>:
 8009e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e8a:	bf00      	nop
 8009e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e8e:	bc08      	pop	{r3}
 8009e90:	469e      	mov	lr, r3
 8009e92:	4770      	bx	lr

08009e94 <_fini>:
 8009e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e96:	bf00      	nop
 8009e98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e9a:	bc08      	pop	{r3}
 8009e9c:	469e      	mov	lr, r3
 8009e9e:	4770      	bx	lr
