// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module collectorUnit(	// ventus/src/pipeline/operandCollector.scala:49:7
  input         clock,	// ventus/src/pipeline/operandCollector.scala:49:7
                reset,	// ventus/src/pipeline/operandCollector.scala:49:7
  output        io_control_ready,	// ventus/src/pipeline/operandCollector.scala:50:14
  input         io_control_valid,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [31:0] io_control_bits_inst,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [1:0]  io_control_bits_wid,	// ventus/src/pipeline/operandCollector.scala:50:14
  input         io_control_bits_fp,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [1:0]  io_control_bits_branch,	// ventus/src/pipeline/operandCollector.scala:50:14
  input         io_control_bits_simt_stack,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_simt_stack_op,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_barrier,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [1:0]  io_control_bits_csr,	// ventus/src/pipeline/operandCollector.scala:50:14
  input         io_control_bits_reverse,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [1:0]  io_control_bits_sel_alu2,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_sel_alu1,	// ventus/src/pipeline/operandCollector.scala:50:14
  input         io_control_bits_isvec,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [1:0]  io_control_bits_sel_alu3,	// ventus/src/pipeline/operandCollector.scala:50:14
  input         io_control_bits_mask,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [3:0]  io_control_bits_sel_imm,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [1:0]  io_control_bits_mem_whb,	// ventus/src/pipeline/operandCollector.scala:50:14
  input         io_control_bits_mem_unsigned,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [5:0]  io_control_bits_alu_fn,	// ventus/src/pipeline/operandCollector.scala:50:14
  input         io_control_bits_force_rm_rtz,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_is_vls12,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_mem,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_mul,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_tc,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_disable_mask,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_custom_signal_0,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [1:0]  io_control_bits_mem_cmd,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_mop,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [7:0]  io_control_bits_reg_idx1,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_reg_idx2,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_reg_idx3,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_reg_idxw,	// ventus/src/pipeline/operandCollector.scala:50:14
  input         io_control_bits_wvd,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_fence,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_sfu,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_readmask,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_writemask,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_wxd,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [31:0] io_control_bits_pc,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [6:0]  io_control_bits_imm_ext,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [7:0]  io_control_bits_spike_info_sm_id,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [31:0] io_control_bits_spike_info_pc,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_spike_info_inst,	// ventus/src/pipeline/operandCollector.scala:50:14
  input         io_control_bits_atomic,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_aq,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_control_bits_rl,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_0_valid,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [1:0]  io_bankIn_0_bits_regOrder,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [31:0] io_bankIn_0_bits_data_0,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_0_bits_data_1,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_0_bits_data_2,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_0_bits_data_3,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_0_bits_data_4,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_0_bits_data_5,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_0_bits_data_6,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_0_bits_data_7,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_0_bits_v0_0,	// ventus/src/pipeline/operandCollector.scala:50:14
  input         io_bankIn_1_valid,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [1:0]  io_bankIn_1_bits_regOrder,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [31:0] io_bankIn_1_bits_data_0,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_1_bits_data_1,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_1_bits_data_2,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_1_bits_data_3,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_1_bits_data_4,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_1_bits_data_5,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_1_bits_data_6,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_1_bits_data_7,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_1_bits_v0_0,	// ventus/src/pipeline/operandCollector.scala:50:14
  input         io_bankIn_2_valid,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [1:0]  io_bankIn_2_bits_regOrder,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [31:0] io_bankIn_2_bits_data_0,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_2_bits_data_1,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_2_bits_data_2,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_2_bits_data_3,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_2_bits_data_4,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_2_bits_data_5,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_2_bits_data_6,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_2_bits_data_7,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_2_bits_v0_0,	// ventus/src/pipeline/operandCollector.scala:50:14
  input         io_bankIn_3_valid,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [1:0]  io_bankIn_3_bits_regOrder,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [31:0] io_bankIn_3_bits_data_0,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_3_bits_data_1,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_3_bits_data_2,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_3_bits_data_3,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_3_bits_data_4,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_3_bits_data_5,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_3_bits_data_6,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_3_bits_data_7,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_bankIn_3_bits_v0_0,	// ventus/src/pipeline/operandCollector.scala:50:14
  input         io_issue_ready,	// ventus/src/pipeline/operandCollector.scala:50:14
  output        io_issue_valid,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [31:0] io_issue_bits_alu_src1_0,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src1_1,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src1_2,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src1_3,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src1_4,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src1_5,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src1_6,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src1_7,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src2_0,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src2_1,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src2_2,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src2_3,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src2_4,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src2_5,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src2_6,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src2_7,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src3_0,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src3_1,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src3_2,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src3_3,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src3_4,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src3_5,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src3_6,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_alu_src3_7,	// ventus/src/pipeline/operandCollector.scala:50:14
  output        io_issue_bits_mask_0,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_mask_1,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_mask_2,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_mask_3,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_mask_4,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_mask_5,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_mask_6,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_mask_7,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [31:0] io_issue_bits_control_inst,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [1:0]  io_issue_bits_control_wid,	// ventus/src/pipeline/operandCollector.scala:50:14
  output        io_issue_bits_control_fp,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [1:0]  io_issue_bits_control_branch,	// ventus/src/pipeline/operandCollector.scala:50:14
  output        io_issue_bits_control_simt_stack,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_simt_stack_op,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_barrier,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [1:0]  io_issue_bits_control_csr,	// ventus/src/pipeline/operandCollector.scala:50:14
  output        io_issue_bits_control_reverse,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [1:0]  io_issue_bits_control_sel_alu2,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_sel_alu1,	// ventus/src/pipeline/operandCollector.scala:50:14
  output        io_issue_bits_control_isvec,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [1:0]  io_issue_bits_control_sel_alu3,	// ventus/src/pipeline/operandCollector.scala:50:14
  output        io_issue_bits_control_mask,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [3:0]  io_issue_bits_control_sel_imm,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [1:0]  io_issue_bits_control_mem_whb,	// ventus/src/pipeline/operandCollector.scala:50:14
  output        io_issue_bits_control_mem_unsigned,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [5:0]  io_issue_bits_control_alu_fn,	// ventus/src/pipeline/operandCollector.scala:50:14
  output        io_issue_bits_control_force_rm_rtz,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_is_vls12,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_mem,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_mul,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_tc,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_disable_mask,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_custom_signal_0,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [1:0]  io_issue_bits_control_mem_cmd,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_mop,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [7:0]  io_issue_bits_control_reg_idx1,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_reg_idx2,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_reg_idx3,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_reg_idxw,	// ventus/src/pipeline/operandCollector.scala:50:14
  output        io_issue_bits_control_wvd,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_fence,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_sfu,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_readmask,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_writemask,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_wxd,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [31:0] io_issue_bits_control_pc,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [6:0]  io_issue_bits_control_imm_ext,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [7:0]  io_issue_bits_control_spike_info_sm_id,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [31:0] io_issue_bits_control_spike_info_pc,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_spike_info_inst,	// ventus/src/pipeline/operandCollector.scala:50:14
  output        io_issue_bits_control_atomic,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_aq,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_issue_bits_control_rl,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_outArbiterIO_0_valid,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [7:0]  io_outArbiterIO_0_bits_rsAddr,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [1:0]  io_outArbiterIO_0_bits_bankID,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_outArbiterIO_0_bits_rsType,	// ventus/src/pipeline/operandCollector.scala:50:14
  output        io_outArbiterIO_1_valid,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [7:0]  io_outArbiterIO_1_bits_rsAddr,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [1:0]  io_outArbiterIO_1_bits_bankID,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_outArbiterIO_1_bits_rsType,	// ventus/src/pipeline/operandCollector.scala:50:14
  output        io_outArbiterIO_2_valid,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [7:0]  io_outArbiterIO_2_bits_rsAddr,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [1:0]  io_outArbiterIO_2_bits_bankID,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_outArbiterIO_2_bits_rsType,	// ventus/src/pipeline/operandCollector.scala:50:14
  output [7:0]  io_outArbiterIO_3_bits_rsAddr,	// ventus/src/pipeline/operandCollector.scala:50:14
  input  [10:0] io_sgpr_base_0,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_sgpr_base_1,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_sgpr_base_2,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_sgpr_base_3,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_vgpr_base_0,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_vgpr_base_1,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_vgpr_base_2,	// ventus/src/pipeline/operandCollector.scala:50:14
                io_vgpr_base_3	// ventus/src/pipeline/operandCollector.scala:50:14
);

  wire             readyWire_3;	// ventus/src/pipeline/operandCollector.scala:164:13, :180:16, :184:28, :248:36
  wire             readyWire_2;	// ventus/src/pipeline/operandCollector.scala:164:13, :180:16, :184:28, :243:81
  wire             readyWire_1;	// ventus/src/pipeline/operandCollector.scala:164:13, :180:16, :184:28, :233:48
  wire             readyWire_0;	// ventus/src/pipeline/operandCollector.scala:164:13, :180:16, :184:28, :223:51
  wire [1:0]       rsTypeWire_2;	// ventus/src/pipeline/operandCollector.scala:163:14, :180:16, :184:28, :207:23
  wire [1:0]       rsTypeWire_1;	// ventus/src/pipeline/operandCollector.scala:163:14, :180:16, :184:28, :206:23
  wire [1:0]       rsTypeWire_0;	// ventus/src/pipeline/operandCollector.scala:163:14, :180:16, :184:28, :205:23
  wire [7:0]       regIdxWire_2;	// ventus/src/pipeline/operandCollector.scala:162:14, :180:16, :184:28, :189:23
  wire [7:0]       regIdxWire_1;	// ventus/src/pipeline/operandCollector.scala:162:14, :180:16, :184:28, :188:23
  wire [7:0]       regIdxWire_0;	// ventus/src/pipeline/operandCollector.scala:162:14, :180:16, :184:28, :187:23
  wire             io_control_ready_0;	// ventus/src/pipeline/operandCollector.scala:140:39
  wire [31:0]      _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:83:19
  reg  [31:0]      controlReg_inst;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [1:0]       controlReg_wid;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_fp;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [1:0]       controlReg_branch;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_simt_stack;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_simt_stack_op;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_barrier;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [1:0]       controlReg_csr;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_reverse;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [1:0]       controlReg_sel_alu2;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [1:0]       controlReg_sel_alu1;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_isvec;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [1:0]       controlReg_sel_alu3;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_mask;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [3:0]       controlReg_sel_imm;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [1:0]       controlReg_mem_whb;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_mem_unsigned;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [5:0]       controlReg_alu_fn;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_force_rm_rtz;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_is_vls12;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_mem;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_mul;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_tc;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_disable_mask;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_custom_signal_0;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [1:0]       controlReg_mem_cmd;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [1:0]       controlReg_mop;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [7:0]       controlReg_reg_idx1;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [7:0]       controlReg_reg_idx2;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [7:0]       controlReg_reg_idx3;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [7:0]       controlReg_reg_idxw;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_wvd;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_fence;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_sfu;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_readmask;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_writemask;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_wxd;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [31:0]      controlReg_pc;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [6:0]       controlReg_imm_ext;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [7:0]       controlReg_spike_info_sm_id;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [31:0]      controlReg_spike_info_pc;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [31:0]      controlReg_spike_info_inst;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_atomic;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_aq;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg              controlReg_rl;	// ventus/src/pipeline/operandCollector.scala:60:23
  reg  [1:0]       rsType_0;	// ventus/src/pipeline/operandCollector.scala:67:19
  reg  [1:0]       rsType_1;	// ventus/src/pipeline/operandCollector.scala:67:19
  reg  [1:0]       rsType_2;	// ventus/src/pipeline/operandCollector.scala:67:19
  reg              ready_0;	// ventus/src/pipeline/operandCollector.scala:68:22
  reg              ready_1;	// ventus/src/pipeline/operandCollector.scala:68:22
  reg              ready_2;	// ventus/src/pipeline/operandCollector.scala:68:22
  reg              ready_3;	// ventus/src/pipeline/operandCollector.scala:68:22
  reg              valid_0;	// ventus/src/pipeline/operandCollector.scala:69:22
  reg              valid_1;	// ventus/src/pipeline/operandCollector.scala:69:22
  reg              valid_2;	// ventus/src/pipeline/operandCollector.scala:69:22
  reg              valid_3;	// ventus/src/pipeline/operandCollector.scala:69:22
  reg  [7:0]       regIdx_0;	// ventus/src/pipeline/operandCollector.scala:70:19
  reg  [7:0]       regIdx_1;	// ventus/src/pipeline/operandCollector.scala:70:19
  reg  [7:0]       regIdx_2;	// ventus/src/pipeline/operandCollector.scala:70:19
  reg  [31:0]      rsReg_0_0;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_0_1;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_0_2;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_0_3;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_0_4;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_0_5;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_0_6;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_0_7;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_1_0;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_1_1;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_1_2;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_1_3;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_1_4;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_1_5;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_1_6;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_1_7;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_2_0;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_2_1;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_2_2;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_2_3;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_2_4;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_2_5;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_2_6;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg  [31:0]      rsReg_2_7;	// ventus/src/pipeline/operandCollector.scala:71:22
  reg              mask_0;	// ventus/src/pipeline/operandCollector.scala:72:17
  reg              mask_1;	// ventus/src/pipeline/operandCollector.scala:72:17
  reg              mask_2;	// ventus/src/pipeline/operandCollector.scala:72:17
  reg              mask_3;	// ventus/src/pipeline/operandCollector.scala:72:17
  reg              mask_4;	// ventus/src/pipeline/operandCollector.scala:72:17
  reg              mask_5;	// ventus/src/pipeline/operandCollector.scala:72:17
  reg              mask_6;	// ventus/src/pipeline/operandCollector.scala:72:17
  reg              mask_7;	// ventus/src/pipeline/operandCollector.scala:72:17
  reg              customCtrlReg;	// ventus/src/pipeline/operandCollector.scala:80:30
  reg  [1:0]       state;	// ventus/src/pipeline/operandCollector.scala:86:22
  wire             _io_outArbiterIO_3_valid_T = io_control_ready_0 & io_control_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:140:39
  wire             _GEN = _io_outArbiterIO_3_valid_T & ~(|state);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:86:22, :103:69, :108:30
  wire [1:0]       _GEN_0 = _GEN ? rsTypeWire_0 : rsType_0;	// ventus/src/pipeline/operandCollector.scala:67:19, :108:{13,30}, :163:14, :180:16, :184:28, :205:23
  wire [3:0][10:0] _GEN_1 =
    {{io_sgpr_base_3}, {io_sgpr_base_2}, {io_sgpr_base_1}, {io_sgpr_base_0}};	// ventus/src/pipeline/operandCollector.scala:110:78
  wire [7:0]       _GEN_2 = {2'h0, regIdxWire_0[7:2]};	// ventus/src/pipeline/operandCollector.scala:86:22, :110:{78,110,127}, :162:14, :180:16, :184:28, :187:23
  wire [7:0]       _GEN_3 = {2'h0, regIdx_0[7:2]};	// ventus/src/pipeline/operandCollector.scala:70:19, :86:22, :110:78, :112:{73,105,118}
  wire [3:0][10:0] _GEN_4 =
    {{io_vgpr_base_3}, {io_vgpr_base_2}, {io_vgpr_base_1}, {io_vgpr_base_0}};	// ventus/src/pipeline/operandCollector.scala:116:78
  wire [1:0]       _GEN_5 = _GEN ? rsTypeWire_1 : rsType_1;	// ventus/src/pipeline/operandCollector.scala:67:19, :108:{13,30}, :163:14, :180:16, :184:28, :206:23
  wire [7:0]       _GEN_6 = {2'h0, regIdxWire_1[7:2]};	// ventus/src/pipeline/operandCollector.scala:86:22, :110:{78,110,127}, :162:14, :180:16, :184:28, :188:23
  wire [7:0]       _GEN_7 = {2'h0, regIdx_1[7:2]};	// ventus/src/pipeline/operandCollector.scala:70:19, :86:22, :110:78, :112:{73,105,118}
  wire [1:0]       _GEN_8 = _GEN ? rsTypeWire_2 : rsType_2;	// ventus/src/pipeline/operandCollector.scala:67:19, :108:{13,30}, :163:14, :180:16, :184:28, :207:23
  wire [7:0]       _GEN_9 = {2'h0, regIdxWire_2[7:2]};	// ventus/src/pipeline/operandCollector.scala:86:22, :110:{78,110,127}, :162:14, :180:16, :184:28, :189:23
  wire [7:0]       _GEN_10 = {2'h0, regIdx_2[7:2]};	// ventus/src/pipeline/operandCollector.scala:70:19, :86:22, :110:78, :112:{73,105,118}
  wire             _io_bankIn_3_ready_T = state == 2'h1;	// ventus/src/pipeline/operandCollector.scala:86:22, :129:34
  wire             _imm_io_sel_T_2 = state == 2'h1;	// ventus/src/pipeline/operandCollector.scala:86:22, :129:34, :133:32
  wire             io_issue_valid_0 = state == 2'h2;	// ventus/src/pipeline/operandCollector.scala:86:22, :110:78, :139:26
  assign io_control_ready_0 = ~(|state) & {valid_3, valid_2, valid_1, valid_0} == 4'h0;	// ventus/src/pipeline/operandCollector.scala:69:22, :86:22, :103:69, :140:{39,49,56}, :176:38
  wire             _GEN_11 = ~(|state) & _io_outArbiterIO_3_valid_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:60:23, :86:22, :103:69, :133:32, :180:16, :184:28, :185:20
  assign regIdxWire_0 = _GEN_11 ? io_control_bits_reg_idx1 : 8'h0;	// ventus/src/pipeline/operandCollector.scala:60:23, :162:{14,29}, :180:16, :184:28, :185:20, :187:23
  assign regIdxWire_1 = _GEN_11 ? io_control_bits_reg_idx2 : 8'h0;	// ventus/src/pipeline/operandCollector.scala:60:23, :162:{14,29}, :180:16, :184:28, :185:20, :188:23
  wire             _GEN_12 = io_control_bits_branch != 2'h3;	// ventus/src/pipeline/operandCollector.scala:191:48
  wire [3:0][7:0]  _GEN_13 =
    {{io_control_bits_isvec & ~io_control_bits_readmask
        ? io_control_bits_reg_idx3
        : io_control_bits_reg_idx2},
     {io_control_bits_reg_idx3},
     {io_control_bits_reg_idx3},
     {io_control_bits_sel_alu3 == 2'h1 | _GEN_12
        ? io_control_bits_reg_idx3
        : io_control_bits_reg_idx1}};	// ventus/src/pipeline/operandCollector.scala:129:34, :189:66, :191:48, :193:{25,48,51}
  assign regIdxWire_2 = _GEN_11 ? _GEN_13[io_control_bits_sel_alu3] : 8'h0;	// ventus/src/pipeline/operandCollector.scala:60:23, :162:{14,29}, :180:16, :184:28, :185:20, :189:{23,66}
  assign rsTypeWire_0 = _GEN_11 ? io_control_bits_sel_alu1 : 2'h0;	// ventus/src/pipeline/operandCollector.scala:60:23, :86:22, :163:14, :180:16, :184:28, :185:20, :205:23
  assign rsTypeWire_1 = _GEN_11 ? io_control_bits_sel_alu2 : 2'h0;	// ventus/src/pipeline/operandCollector.scala:60:23, :86:22, :163:14, :180:16, :184:28, :185:20, :206:23
  wire [3:0][1:0]  _GEN_14 =
    {{io_control_bits_isvec ? 2'h2 : 2'h1}, {2'h1}, {2'h2}, {{_GEN_12, 1'h1}}};	// ventus/src/pipeline/operandCollector.scala:108:79, :110:78, :129:34, :189:66, :191:48, :207:66, :209:25, :211:25
  assign rsTypeWire_2 = _GEN_11 ? _GEN_14[io_control_bits_sel_alu3] : 2'h0;	// ventus/src/pipeline/operandCollector.scala:60:23, :86:22, :163:14, :180:16, :184:28, :185:20, :189:66, :207:{23,66}
  wire             _GEN_15 = io_control_bits_sel_alu1 == 2'h0;	// ventus/src/pipeline/operandCollector.scala:86:22, :227:44
  wire             _GEN_16 = (&io_control_bits_sel_alu1) | _GEN_15;	// ventus/src/pipeline/operandCollector.scala:223:{39,51}, :225:20, :227:{44,53}
  assign readyWire_0 = _GEN_11 & _GEN_16;	// ventus/src/pipeline/operandCollector.scala:60:23, :164:13, :180:16, :184:28, :185:20, :223:51, :225:20, :227:53
  wire             _GEN_17 = io_control_bits_sel_alu2 == 2'h0;	// ventus/src/pipeline/operandCollector.scala:86:22, :237:44
  wire             _GEN_18 = (&io_control_bits_sel_alu2) | _GEN_17;	// ventus/src/pipeline/operandCollector.scala:233:{38,48}, :235:20, :237:{44,55}
  assign readyWire_1 = _GEN_11 & _GEN_18;	// ventus/src/pipeline/operandCollector.scala:60:23, :164:13, :180:16, :184:28, :185:20, :233:48, :235:20, :237:55
  wire             _GEN_19 = io_control_bits_sel_alu3 == 2'h0 & _GEN_12;	// ventus/src/pipeline/operandCollector.scala:86:22, :191:48, :243:{39,49}
  assign readyWire_2 = _GEN_11 & _GEN_19;	// ventus/src/pipeline/operandCollector.scala:60:23, :164:13, :180:16, :184:28, :185:20, :243:{49,81}
  assign readyWire_3 = _GEN_11 & ~io_control_bits_mask;	// ventus/src/pipeline/operandCollector.scala:60:23, :164:13, :180:16, :184:28, :185:20, :248:{14,36}
  wire             _GEN_20 =
    (_io_bankIn_3_ready_T & ~ready_0 | _io_outArbiterIO_3_valid_T & ~readyWire_0)
    & io_bankIn_0_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:68:22, :129:{34,45,57,66,86,102}, :164:13, :180:16, :184:28, :223:51
  wire             _GEN_21 = io_bankIn_0_bits_regOrder == 2'h0;	// ventus/src/pipeline/operandCollector.scala:86:22, :267:39
  wire [1:0]       _GEN_22 = _io_outArbiterIO_3_valid_T ? rsTypeWire_0 : rsType_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:67:19, :163:14, :180:16, :184:28, :205:23, :268:32
  wire             _GEN_23 =
    _GEN_22 == 2'h1 & (_imm_io_sel_T_2 ? (|regIdx_0) : ~(|state) & (|regIdxWire_0));	// ventus/src/pipeline/operandCollector.scala:70:19, :86:22, :103:69, :129:34, :133:32, :162:14, :180:16, :184:28, :187:23, :268:{32,115}, :270:26, :271:40, :273:43, :274:38
  wire [31:0]      _GEN_24 = _GEN_23 ? io_bankIn_0_bits_data_0 : 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:50, :268:115, :270:26
  wire             _GEN_25 = _GEN_22 == 2'h2;	// ventus/src/pipeline/operandCollector.scala:110:78, :268:{32,115}
  wire             _GEN_26 = _GEN_25 | _GEN_23;	// ventus/src/pipeline/operandCollector.scala:268:115, :270:26
  wire             _GEN_27 = _GEN_20 & _GEN_21;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:264:20, :266:29, :267:{39,48}, :268:16
  wire             _GEN_28 =
    (_io_bankIn_3_ready_T & ~ready_1 | _io_outArbiterIO_3_valid_T & ~readyWire_1)
    & io_bankIn_1_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:68:22, :129:{34,45,57,66,86,102}, :164:13, :180:16, :184:28, :233:48
  wire             _GEN_29 = io_bankIn_1_bits_regOrder == 2'h0;	// ventus/src/pipeline/operandCollector.scala:86:22, :267:39
  wire [31:0]      _GEN_30 = _GEN_23 ? io_bankIn_1_bits_data_0 : 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:50, :268:115, :270:26
  wire             _GEN_31 = _GEN_28 & _GEN_29;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:266:29, :267:{39,48}, :268:16
  wire             _GEN_32 =
    (_io_bankIn_3_ready_T & ~ready_2 | _io_outArbiterIO_3_valid_T & ~readyWire_2)
    & io_bankIn_2_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:68:22, :129:{34,45,57,66,86,102}, :164:13, :180:16, :184:28, :243:81
  wire             _GEN_33 = io_bankIn_2_bits_regOrder == 2'h0;	// ventus/src/pipeline/operandCollector.scala:86:22, :267:39
  wire [31:0]      _GEN_34 = _GEN_23 ? io_bankIn_2_bits_data_0 : 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:50, :268:115, :270:26
  wire             _GEN_35 = _GEN_32 & _GEN_33;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:266:29, :267:{39,48}, :268:16
  wire             _GEN_36 =
    (_io_bankIn_3_ready_T & ~ready_3 | _io_outArbiterIO_3_valid_T & ~readyWire_3)
    & io_bankIn_3_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:68:22, :129:{34,45,57,66,86,102}, :164:13, :180:16, :184:28, :248:36
  wire             _GEN_37 = io_bankIn_3_bits_regOrder == 2'h0;	// ventus/src/pipeline/operandCollector.scala:86:22, :267:39
  wire [31:0]      _GEN_38 = _GEN_23 ? io_bankIn_3_bits_data_0 : 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:50, :268:115, :270:26
  wire             _GEN_39 = _GEN_36 & _GEN_37;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:266:29, :267:{39,48}, :268:16
  wire [31:0]      rsRead_0 =
    _GEN_39
      ? (_GEN_26 ? io_bankIn_3_bits_data_0 : 32'h0)
      : _GEN_35
          ? (_GEN_26 ? io_bankIn_2_bits_data_0 : 32'h0)
          : _GEN_31
              ? (_GEN_26 ? io_bankIn_1_bits_data_0 : 32'h0)
              : _GEN_20 & _GEN_21 & _GEN_26 ? io_bankIn_0_bits_data_0 : 32'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:71:50, :264:20, :266:29, :267:{39,48}, :268:{16,115}, :270:26
  wire [31:0]      rsRead_1 =
    _GEN_39
      ? (_GEN_25 ? io_bankIn_3_bits_data_1 : _GEN_38)
      : _GEN_35
          ? (_GEN_25 ? io_bankIn_2_bits_data_1 : _GEN_34)
          : _GEN_31
              ? (_GEN_25 ? io_bankIn_1_bits_data_1 : _GEN_30)
              : _GEN_27 ? (_GEN_25 ? io_bankIn_0_bits_data_1 : _GEN_24) : 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:50, :264:20, :266:29, :267:48, :268:{16,115}, :270:26
  wire [31:0]      rsRead_2 =
    _GEN_39
      ? (_GEN_25 ? io_bankIn_3_bits_data_2 : _GEN_38)
      : _GEN_35
          ? (_GEN_25 ? io_bankIn_2_bits_data_2 : _GEN_34)
          : _GEN_31
              ? (_GEN_25 ? io_bankIn_1_bits_data_2 : _GEN_30)
              : _GEN_27 ? (_GEN_25 ? io_bankIn_0_bits_data_2 : _GEN_24) : 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:50, :264:20, :266:29, :267:48, :268:{16,115}, :270:26
  wire [31:0]      rsRead_3 =
    _GEN_39
      ? (_GEN_25 ? io_bankIn_3_bits_data_3 : _GEN_38)
      : _GEN_35
          ? (_GEN_25 ? io_bankIn_2_bits_data_3 : _GEN_34)
          : _GEN_31
              ? (_GEN_25 ? io_bankIn_1_bits_data_3 : _GEN_30)
              : _GEN_27 ? (_GEN_25 ? io_bankIn_0_bits_data_3 : _GEN_24) : 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:50, :264:20, :266:29, :267:48, :268:{16,115}, :270:26
  wire [31:0]      rsRead_4 =
    _GEN_39
      ? (_GEN_25 ? io_bankIn_3_bits_data_4 : _GEN_38)
      : _GEN_35
          ? (_GEN_25 ? io_bankIn_2_bits_data_4 : _GEN_34)
          : _GEN_31
              ? (_GEN_25 ? io_bankIn_1_bits_data_4 : _GEN_30)
              : _GEN_27 ? (_GEN_25 ? io_bankIn_0_bits_data_4 : _GEN_24) : 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:50, :264:20, :266:29, :267:48, :268:{16,115}, :270:26
  wire [31:0]      rsRead_5 =
    _GEN_39
      ? (_GEN_25 ? io_bankIn_3_bits_data_5 : _GEN_38)
      : _GEN_35
          ? (_GEN_25 ? io_bankIn_2_bits_data_5 : _GEN_34)
          : _GEN_31
              ? (_GEN_25 ? io_bankIn_1_bits_data_5 : _GEN_30)
              : _GEN_27 ? (_GEN_25 ? io_bankIn_0_bits_data_5 : _GEN_24) : 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:50, :264:20, :266:29, :267:48, :268:{16,115}, :270:26
  wire [31:0]      rsRead_6 =
    _GEN_39
      ? (_GEN_25 ? io_bankIn_3_bits_data_6 : _GEN_38)
      : _GEN_35
          ? (_GEN_25 ? io_bankIn_2_bits_data_6 : _GEN_34)
          : _GEN_31
              ? (_GEN_25 ? io_bankIn_1_bits_data_6 : _GEN_30)
              : _GEN_27 ? (_GEN_25 ? io_bankIn_0_bits_data_6 : _GEN_24) : 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:50, :264:20, :266:29, :267:48, :268:{16,115}, :270:26
  wire [31:0]      rsRead_7 =
    _GEN_39
      ? (_GEN_25 ? io_bankIn_3_bits_data_7 : _GEN_38)
      : _GEN_35
          ? (_GEN_25 ? io_bankIn_2_bits_data_7 : _GEN_34)
          : _GEN_31
              ? (_GEN_25 ? io_bankIn_1_bits_data_7 : _GEN_30)
              : _GEN_27 ? (_GEN_25 ? io_bankIn_0_bits_data_7 : _GEN_24) : 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:50, :264:20, :266:29, :267:48, :268:{16,115}, :270:26
  always @(posedge clock) begin	// ventus/src/pipeline/operandCollector.scala:49:7
    automatic logic _GEN_40;	// ventus/src/pipeline/operandCollector.scala:287:45
    automatic logic _GEN_41;	// ventus/src/pipeline/operandCollector.scala:302:45
    automatic logic _GEN_42;	// ventus/src/pipeline/operandCollector.scala:180:16, :267:48, :287:54, :302:54, :311:54
    automatic logic _GEN_43;	// ventus/src/pipeline/operandCollector.scala:287:45
    automatic logic _GEN_44;	// ventus/src/pipeline/operandCollector.scala:302:45
    automatic logic _GEN_45;	// ventus/src/pipeline/operandCollector.scala:266:29, :267:48, :287:54, :302:54, :311:54
    automatic logic _GEN_46;	// ventus/src/pipeline/operandCollector.scala:287:45
    automatic logic _GEN_47;	// ventus/src/pipeline/operandCollector.scala:302:45
    automatic logic _GEN_48;	// ventus/src/pipeline/operandCollector.scala:266:29, :267:48, :287:54, :302:54, :311:54
    automatic logic _GEN_49;	// ventus/src/pipeline/operandCollector.scala:287:45
    automatic logic _GEN_50;	// ventus/src/pipeline/operandCollector.scala:302:45
    automatic logic _GEN_51;	// ventus/src/pipeline/operandCollector.scala:266:29, :267:48, :287:54, :302:54, :311:54
    _GEN_40 = io_bankIn_0_bits_regOrder == 2'h1;	// ventus/src/pipeline/operandCollector.scala:129:34, :287:45
    _GEN_41 = io_bankIn_0_bits_regOrder == 2'h2;	// ventus/src/pipeline/operandCollector.scala:110:78, :302:45
    _GEN_42 = _GEN_21 | _GEN_40 | _GEN_41;	// ventus/src/pipeline/operandCollector.scala:180:16, :267:{39,48}, :287:{45,54}, :302:{45,54}, :311:54
    _GEN_43 = io_bankIn_1_bits_regOrder == 2'h1;	// ventus/src/pipeline/operandCollector.scala:129:34, :287:45
    _GEN_44 = io_bankIn_1_bits_regOrder == 2'h2;	// ventus/src/pipeline/operandCollector.scala:110:78, :302:45
    _GEN_45 = _GEN_29 | _GEN_43 | _GEN_44;	// ventus/src/pipeline/operandCollector.scala:266:29, :267:{39,48}, :287:{45,54}, :302:{45,54}, :311:54
    _GEN_46 = io_bankIn_2_bits_regOrder == 2'h1;	// ventus/src/pipeline/operandCollector.scala:129:34, :287:45
    _GEN_47 = io_bankIn_2_bits_regOrder == 2'h2;	// ventus/src/pipeline/operandCollector.scala:110:78, :302:45
    _GEN_48 = _GEN_33 | _GEN_46 | _GEN_47;	// ventus/src/pipeline/operandCollector.scala:266:29, :267:{39,48}, :287:{45,54}, :302:{45,54}, :311:54
    _GEN_49 = io_bankIn_3_bits_regOrder == 2'h1;	// ventus/src/pipeline/operandCollector.scala:129:34, :287:45
    _GEN_50 = io_bankIn_3_bits_regOrder == 2'h2;	// ventus/src/pipeline/operandCollector.scala:110:78, :302:45
    _GEN_51 = _GEN_37 | _GEN_49 | _GEN_50;	// ventus/src/pipeline/operandCollector.scala:266:29, :267:{39,48}, :287:{45,54}, :302:{45,54}, :311:54
    if (_GEN_11) begin	// ventus/src/pipeline/operandCollector.scala:60:23, :180:16, :184:28, :185:20
      controlReg_inst <= io_control_bits_inst;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_wid <= io_control_bits_wid;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_fp <= io_control_bits_fp;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_branch <= io_control_bits_branch;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_simt_stack <= io_control_bits_simt_stack;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_simt_stack_op <= io_control_bits_simt_stack_op;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_barrier <= io_control_bits_barrier;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_csr <= io_control_bits_csr;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_reverse <= io_control_bits_reverse;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_sel_alu2 <= io_control_bits_sel_alu2;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_sel_alu1 <= io_control_bits_sel_alu1;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_isvec <= io_control_bits_isvec;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_sel_alu3 <= io_control_bits_sel_alu3;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_mask <= io_control_bits_mask;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_sel_imm <= io_control_bits_sel_imm;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_mem_whb <= io_control_bits_mem_whb;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_mem_unsigned <= io_control_bits_mem_unsigned;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_alu_fn <= io_control_bits_alu_fn;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_force_rm_rtz <= io_control_bits_force_rm_rtz;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_is_vls12 <= io_control_bits_is_vls12;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_mem <= io_control_bits_mem;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_mul <= io_control_bits_mul;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_tc <= io_control_bits_tc;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_disable_mask <= io_control_bits_disable_mask;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_custom_signal_0 <= io_control_bits_custom_signal_0;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_mem_cmd <= io_control_bits_mem_cmd;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_mop <= io_control_bits_mop;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_reg_idx1 <= io_control_bits_reg_idx1;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_reg_idx2 <= io_control_bits_reg_idx2;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_reg_idx3 <= io_control_bits_reg_idx3;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_reg_idxw <= io_control_bits_reg_idxw;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_wvd <= io_control_bits_wvd;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_fence <= io_control_bits_fence;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_sfu <= io_control_bits_sfu;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_readmask <= io_control_bits_readmask;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_writemask <= io_control_bits_writemask;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_wxd <= io_control_bits_wxd;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_pc <= io_control_bits_pc;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_imm_ext <= io_control_bits_imm_ext;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_spike_info_sm_id <= io_control_bits_spike_info_sm_id;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_spike_info_pc <= io_control_bits_spike_info_pc;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_spike_info_inst <= io_control_bits_spike_info_inst;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_atomic <= io_control_bits_atomic;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_aq <= io_control_bits_aq;	// ventus/src/pipeline/operandCollector.scala:60:23
      controlReg_rl <= io_control_bits_rl;	// ventus/src/pipeline/operandCollector.scala:60:23
      rsType_0 <= io_control_bits_sel_alu1;	// ventus/src/pipeline/operandCollector.scala:67:19
      rsType_1 <= io_control_bits_sel_alu2;	// ventus/src/pipeline/operandCollector.scala:67:19
      rsType_2 <= _GEN_14[io_control_bits_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:67:19, :189:66, :207:66
      regIdx_0 <= io_control_bits_reg_idx1;	// ventus/src/pipeline/operandCollector.scala:70:19
      regIdx_1 <= io_control_bits_reg_idx2;	// ventus/src/pipeline/operandCollector.scala:70:19
      regIdx_2 <= _GEN_13[io_control_bits_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:70:19, :189:66
    end
    if (~_GEN_36 | _GEN_51 | ~(&io_bankIn_3_bits_regOrder)) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:266:29, :267:48, :287:54, :302:54, :311:{45,54}
      if (~_GEN_32 | _GEN_48 | ~(&io_bankIn_2_bits_regOrder)) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:266:29, :267:48, :287:54, :302:54, :311:{45,54}
        if (~_GEN_28 | _GEN_45 | ~(&io_bankIn_1_bits_regOrder)) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:266:29, :267:48, :287:54, :302:54, :311:{45,54}
          if (~_GEN_20 | _GEN_42 | ~(&io_bankIn_0_bits_regOrder)) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:180:16, :266:29, :267:48, :287:54, :302:54, :311:{45,54}
            automatic logic _GEN_52;	// ventus/src/pipeline/operandCollector.scala:72:17, :180:16, :184:28, :248:36, :250:21
            _GEN_52 = ~(|state) & _io_outArbiterIO_3_valid_T & ~io_control_bits_mask;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:72:17, :86:22, :103:69, :133:32, :180:16, :184:28, :248:{14,36}, :250:21
            mask_0 <= _GEN_52 | mask_0;	// ventus/src/pipeline/operandCollector.scala:72:17, :180:16, :184:28, :248:36, :250:21
            if (_GEN_52) begin	// ventus/src/pipeline/operandCollector.scala:72:17, :180:16, :184:28, :248:36, :250:21
              mask_1 <= io_control_bits_isvec;	// ventus/src/pipeline/operandCollector.scala:72:17
              mask_2 <= io_control_bits_isvec;	// ventus/src/pipeline/operandCollector.scala:72:17
              mask_3 <= io_control_bits_isvec;	// ventus/src/pipeline/operandCollector.scala:72:17
              mask_4 <= io_control_bits_isvec;	// ventus/src/pipeline/operandCollector.scala:72:17
              mask_5 <= io_control_bits_isvec;	// ventus/src/pipeline/operandCollector.scala:72:17
              mask_6 <= io_control_bits_isvec;	// ventus/src/pipeline/operandCollector.scala:72:17
              mask_7 <= io_control_bits_isvec;	// ventus/src/pipeline/operandCollector.scala:72:17
            end
          end
          else begin	// ventus/src/pipeline/operandCollector.scala:180:16, :266:29, :267:48
            mask_0 <= io_bankIn_0_bits_v0_0[0];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
            mask_1 <= io_bankIn_0_bits_v0_0[1];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
            mask_2 <= io_bankIn_0_bits_v0_0[2];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
            mask_3 <= io_bankIn_0_bits_v0_0[3];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
            mask_4 <= io_bankIn_0_bits_v0_0[4];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
            mask_5 <= io_bankIn_0_bits_v0_0[5];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
            mask_6 <= io_bankIn_0_bits_v0_0[6];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
            mask_7 <= io_bankIn_0_bits_v0_0[7];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
          end
        end
        else begin	// ventus/src/pipeline/operandCollector.scala:266:29, :267:48
          mask_0 <= io_bankIn_1_bits_v0_0[0];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
          mask_1 <= io_bankIn_1_bits_v0_0[1];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
          mask_2 <= io_bankIn_1_bits_v0_0[2];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
          mask_3 <= io_bankIn_1_bits_v0_0[3];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
          mask_4 <= io_bankIn_1_bits_v0_0[4];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
          mask_5 <= io_bankIn_1_bits_v0_0[5];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
          mask_6 <= io_bankIn_1_bits_v0_0[6];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
          mask_7 <= io_bankIn_1_bits_v0_0[7];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
        end
      end
      else begin	// ventus/src/pipeline/operandCollector.scala:266:29, :267:48
        mask_0 <= io_bankIn_2_bits_v0_0[0];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
        mask_1 <= io_bankIn_2_bits_v0_0[1];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
        mask_2 <= io_bankIn_2_bits_v0_0[2];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
        mask_3 <= io_bankIn_2_bits_v0_0[3];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
        mask_4 <= io_bankIn_2_bits_v0_0[4];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
        mask_5 <= io_bankIn_2_bits_v0_0[5];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
        mask_6 <= io_bankIn_2_bits_v0_0[6];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
        mask_7 <= io_bankIn_2_bits_v0_0[7];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
      end
    end
    else begin	// ventus/src/pipeline/operandCollector.scala:266:29, :267:48
      mask_0 <= io_bankIn_3_bits_v0_0[0];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
      mask_1 <= io_bankIn_3_bits_v0_0[1];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
      mask_2 <= io_bankIn_3_bits_v0_0[2];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
      mask_3 <= io_bankIn_3_bits_v0_0[3];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
      mask_4 <= io_bankIn_3_bits_v0_0[4];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
      mask_5 <= io_bankIn_3_bits_v0_0[5];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
      mask_6 <= io_bankIn_3_bits_v0_0[6];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
      mask_7 <= io_bankIn_3_bits_v0_0[7];	// ventus/src/pipeline/operandCollector.scala:72:17, :313:51
    end
    if (reset) begin	// ventus/src/pipeline/operandCollector.scala:49:7
      ready_0 <= 1'h0;	// ventus/src/pipeline/operandCollector.scala:68:{22,38}
      ready_1 <= 1'h0;	// ventus/src/pipeline/operandCollector.scala:68:{22,38}
      ready_2 <= 1'h0;	// ventus/src/pipeline/operandCollector.scala:68:{22,38}
      ready_3 <= 1'h0;	// ventus/src/pipeline/operandCollector.scala:68:{22,38}
      valid_0 <= 1'h0;	// ventus/src/pipeline/operandCollector.scala:68:38, :69:22
      valid_1 <= 1'h0;	// ventus/src/pipeline/operandCollector.scala:68:38, :69:22
      valid_2 <= 1'h0;	// ventus/src/pipeline/operandCollector.scala:68:38, :69:22
      valid_3 <= 1'h0;	// ventus/src/pipeline/operandCollector.scala:68:38, :69:22
      rsReg_0_0 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_0_1 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_0_2 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_0_3 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_0_4 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_0_5 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_0_6 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_0_7 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_1_0 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_1_1 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_1_2 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_1_3 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_1_4 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_1_5 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_1_6 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_1_7 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_2_0 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_2_1 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_2_2 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_2_3 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_2_4 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_2_5 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_2_6 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      rsReg_2_7 <= 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}
      customCtrlReg <= 1'h0;	// ventus/src/pipeline/operandCollector.scala:68:38, :80:30
      state <= 2'h0;	// ventus/src/pipeline/operandCollector.scala:86:22
    end
    else begin	// ventus/src/pipeline/operandCollector.scala:49:7
      automatic logic       customCtrlWire;	// ventus/src/pipeline/operandCollector.scala:166:18, :180:16, :184:28, :215:24
      automatic logic       _GEN_53;	// ventus/src/pipeline/operandCollector.scala:180:16
      automatic logic       _GEN_54;	// ventus/src/pipeline/operandCollector.scala:180:16, :184:28
      automatic logic       _GEN_55;	// ventus/src/pipeline/operandCollector.scala:281:17
      automatic logic [1:0] _GEN_56;	// ventus/src/pipeline/operandCollector.scala:288:34
      automatic logic       _GEN_57;	// ventus/src/pipeline/operandCollector.scala:288:117, :290:26
      automatic logic       _GEN_58;	// ventus/src/pipeline/operandCollector.scala:288:117
      automatic logic       _GEN_59;	// ventus/src/pipeline/operandCollector.scala:288:117, :290:26
      automatic logic       _GEN_60;	// ventus/src/pipeline/operandCollector.scala:303:90
      automatic logic       _GEN_61;	// ventus/src/pipeline/operandCollector.scala:180:16, :267:48, :287:54, :302:54
      automatic logic       _GEN_62;	// ventus/src/pipeline/operandCollector.scala:266:29, :267:48
      automatic logic       _GEN_63;	// ventus/src/pipeline/operandCollector.scala:266:29, :267:48, :287:54, :302:54
      automatic logic       _GEN_64;	// ventus/src/pipeline/operandCollector.scala:266:29, :267:48, :287:54, :302:54
      automatic logic       _GEN_65;	// ventus/src/pipeline/operandCollector.scala:266:29, :267:48, :287:54, :302:54
      customCtrlWire = _GEN_11 & io_control_bits_custom_signal_0;	// ventus/src/pipeline/operandCollector.scala:60:23, :166:18, :180:16, :184:28, :185:20, :215:24
      _GEN_53 = state != 2'h2;	// ventus/src/pipeline/operandCollector.scala:86:22, :110:78, :180:16
      _GEN_54 =
        (|state) ? _GEN_53 & ready_0 : _io_outArbiterIO_3_valid_T ? _GEN_16 : ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:68:22, :86:22, :103:69, :180:16, :184:28, :223:51, :225:20, :227:53, :261:23
      _GEN_55 = _io_outArbiterIO_3_valid_T ? customCtrlWire : customCtrlReg;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:80:30, :166:18, :180:16, :184:28, :215:24, :281:17
      _GEN_56 = _io_outArbiterIO_3_valid_T ? rsTypeWire_1 : rsType_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:67:19, :163:14, :180:16, :184:28, :206:23, :288:34
      _GEN_57 =
        _GEN_56 == 2'h1 & (_imm_io_sel_T_2 ? (|regIdx_1) : ~(|state) & (|regIdxWire_1));	// ventus/src/pipeline/operandCollector.scala:70:19, :86:22, :103:69, :129:34, :133:32, :162:14, :180:16, :184:28, :188:23, :288:{34,117}, :290:26, :291:40, :293:43, :294:38
      _GEN_58 = _GEN_56 == 2'h2;	// ventus/src/pipeline/operandCollector.scala:110:78, :288:{34,117}
      _GEN_59 = _GEN_58 | _GEN_57;	// ventus/src/pipeline/operandCollector.scala:288:117, :290:26
      _GEN_60 =
        controlReg_sel_alu3 == 2'h2 | (&controlReg_sel_alu3)
        | controlReg_sel_alu3 == 2'h1;	// ventus/src/pipeline/operandCollector.scala:60:23, :110:78, :129:34, :303:90
      _GEN_61 = _GEN_21 | _GEN_40;	// ventus/src/pipeline/operandCollector.scala:180:16, :267:{39,48}, :287:{45,54}, :302:54
      _GEN_62 = _GEN_28 ? _GEN_29 | _GEN_27 | _GEN_54 : _GEN_27 | _GEN_54;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:180:16, :184:28, :264:20, :266:29, :267:{39,48}, :268:16, :286:18
      _GEN_63 = _GEN_29 | _GEN_43;	// ventus/src/pipeline/operandCollector.scala:266:29, :267:{39,48}, :287:{45,54}, :302:54
      _GEN_64 = _GEN_33 | _GEN_46;	// ventus/src/pipeline/operandCollector.scala:266:29, :267:{39,48}, :287:{45,54}, :302:54
      _GEN_65 = _GEN_37 | _GEN_49;	// ventus/src/pipeline/operandCollector.scala:266:29, :267:{39,48}, :287:{45,54}, :302:54
      if (_GEN_36)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        ready_0 <= _GEN_37 | _GEN_35 | _GEN_62;	// ventus/src/pipeline/operandCollector.scala:68:22, :266:29, :267:{39,48}, :268:16, :286:18
      else	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        ready_0 <= _GEN_35 | _GEN_62;	// ventus/src/pipeline/operandCollector.scala:68:22, :266:29, :267:48, :268:16, :286:18
      ready_1 <=
        _GEN_36 & ~_GEN_37 & _GEN_49 | _GEN_32 & ~_GEN_33 & _GEN_46 | _GEN_28 & ~_GEN_29
        & _GEN_43 | _GEN_20 & ~_GEN_21 & _GEN_40
        | ((|state) ? _GEN_53 & ready_1 : _io_outArbiterIO_3_valid_T ? _GEN_18 : ready_1);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:68:22, :86:22, :103:69, :180:16, :184:28, :233:48, :235:20, :237:55, :261:23, :266:29, :267:{39,48}, :287:{45,54}
      ready_2 <=
        _GEN_36 & ~_GEN_65 & _GEN_50 | _GEN_32 & ~_GEN_64 & _GEN_47 | _GEN_28 & ~_GEN_63
        & _GEN_44 | _GEN_20 & ~_GEN_61 & _GEN_41
        | ((|state) ? _GEN_53 & ready_2 : _io_outArbiterIO_3_valid_T ? _GEN_19 : ready_2);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:68:22, :86:22, :103:69, :180:16, :184:28, :243:{49,81}, :261:23, :266:29, :267:48, :287:54, :302:{45,54}
      ready_3 <=
        _GEN_36 & ~_GEN_51 & (&io_bankIn_3_bits_regOrder) | _GEN_32 & ~_GEN_48
        & (&io_bankIn_2_bits_regOrder) | _GEN_28 & ~_GEN_45 & (&io_bankIn_1_bits_regOrder)
        | _GEN_20 & ~_GEN_42 & (&io_bankIn_0_bits_regOrder)
        | ((|state)
             ? _GEN_53 & ready_3
             : _io_outArbiterIO_3_valid_T ? ~io_control_bits_mask : ready_3);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:68:22, :86:22, :103:69, :180:16, :184:28, :248:{14,36}, :261:23, :266:29, :267:48, :287:54, :302:54, :311:{45,54}
      if (|state) begin	// ventus/src/pipeline/operandCollector.scala:86:22, :103:69
        valid_0 <= _GEN_53 & valid_0;	// ventus/src/pipeline/operandCollector.scala:69:22, :180:16, :259:23
        valid_1 <= _GEN_53 & valid_1;	// ventus/src/pipeline/operandCollector.scala:69:22, :180:16, :259:23
        valid_2 <= _GEN_53 & valid_2;	// ventus/src/pipeline/operandCollector.scala:69:22, :180:16, :259:23
        valid_3 <= _GEN_53 & valid_3;	// ventus/src/pipeline/operandCollector.scala:69:22, :180:16, :259:23
        if (_io_bankIn_3_ready_T)	// ventus/src/pipeline/operandCollector.scala:129:34
          state <=
            {valid_3, valid_2, valid_1, valid_0} == {ready_3, ready_2, ready_1, ready_0}
              ? 2'h2
              : 2'h1;	// ventus/src/pipeline/operandCollector.scala:68:22, :69:22, :86:22, :110:78, :129:34, :150:{16,23,33,42}, :151:13, :154:23
        else if (io_issue_valid_0)	// ventus/src/pipeline/operandCollector.scala:139:26
          state <= {~(io_issue_ready & io_issue_valid_0), 1'h0};	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:68:38, :86:22, :139:26, :156:24, :157:13, :158:23
        else	// ventus/src/pipeline/operandCollector.scala:139:26
          state <= 2'h0;	// ventus/src/pipeline/operandCollector.scala:86:22
      end
      else begin	// ventus/src/pipeline/operandCollector.scala:103:69
        valid_0 <= _io_outArbiterIO_3_valid_T | valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:69:22, :184:28, :201:24
        valid_1 <= _io_outArbiterIO_3_valid_T | valid_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:69:22, :184:28, :201:24
        valid_2 <= _io_outArbiterIO_3_valid_T | valid_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:69:22, :184:28, :201:24
        valid_3 <= _io_outArbiterIO_3_valid_T | valid_3;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:69:22, :184:28, :201:24
        if (_io_outArbiterIO_3_valid_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
          automatic logic [3:0] _GEN_66;	// ventus/src/pipeline/operandCollector.scala:145:23
          _GEN_66 = {readyWire_3, readyWire_2, readyWire_1, readyWire_0};	// ventus/src/pipeline/operandCollector.scala:145:23, :164:13, :180:16, :184:28, :223:51, :233:48, :243:81, :248:36
          if (&_GEN_66)	// ventus/src/pipeline/operandCollector.scala:145:{23,30}
            state <= {&_GEN_66, 1'h0};	// ventus/src/pipeline/operandCollector.scala:68:38, :86:22, :145:{23,30}, :146:{42,49}, :147:26
          else	// ventus/src/pipeline/operandCollector.scala:145:30
            state <= 2'h1;	// ventus/src/pipeline/operandCollector.scala:86:22, :129:34
        end
        else	// src/main/scala/chisel3/util/Decoupled.scala:51:35
          state <= 2'h0;	// ventus/src/pipeline/operandCollector.scala:86:22
      end
      if (_GEN_39) begin	// ventus/src/pipeline/operandCollector.scala:266:29, :267:48, :268:16
        automatic logic [31:0] _rsReg_0_7_T_6 = rsRead_0 + _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:83:19, :266:29, :267:48, :268:16, :282:43
        rsReg_0_0 <= _GEN_55 ? _rsReg_0_7_T_6 : rsRead_0;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_1 <= _GEN_55 ? _rsReg_0_7_T_6 : rsRead_1;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_2 <= _GEN_55 ? _rsReg_0_7_T_6 : rsRead_2;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_3 <= _GEN_55 ? _rsReg_0_7_T_6 : rsRead_3;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_4 <= _GEN_55 ? _rsReg_0_7_T_6 : rsRead_4;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_5 <= _GEN_55 ? _rsReg_0_7_T_6 : rsRead_5;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_6 <= _GEN_55 ? _rsReg_0_7_T_6 : rsRead_6;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_7 <= _GEN_55 ? _rsReg_0_7_T_6 : rsRead_7;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
      end
      else if (_GEN_35) begin	// ventus/src/pipeline/operandCollector.scala:266:29, :267:48, :268:16
        automatic logic [31:0] _rsReg_0_7_T_4 = rsRead_0 + _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:83:19, :266:29, :267:48, :268:16, :282:43
        rsReg_0_0 <= _GEN_55 ? _rsReg_0_7_T_4 : rsRead_0;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_1 <= _GEN_55 ? _rsReg_0_7_T_4 : rsRead_1;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_2 <= _GEN_55 ? _rsReg_0_7_T_4 : rsRead_2;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_3 <= _GEN_55 ? _rsReg_0_7_T_4 : rsRead_3;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_4 <= _GEN_55 ? _rsReg_0_7_T_4 : rsRead_4;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_5 <= _GEN_55 ? _rsReg_0_7_T_4 : rsRead_5;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_6 <= _GEN_55 ? _rsReg_0_7_T_4 : rsRead_6;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_7 <= _GEN_55 ? _rsReg_0_7_T_4 : rsRead_7;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
      end
      else if (_GEN_31) begin	// ventus/src/pipeline/operandCollector.scala:266:29, :267:48, :268:16
        automatic logic [31:0] _rsReg_0_7_T_2 = rsRead_0 + _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:83:19, :266:29, :267:48, :268:16, :282:43
        rsReg_0_0 <= _GEN_55 ? _rsReg_0_7_T_2 : rsRead_0;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_1 <= _GEN_55 ? _rsReg_0_7_T_2 : rsRead_1;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_2 <= _GEN_55 ? _rsReg_0_7_T_2 : rsRead_2;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_3 <= _GEN_55 ? _rsReg_0_7_T_2 : rsRead_3;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_4 <= _GEN_55 ? _rsReg_0_7_T_2 : rsRead_4;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_5 <= _GEN_55 ? _rsReg_0_7_T_2 : rsRead_5;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_6 <= _GEN_55 ? _rsReg_0_7_T_2 : rsRead_6;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_7 <= _GEN_55 ? _rsReg_0_7_T_2 : rsRead_7;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
      end
      else if (_GEN_27) begin	// ventus/src/pipeline/operandCollector.scala:264:20, :266:29, :267:48, :268:16
        automatic logic [31:0] _rsReg_0_7_T = rsRead_0 + _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:83:19, :266:29, :267:48, :268:16, :282:43
        rsReg_0_0 <= _GEN_55 ? _rsReg_0_7_T : rsRead_0;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_1 <= _GEN_55 ? _rsReg_0_7_T : rsRead_1;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_2 <= _GEN_55 ? _rsReg_0_7_T : rsRead_2;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_3 <= _GEN_55 ? _rsReg_0_7_T : rsRead_3;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_4 <= _GEN_55 ? _rsReg_0_7_T : rsRead_4;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_5 <= _GEN_55 ? _rsReg_0_7_T : rsRead_5;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_6 <= _GEN_55 ? _rsReg_0_7_T : rsRead_6;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
        rsReg_0_7 <= _GEN_55 ? _rsReg_0_7_T : rsRead_7;	// ventus/src/pipeline/operandCollector.scala:71:22, :266:29, :267:48, :268:16, :281:{17,64}, :282:{30,43}, :284:20
      end
      else if (_GEN_11) begin	// ventus/src/pipeline/operandCollector.scala:60:23, :180:16, :184:28, :185:20
        if (&io_control_bits_sel_alu1) begin	// ventus/src/pipeline/operandCollector.scala:223:39
          rsReg_0_0 <= _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:71:22, :83:19
          rsReg_0_1 <= _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:71:22, :83:19
          rsReg_0_2 <= _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:71:22, :83:19
          rsReg_0_3 <= _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:71:22, :83:19
          rsReg_0_4 <= _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:71:22, :83:19
          rsReg_0_5 <= _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:71:22, :83:19
          rsReg_0_6 <= _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:71:22, :83:19
          rsReg_0_7 <= _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:71:22, :83:19
        end
        else if (_GEN_15) begin	// ventus/src/pipeline/operandCollector.scala:227:44
          rsReg_0_0 <= io_control_bits_pc;	// ventus/src/pipeline/operandCollector.scala:71:22
          rsReg_0_1 <= io_control_bits_pc;	// ventus/src/pipeline/operandCollector.scala:71:22
          rsReg_0_2 <= io_control_bits_pc;	// ventus/src/pipeline/operandCollector.scala:71:22
          rsReg_0_3 <= io_control_bits_pc;	// ventus/src/pipeline/operandCollector.scala:71:22
          rsReg_0_4 <= io_control_bits_pc;	// ventus/src/pipeline/operandCollector.scala:71:22
          rsReg_0_5 <= io_control_bits_pc;	// ventus/src/pipeline/operandCollector.scala:71:22
          rsReg_0_6 <= io_control_bits_pc;	// ventus/src/pipeline/operandCollector.scala:71:22
          rsReg_0_7 <= io_control_bits_pc;	// ventus/src/pipeline/operandCollector.scala:71:22
        end
      end
      if (~_GEN_36 | _GEN_37 | ~_GEN_49) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:266:29, :267:{39,48}, :287:{45,54}
        if (~_GEN_32 | _GEN_33 | ~_GEN_46) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:266:29, :267:{39,48}, :287:{45,54}
          if (~_GEN_28 | _GEN_29 | ~_GEN_43) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:266:29, :267:{39,48}, :287:{45,54}
            if (~_GEN_20 | _GEN_21 | ~_GEN_40) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:180:16, :266:29, :267:{39,48}, :287:{45,54}
              if (_GEN_11) begin	// ventus/src/pipeline/operandCollector.scala:60:23, :180:16, :184:28, :185:20
                if (&io_control_bits_sel_alu2) begin	// ventus/src/pipeline/operandCollector.scala:233:38
                  rsReg_1_0 <= _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:71:22, :83:19
                  rsReg_1_1 <= _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:71:22, :83:19
                  rsReg_1_2 <= _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:71:22, :83:19
                  rsReg_1_3 <= _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:71:22, :83:19
                  rsReg_1_4 <= _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:71:22, :83:19
                  rsReg_1_5 <= _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:71:22, :83:19
                  rsReg_1_6 <= _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:71:22, :83:19
                  rsReg_1_7 <= _imm_io_out;	// ventus/src/pipeline/operandCollector.scala:71:22, :83:19
                end
                else if (_GEN_17) begin	// ventus/src/pipeline/operandCollector.scala:237:44
                  rsReg_1_0 <= 32'h4;	// ventus/src/pipeline/operandCollector.scala:71:22, :238:30
                  rsReg_1_1 <= 32'h4;	// ventus/src/pipeline/operandCollector.scala:71:22, :238:30
                  rsReg_1_2 <= 32'h4;	// ventus/src/pipeline/operandCollector.scala:71:22, :238:30
                  rsReg_1_3 <= 32'h4;	// ventus/src/pipeline/operandCollector.scala:71:22, :238:30
                  rsReg_1_4 <= 32'h4;	// ventus/src/pipeline/operandCollector.scala:71:22, :238:30
                  rsReg_1_5 <= 32'h4;	// ventus/src/pipeline/operandCollector.scala:71:22, :238:30
                  rsReg_1_6 <= 32'h4;	// ventus/src/pipeline/operandCollector.scala:71:22, :238:30
                  rsReg_1_7 <= 32'h4;	// ventus/src/pipeline/operandCollector.scala:71:22, :238:30
                end
              end
            end
            else begin	// ventus/src/pipeline/operandCollector.scala:180:16, :266:29, :267:48
              automatic logic [31:0] _GEN_67;	// ventus/src/pipeline/operandCollector.scala:288:117, :290:26
              _GEN_67 = _GEN_57 ? io_bankIn_0_bits_data_0 : 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:50, :288:117, :290:26
              rsReg_1_0 <= _GEN_59 ? io_bankIn_0_bits_data_0 : 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}, :288:117, :290:26
              rsReg_1_1 <= _GEN_58 ? io_bankIn_0_bits_data_1 : _GEN_67;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
              rsReg_1_2 <= _GEN_58 ? io_bankIn_0_bits_data_2 : _GEN_67;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
              rsReg_1_3 <= _GEN_58 ? io_bankIn_0_bits_data_3 : _GEN_67;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
              rsReg_1_4 <= _GEN_58 ? io_bankIn_0_bits_data_4 : _GEN_67;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
              rsReg_1_5 <= _GEN_58 ? io_bankIn_0_bits_data_5 : _GEN_67;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
              rsReg_1_6 <= _GEN_58 ? io_bankIn_0_bits_data_6 : _GEN_67;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
              rsReg_1_7 <= _GEN_58 ? io_bankIn_0_bits_data_7 : _GEN_67;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
            end
          end
          else begin	// ventus/src/pipeline/operandCollector.scala:266:29, :267:48
            automatic logic [31:0] _GEN_68;	// ventus/src/pipeline/operandCollector.scala:288:117, :290:26
            _GEN_68 = _GEN_57 ? io_bankIn_1_bits_data_0 : 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:50, :288:117, :290:26
            rsReg_1_0 <= _GEN_59 ? io_bankIn_1_bits_data_0 : 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}, :288:117, :290:26
            rsReg_1_1 <= _GEN_58 ? io_bankIn_1_bits_data_1 : _GEN_68;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
            rsReg_1_2 <= _GEN_58 ? io_bankIn_1_bits_data_2 : _GEN_68;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
            rsReg_1_3 <= _GEN_58 ? io_bankIn_1_bits_data_3 : _GEN_68;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
            rsReg_1_4 <= _GEN_58 ? io_bankIn_1_bits_data_4 : _GEN_68;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
            rsReg_1_5 <= _GEN_58 ? io_bankIn_1_bits_data_5 : _GEN_68;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
            rsReg_1_6 <= _GEN_58 ? io_bankIn_1_bits_data_6 : _GEN_68;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
            rsReg_1_7 <= _GEN_58 ? io_bankIn_1_bits_data_7 : _GEN_68;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
          end
        end
        else begin	// ventus/src/pipeline/operandCollector.scala:266:29, :267:48
          automatic logic [31:0] _GEN_69;	// ventus/src/pipeline/operandCollector.scala:288:117, :290:26
          _GEN_69 = _GEN_57 ? io_bankIn_2_bits_data_0 : 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:50, :288:117, :290:26
          rsReg_1_0 <= _GEN_59 ? io_bankIn_2_bits_data_0 : 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}, :288:117, :290:26
          rsReg_1_1 <= _GEN_58 ? io_bankIn_2_bits_data_1 : _GEN_69;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
          rsReg_1_2 <= _GEN_58 ? io_bankIn_2_bits_data_2 : _GEN_69;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
          rsReg_1_3 <= _GEN_58 ? io_bankIn_2_bits_data_3 : _GEN_69;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
          rsReg_1_4 <= _GEN_58 ? io_bankIn_2_bits_data_4 : _GEN_69;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
          rsReg_1_5 <= _GEN_58 ? io_bankIn_2_bits_data_5 : _GEN_69;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
          rsReg_1_6 <= _GEN_58 ? io_bankIn_2_bits_data_6 : _GEN_69;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
          rsReg_1_7 <= _GEN_58 ? io_bankIn_2_bits_data_7 : _GEN_69;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
        end
      end
      else begin	// ventus/src/pipeline/operandCollector.scala:266:29, :267:48
        automatic logic [31:0] _GEN_70;	// ventus/src/pipeline/operandCollector.scala:288:117, :290:26
        _GEN_70 = _GEN_57 ? io_bankIn_3_bits_data_0 : 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:50, :288:117, :290:26
        rsReg_1_0 <= _GEN_59 ? io_bankIn_3_bits_data_0 : 32'h0;	// ventus/src/pipeline/operandCollector.scala:71:{22,50}, :288:117, :290:26
        rsReg_1_1 <= _GEN_58 ? io_bankIn_3_bits_data_1 : _GEN_70;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
        rsReg_1_2 <= _GEN_58 ? io_bankIn_3_bits_data_2 : _GEN_70;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
        rsReg_1_3 <= _GEN_58 ? io_bankIn_3_bits_data_3 : _GEN_70;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
        rsReg_1_4 <= _GEN_58 ? io_bankIn_3_bits_data_4 : _GEN_70;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
        rsReg_1_5 <= _GEN_58 ? io_bankIn_3_bits_data_5 : _GEN_70;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
        rsReg_1_6 <= _GEN_58 ? io_bankIn_3_bits_data_6 : _GEN_70;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
        rsReg_1_7 <= _GEN_58 ? io_bankIn_3_bits_data_7 : _GEN_70;	// ventus/src/pipeline/operandCollector.scala:71:22, :288:117, :290:26
      end
      if (~_GEN_36 | _GEN_65 | ~_GEN_50) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:266:29, :267:48, :287:54, :302:{45,54}
        if (~_GEN_32 | _GEN_64 | ~_GEN_47) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:266:29, :267:48, :287:54, :302:{45,54}
          if (~_GEN_28 | _GEN_63 | ~_GEN_44) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:266:29, :267:48, :287:54, :302:{45,54}
            if (~_GEN_20 | _GEN_61 | ~_GEN_41) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:180:16, :266:29, :267:48, :287:54, :302:{45,54}
              if (~(|state) & _io_outArbiterIO_3_valid_T & _GEN_19) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:71:22, :86:22, :103:69, :133:32, :180:16, :184:28, :243:{49,81}, :244:29
                automatic logic [31:0] _rsReg_2_7_T = _imm_io_out + io_control_bits_pc;	// ventus/src/pipeline/operandCollector.scala:83:19, :244:42
                rsReg_2_0 <= _rsReg_2_7_T;	// ventus/src/pipeline/operandCollector.scala:71:22, :244:42
                rsReg_2_1 <= _rsReg_2_7_T;	// ventus/src/pipeline/operandCollector.scala:71:22, :244:42
                rsReg_2_2 <= _rsReg_2_7_T;	// ventus/src/pipeline/operandCollector.scala:71:22, :244:42
                rsReg_2_3 <= _rsReg_2_7_T;	// ventus/src/pipeline/operandCollector.scala:71:22, :244:42
                rsReg_2_4 <= _rsReg_2_7_T;	// ventus/src/pipeline/operandCollector.scala:71:22, :244:42
                rsReg_2_5 <= _rsReg_2_7_T;	// ventus/src/pipeline/operandCollector.scala:71:22, :244:42
                rsReg_2_6 <= _rsReg_2_7_T;	// ventus/src/pipeline/operandCollector.scala:71:22, :244:42
                rsReg_2_7 <= _rsReg_2_7_T;	// ventus/src/pipeline/operandCollector.scala:71:22, :244:42
              end
            end
            else begin	// ventus/src/pipeline/operandCollector.scala:180:16, :266:29, :267:48
              automatic logic [31:0]      _GEN_71 = _imm_io_out + io_bankIn_0_bits_data_0;	// ventus/src/pipeline/operandCollector.scala:83:19, :304:62
              automatic logic [3:0][31:0] _GEN_72;	// ventus/src/pipeline/operandCollector.scala:303:90
              automatic logic [3:0][31:0] _GEN_73;	// ventus/src/pipeline/operandCollector.scala:303:90
              automatic logic [3:0][31:0] _GEN_74;	// ventus/src/pipeline/operandCollector.scala:303:90
              automatic logic [3:0][31:0] _GEN_75;	// ventus/src/pipeline/operandCollector.scala:303:90
              automatic logic [3:0][31:0] _GEN_76;	// ventus/src/pipeline/operandCollector.scala:303:90
              automatic logic [3:0][31:0] _GEN_77;	// ventus/src/pipeline/operandCollector.scala:303:90
              automatic logic [3:0][31:0] _GEN_78;	// ventus/src/pipeline/operandCollector.scala:303:90
              rsReg_2_0 <= _GEN_60 ? io_bankIn_0_bits_data_0 : _GEN_71;	// ventus/src/pipeline/operandCollector.scala:71:22, :303:90, :304:62
              _GEN_72 =
                {{controlReg_isvec ? io_bankIn_0_bits_data_1 : io_bankIn_0_bits_data_0},
                 {io_bankIn_0_bits_data_0},
                 {io_bankIn_0_bits_data_1},
                 {_GEN_71}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
              rsReg_2_1 <= _GEN_72[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
              _GEN_73 =
                {{controlReg_isvec ? io_bankIn_0_bits_data_2 : io_bankIn_0_bits_data_0},
                 {io_bankIn_0_bits_data_0},
                 {io_bankIn_0_bits_data_2},
                 {_GEN_71}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
              rsReg_2_2 <= _GEN_73[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
              _GEN_74 =
                {{controlReg_isvec ? io_bankIn_0_bits_data_3 : io_bankIn_0_bits_data_0},
                 {io_bankIn_0_bits_data_0},
                 {io_bankIn_0_bits_data_3},
                 {_GEN_71}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
              rsReg_2_3 <= _GEN_74[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
              _GEN_75 =
                {{controlReg_isvec ? io_bankIn_0_bits_data_4 : io_bankIn_0_bits_data_0},
                 {io_bankIn_0_bits_data_0},
                 {io_bankIn_0_bits_data_4},
                 {_GEN_71}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
              rsReg_2_4 <= _GEN_75[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
              _GEN_76 =
                {{controlReg_isvec ? io_bankIn_0_bits_data_5 : io_bankIn_0_bits_data_0},
                 {io_bankIn_0_bits_data_0},
                 {io_bankIn_0_bits_data_5},
                 {_GEN_71}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
              rsReg_2_5 <= _GEN_76[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
              _GEN_77 =
                {{controlReg_isvec ? io_bankIn_0_bits_data_6 : io_bankIn_0_bits_data_0},
                 {io_bankIn_0_bits_data_0},
                 {io_bankIn_0_bits_data_6},
                 {_GEN_71}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
              rsReg_2_6 <= _GEN_77[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
              _GEN_78 =
                {{controlReg_isvec ? io_bankIn_0_bits_data_7 : io_bankIn_0_bits_data_0},
                 {io_bankIn_0_bits_data_0},
                 {io_bankIn_0_bits_data_7},
                 {_GEN_71}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
              rsReg_2_7 <= _GEN_78[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
            end
          end
          else begin	// ventus/src/pipeline/operandCollector.scala:266:29, :267:48
            automatic logic [31:0]      _GEN_79 = _imm_io_out + io_bankIn_1_bits_data_0;	// ventus/src/pipeline/operandCollector.scala:83:19, :304:62
            automatic logic [3:0][31:0] _GEN_80;	// ventus/src/pipeline/operandCollector.scala:303:90
            automatic logic [3:0][31:0] _GEN_81;	// ventus/src/pipeline/operandCollector.scala:303:90
            automatic logic [3:0][31:0] _GEN_82;	// ventus/src/pipeline/operandCollector.scala:303:90
            automatic logic [3:0][31:0] _GEN_83;	// ventus/src/pipeline/operandCollector.scala:303:90
            automatic logic [3:0][31:0] _GEN_84;	// ventus/src/pipeline/operandCollector.scala:303:90
            automatic logic [3:0][31:0] _GEN_85;	// ventus/src/pipeline/operandCollector.scala:303:90
            automatic logic [3:0][31:0] _GEN_86;	// ventus/src/pipeline/operandCollector.scala:303:90
            rsReg_2_0 <= _GEN_60 ? io_bankIn_1_bits_data_0 : _GEN_79;	// ventus/src/pipeline/operandCollector.scala:71:22, :303:90, :304:62
            _GEN_80 =
              {{controlReg_isvec ? io_bankIn_1_bits_data_1 : io_bankIn_1_bits_data_0},
               {io_bankIn_1_bits_data_0},
               {io_bankIn_1_bits_data_1},
               {_GEN_79}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
            rsReg_2_1 <= _GEN_80[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
            _GEN_81 =
              {{controlReg_isvec ? io_bankIn_1_bits_data_2 : io_bankIn_1_bits_data_0},
               {io_bankIn_1_bits_data_0},
               {io_bankIn_1_bits_data_2},
               {_GEN_79}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
            rsReg_2_2 <= _GEN_81[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
            _GEN_82 =
              {{controlReg_isvec ? io_bankIn_1_bits_data_3 : io_bankIn_1_bits_data_0},
               {io_bankIn_1_bits_data_0},
               {io_bankIn_1_bits_data_3},
               {_GEN_79}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
            rsReg_2_3 <= _GEN_82[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
            _GEN_83 =
              {{controlReg_isvec ? io_bankIn_1_bits_data_4 : io_bankIn_1_bits_data_0},
               {io_bankIn_1_bits_data_0},
               {io_bankIn_1_bits_data_4},
               {_GEN_79}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
            rsReg_2_4 <= _GEN_83[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
            _GEN_84 =
              {{controlReg_isvec ? io_bankIn_1_bits_data_5 : io_bankIn_1_bits_data_0},
               {io_bankIn_1_bits_data_0},
               {io_bankIn_1_bits_data_5},
               {_GEN_79}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
            rsReg_2_5 <= _GEN_84[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
            _GEN_85 =
              {{controlReg_isvec ? io_bankIn_1_bits_data_6 : io_bankIn_1_bits_data_0},
               {io_bankIn_1_bits_data_0},
               {io_bankIn_1_bits_data_6},
               {_GEN_79}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
            rsReg_2_6 <= _GEN_85[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
            _GEN_86 =
              {{controlReg_isvec ? io_bankIn_1_bits_data_7 : io_bankIn_1_bits_data_0},
               {io_bankIn_1_bits_data_0},
               {io_bankIn_1_bits_data_7},
               {_GEN_79}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
            rsReg_2_7 <= _GEN_86[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
          end
        end
        else begin	// ventus/src/pipeline/operandCollector.scala:266:29, :267:48
          automatic logic [31:0]      _GEN_87 = _imm_io_out + io_bankIn_2_bits_data_0;	// ventus/src/pipeline/operandCollector.scala:83:19, :304:62
          automatic logic [3:0][31:0] _GEN_88;	// ventus/src/pipeline/operandCollector.scala:303:90
          automatic logic [3:0][31:0] _GEN_89;	// ventus/src/pipeline/operandCollector.scala:303:90
          automatic logic [3:0][31:0] _GEN_90;	// ventus/src/pipeline/operandCollector.scala:303:90
          automatic logic [3:0][31:0] _GEN_91;	// ventus/src/pipeline/operandCollector.scala:303:90
          automatic logic [3:0][31:0] _GEN_92;	// ventus/src/pipeline/operandCollector.scala:303:90
          automatic logic [3:0][31:0] _GEN_93;	// ventus/src/pipeline/operandCollector.scala:303:90
          automatic logic [3:0][31:0] _GEN_94;	// ventus/src/pipeline/operandCollector.scala:303:90
          rsReg_2_0 <= _GEN_60 ? io_bankIn_2_bits_data_0 : _GEN_87;	// ventus/src/pipeline/operandCollector.scala:71:22, :303:90, :304:62
          _GEN_88 =
            {{controlReg_isvec ? io_bankIn_2_bits_data_1 : io_bankIn_2_bits_data_0},
             {io_bankIn_2_bits_data_0},
             {io_bankIn_2_bits_data_1},
             {_GEN_87}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
          rsReg_2_1 <= _GEN_88[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
          _GEN_89 =
            {{controlReg_isvec ? io_bankIn_2_bits_data_2 : io_bankIn_2_bits_data_0},
             {io_bankIn_2_bits_data_0},
             {io_bankIn_2_bits_data_2},
             {_GEN_87}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
          rsReg_2_2 <= _GEN_89[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
          _GEN_90 =
            {{controlReg_isvec ? io_bankIn_2_bits_data_3 : io_bankIn_2_bits_data_0},
             {io_bankIn_2_bits_data_0},
             {io_bankIn_2_bits_data_3},
             {_GEN_87}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
          rsReg_2_3 <= _GEN_90[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
          _GEN_91 =
            {{controlReg_isvec ? io_bankIn_2_bits_data_4 : io_bankIn_2_bits_data_0},
             {io_bankIn_2_bits_data_0},
             {io_bankIn_2_bits_data_4},
             {_GEN_87}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
          rsReg_2_4 <= _GEN_91[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
          _GEN_92 =
            {{controlReg_isvec ? io_bankIn_2_bits_data_5 : io_bankIn_2_bits_data_0},
             {io_bankIn_2_bits_data_0},
             {io_bankIn_2_bits_data_5},
             {_GEN_87}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
          rsReg_2_5 <= _GEN_92[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
          _GEN_93 =
            {{controlReg_isvec ? io_bankIn_2_bits_data_6 : io_bankIn_2_bits_data_0},
             {io_bankIn_2_bits_data_0},
             {io_bankIn_2_bits_data_6},
             {_GEN_87}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
          rsReg_2_6 <= _GEN_93[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
          _GEN_94 =
            {{controlReg_isvec ? io_bankIn_2_bits_data_7 : io_bankIn_2_bits_data_0},
             {io_bankIn_2_bits_data_0},
             {io_bankIn_2_bits_data_7},
             {_GEN_87}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
          rsReg_2_7 <= _GEN_94[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
        end
      end
      else begin	// ventus/src/pipeline/operandCollector.scala:266:29, :267:48
        automatic logic [31:0]      _GEN_95 = _imm_io_out + io_bankIn_3_bits_data_0;	// ventus/src/pipeline/operandCollector.scala:83:19, :304:62
        automatic logic [3:0][31:0] _GEN_96;	// ventus/src/pipeline/operandCollector.scala:303:90
        automatic logic [3:0][31:0] _GEN_97;	// ventus/src/pipeline/operandCollector.scala:303:90
        automatic logic [3:0][31:0] _GEN_98;	// ventus/src/pipeline/operandCollector.scala:303:90
        automatic logic [3:0][31:0] _GEN_99;	// ventus/src/pipeline/operandCollector.scala:303:90
        automatic logic [3:0][31:0] _GEN_100;	// ventus/src/pipeline/operandCollector.scala:303:90
        automatic logic [3:0][31:0] _GEN_101;	// ventus/src/pipeline/operandCollector.scala:303:90
        automatic logic [3:0][31:0] _GEN_102;	// ventus/src/pipeline/operandCollector.scala:303:90
        rsReg_2_0 <= _GEN_60 ? io_bankIn_3_bits_data_0 : _GEN_95;	// ventus/src/pipeline/operandCollector.scala:71:22, :303:90, :304:62
        _GEN_96 =
          {{controlReg_isvec ? io_bankIn_3_bits_data_1 : io_bankIn_3_bits_data_0},
           {io_bankIn_3_bits_data_0},
           {io_bankIn_3_bits_data_1},
           {_GEN_95}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
        rsReg_2_1 <= _GEN_96[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
        _GEN_97 =
          {{controlReg_isvec ? io_bankIn_3_bits_data_2 : io_bankIn_3_bits_data_0},
           {io_bankIn_3_bits_data_0},
           {io_bankIn_3_bits_data_2},
           {_GEN_95}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
        rsReg_2_2 <= _GEN_97[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
        _GEN_98 =
          {{controlReg_isvec ? io_bankIn_3_bits_data_3 : io_bankIn_3_bits_data_0},
           {io_bankIn_3_bits_data_0},
           {io_bankIn_3_bits_data_3},
           {_GEN_95}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
        rsReg_2_3 <= _GEN_98[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
        _GEN_99 =
          {{controlReg_isvec ? io_bankIn_3_bits_data_4 : io_bankIn_3_bits_data_0},
           {io_bankIn_3_bits_data_0},
           {io_bankIn_3_bits_data_4},
           {_GEN_95}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
        rsReg_2_4 <= _GEN_99[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
        _GEN_100 =
          {{controlReg_isvec ? io_bankIn_3_bits_data_5 : io_bankIn_3_bits_data_0},
           {io_bankIn_3_bits_data_0},
           {io_bankIn_3_bits_data_5},
           {_GEN_95}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
        rsReg_2_5 <= _GEN_100[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
        _GEN_101 =
          {{controlReg_isvec ? io_bankIn_3_bits_data_6 : io_bankIn_3_bits_data_0},
           {io_bankIn_3_bits_data_0},
           {io_bankIn_3_bits_data_6},
           {_GEN_95}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
        rsReg_2_6 <= _GEN_101[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
        _GEN_102 =
          {{controlReg_isvec ? io_bankIn_3_bits_data_7 : io_bankIn_3_bits_data_0},
           {io_bankIn_3_bits_data_0},
           {io_bankIn_3_bits_data_7},
           {_GEN_95}};	// ventus/src/pipeline/operandCollector.scala:60:23, :303:90, :304:62, :306:25
        rsReg_2_7 <= _GEN_102[controlReg_sel_alu3];	// ventus/src/pipeline/operandCollector.scala:60:23, :71:22, :303:90
      end
      if (_GEN_11)	// ventus/src/pipeline/operandCollector.scala:60:23, :180:16, :184:28, :185:20
        customCtrlReg <= customCtrlWire;	// ventus/src/pipeline/operandCollector.scala:80:30, :166:18, :180:16, :184:28, :215:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/pipeline/operandCollector.scala:49:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/operandCollector.scala:49:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/operandCollector.scala:49:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/pipeline/operandCollector.scala:49:7
      automatic logic [31:0] _RANDOM[0:32];	// ventus/src/pipeline/operandCollector.scala:49:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/pipeline/operandCollector.scala:49:7
        `INIT_RANDOM_PROLOG_	// ventus/src/pipeline/operandCollector.scala:49:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/pipeline/operandCollector.scala:49:7
        for (logic [5:0] i = 6'h0; i < 6'h21; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/pipeline/operandCollector.scala:49:7
        end	// ventus/src/pipeline/operandCollector.scala:49:7
        controlReg_inst = _RANDOM[6'h0];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_wid = _RANDOM[6'h1][1:0];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_fp = _RANDOM[6'h1][2];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_branch = _RANDOM[6'h1][4:3];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_simt_stack = _RANDOM[6'h1][5];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_simt_stack_op = _RANDOM[6'h1][6];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_barrier = _RANDOM[6'h1][7];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_csr = _RANDOM[6'h1][9:8];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_reverse = _RANDOM[6'h1][10];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_sel_alu2 = _RANDOM[6'h1][12:11];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_sel_alu1 = _RANDOM[6'h1][14:13];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_isvec = _RANDOM[6'h1][15];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_sel_alu3 = _RANDOM[6'h1][17:16];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_mask = _RANDOM[6'h1][18];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_sel_imm = _RANDOM[6'h1][22:19];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_mem_whb = _RANDOM[6'h1][24:23];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_mem_unsigned = _RANDOM[6'h1][25];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_alu_fn = _RANDOM[6'h1][31:26];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_force_rm_rtz = _RANDOM[6'h2][0];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_is_vls12 = _RANDOM[6'h2][1];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_mem = _RANDOM[6'h2][2];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_mul = _RANDOM[6'h2][3];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_tc = _RANDOM[6'h2][4];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_disable_mask = _RANDOM[6'h2][5];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_custom_signal_0 = _RANDOM[6'h2][6];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_mem_cmd = _RANDOM[6'h2][8:7];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_mop = _RANDOM[6'h2][10:9];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_reg_idx1 = _RANDOM[6'h2][18:11];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_reg_idx2 = _RANDOM[6'h2][26:19];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_reg_idx3 = {_RANDOM[6'h2][31:27], _RANDOM[6'h3][2:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_reg_idxw = _RANDOM[6'h3][10:3];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_wvd = _RANDOM[6'h3][11];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_fence = _RANDOM[6'h3][12];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_sfu = _RANDOM[6'h3][13];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_readmask = _RANDOM[6'h3][14];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_writemask = _RANDOM[6'h3][15];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_wxd = _RANDOM[6'h3][16];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_pc = {_RANDOM[6'h3][31:17], _RANDOM[6'h4][16:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_imm_ext = _RANDOM[6'h4][23:17];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_spike_info_sm_id = _RANDOM[6'h4][31:24];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_spike_info_pc = _RANDOM[6'h5];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_spike_info_inst = _RANDOM[6'h6];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_atomic = _RANDOM[6'h7][0];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_aq = _RANDOM[6'h7][1];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        controlReg_rl = _RANDOM[6'h7][2];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
        rsType_0 = _RANDOM[6'h7][4:3];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :67:19
        rsType_1 = _RANDOM[6'h7][6:5];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :67:19
        rsType_2 = _RANDOM[6'h7][8:7];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :67:19
        ready_0 = _RANDOM[6'h7][11];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :68:22
        ready_1 = _RANDOM[6'h7][12];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :68:22
        ready_2 = _RANDOM[6'h7][13];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :68:22
        ready_3 = _RANDOM[6'h7][14];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :68:22
        valid_0 = _RANDOM[6'h7][15];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :69:22
        valid_1 = _RANDOM[6'h7][16];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :69:22
        valid_2 = _RANDOM[6'h7][17];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :69:22
        valid_3 = _RANDOM[6'h7][18];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :69:22
        regIdx_0 = _RANDOM[6'h7][26:19];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :70:19
        regIdx_1 = {_RANDOM[6'h7][31:27], _RANDOM[6'h8][2:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :70:19
        regIdx_2 = _RANDOM[6'h8][10:3];	// ventus/src/pipeline/operandCollector.scala:49:7, :70:19
        rsReg_0_0 = {_RANDOM[6'h8][31:19], _RANDOM[6'h9][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :70:19, :71:22
        rsReg_0_1 = {_RANDOM[6'h9][31:19], _RANDOM[6'hA][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_0_2 = {_RANDOM[6'hA][31:19], _RANDOM[6'hB][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_0_3 = {_RANDOM[6'hB][31:19], _RANDOM[6'hC][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_0_4 = {_RANDOM[6'hC][31:19], _RANDOM[6'hD][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_0_5 = {_RANDOM[6'hD][31:19], _RANDOM[6'hE][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_0_6 = {_RANDOM[6'hE][31:19], _RANDOM[6'hF][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_0_7 = {_RANDOM[6'hF][31:19], _RANDOM[6'h10][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_1_0 = {_RANDOM[6'h10][31:19], _RANDOM[6'h11][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_1_1 = {_RANDOM[6'h11][31:19], _RANDOM[6'h12][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_1_2 = {_RANDOM[6'h12][31:19], _RANDOM[6'h13][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_1_3 = {_RANDOM[6'h13][31:19], _RANDOM[6'h14][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_1_4 = {_RANDOM[6'h14][31:19], _RANDOM[6'h15][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_1_5 = {_RANDOM[6'h15][31:19], _RANDOM[6'h16][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_1_6 = {_RANDOM[6'h16][31:19], _RANDOM[6'h17][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_1_7 = {_RANDOM[6'h17][31:19], _RANDOM[6'h18][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_2_0 = {_RANDOM[6'h18][31:19], _RANDOM[6'h19][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_2_1 = {_RANDOM[6'h19][31:19], _RANDOM[6'h1A][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_2_2 = {_RANDOM[6'h1A][31:19], _RANDOM[6'h1B][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_2_3 = {_RANDOM[6'h1B][31:19], _RANDOM[6'h1C][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_2_4 = {_RANDOM[6'h1C][31:19], _RANDOM[6'h1D][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_2_5 = {_RANDOM[6'h1D][31:19], _RANDOM[6'h1E][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_2_6 = {_RANDOM[6'h1E][31:19], _RANDOM[6'h1F][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        rsReg_2_7 = {_RANDOM[6'h1F][31:19], _RANDOM[6'h20][18:0]};	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
        mask_0 = _RANDOM[6'h20][19];	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22, :72:17
        mask_1 = _RANDOM[6'h20][20];	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22, :72:17
        mask_2 = _RANDOM[6'h20][21];	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22, :72:17
        mask_3 = _RANDOM[6'h20][22];	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22, :72:17
        mask_4 = _RANDOM[6'h20][23];	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22, :72:17
        mask_5 = _RANDOM[6'h20][24];	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22, :72:17
        mask_6 = _RANDOM[6'h20][25];	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22, :72:17
        mask_7 = _RANDOM[6'h20][26];	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22, :72:17
        customCtrlReg = _RANDOM[6'h20][27];	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22, :80:30
        state = _RANDOM[6'h20][29:28];	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22, :86:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/operandCollector.scala:49:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/operandCollector.scala:49:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ImmGen imm (	// ventus/src/pipeline/operandCollector.scala:83:19
    .io_inst
      (_imm_io_sel_T_2 ? controlReg_inst : (|state) ? 32'h0 : io_control_bits_inst),	// ventus/src/pipeline/operandCollector.scala:60:23, :71:50, :86:22, :103:69, :133:32, :168:39
    .io_sel
      (_imm_io_sel_T_2 ? controlReg_sel_imm : (|state) ? 4'h0 : io_control_bits_sel_imm),	// ventus/src/pipeline/operandCollector.scala:60:23, :86:22, :103:69, :133:32, :176:38
    .io_imm_ext
      (_imm_io_sel_T_2 ? controlReg_imm_ext : (|state) ? 7'h0 : io_control_bits_imm_ext),	// ventus/src/pipeline/operandCollector.scala:60:23, :86:22, :103:69, :133:32, :172:42
    .io_out     (_imm_io_out)
  );
  assign io_control_ready = io_control_ready_0;	// ventus/src/pipeline/operandCollector.scala:49:7, :140:39
  assign io_issue_valid = io_issue_valid_0;	// ventus/src/pipeline/operandCollector.scala:49:7, :139:26
  assign io_issue_bits_alu_src1_0 = rsReg_0_0;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src1_1 = rsReg_0_1;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src1_2 = rsReg_0_2;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src1_3 = rsReg_0_3;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src1_4 = rsReg_0_4;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src1_5 = rsReg_0_5;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src1_6 = rsReg_0_6;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src1_7 = rsReg_0_7;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src2_0 = rsReg_1_0;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src2_1 = rsReg_1_1;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src2_2 = rsReg_1_2;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src2_3 = rsReg_1_3;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src2_4 = rsReg_1_4;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src2_5 = rsReg_1_5;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src2_6 = rsReg_1_6;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src2_7 = rsReg_1_7;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src3_0 = rsReg_2_0;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src3_1 = rsReg_2_1;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src3_2 = rsReg_2_2;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src3_3 = rsReg_2_3;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src3_4 = rsReg_2_4;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src3_5 = rsReg_2_5;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src3_6 = rsReg_2_6;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_alu_src3_7 = rsReg_2_7;	// ventus/src/pipeline/operandCollector.scala:49:7, :71:22
  assign io_issue_bits_mask_0 = mask_0;	// ventus/src/pipeline/operandCollector.scala:49:7, :72:17
  assign io_issue_bits_mask_1 = mask_1;	// ventus/src/pipeline/operandCollector.scala:49:7, :72:17
  assign io_issue_bits_mask_2 = mask_2;	// ventus/src/pipeline/operandCollector.scala:49:7, :72:17
  assign io_issue_bits_mask_3 = mask_3;	// ventus/src/pipeline/operandCollector.scala:49:7, :72:17
  assign io_issue_bits_mask_4 = mask_4;	// ventus/src/pipeline/operandCollector.scala:49:7, :72:17
  assign io_issue_bits_mask_5 = mask_5;	// ventus/src/pipeline/operandCollector.scala:49:7, :72:17
  assign io_issue_bits_mask_6 = mask_6;	// ventus/src/pipeline/operandCollector.scala:49:7, :72:17
  assign io_issue_bits_mask_7 = mask_7;	// ventus/src/pipeline/operandCollector.scala:49:7, :72:17
  assign io_issue_bits_control_inst = controlReg_inst;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_wid = controlReg_wid;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_fp = controlReg_fp;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_branch = controlReg_branch;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_simt_stack = controlReg_simt_stack;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_simt_stack_op = controlReg_simt_stack_op;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_barrier = controlReg_barrier;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_csr = controlReg_csr;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_reverse = controlReg_reverse;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_sel_alu2 = controlReg_sel_alu2;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_sel_alu1 = controlReg_sel_alu1;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_isvec = controlReg_isvec;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_sel_alu3 = controlReg_sel_alu3;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_mask = controlReg_mask;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_sel_imm = controlReg_sel_imm;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_mem_whb = controlReg_mem_whb;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_mem_unsigned = controlReg_mem_unsigned;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_alu_fn = controlReg_alu_fn;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_force_rm_rtz = controlReg_force_rm_rtz;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_is_vls12 = controlReg_is_vls12;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_mem = controlReg_mem;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_mul = controlReg_mul;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_tc = controlReg_tc;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_disable_mask = controlReg_disable_mask;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_custom_signal_0 = controlReg_custom_signal_0;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_mem_cmd = controlReg_mem_cmd;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_mop = controlReg_mop;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_reg_idx1 = controlReg_reg_idx1;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_reg_idx2 = controlReg_reg_idx2;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_reg_idx3 = controlReg_reg_idx3;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_reg_idxw = controlReg_reg_idxw;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_wvd = controlReg_wvd;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_fence = controlReg_fence;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_sfu = controlReg_sfu;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_readmask = controlReg_readmask;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_writemask = controlReg_writemask;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_wxd = controlReg_wxd;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_pc = controlReg_pc;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_imm_ext = controlReg_imm_ext;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_spike_info_sm_id = controlReg_spike_info_sm_id;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_spike_info_pc = controlReg_spike_info_pc;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_spike_info_inst = controlReg_spike_info_inst;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_atomic = controlReg_atomic;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_aq = controlReg_aq;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_issue_bits_control_rl = controlReg_rl;	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23
  assign io_outArbiterIO_0_valid =
    _imm_io_sel_T_2
      ? valid_0 & ~ready_0
      : ~(|state) & _io_outArbiterIO_3_valid_T & ~readyWire_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:49:7, :68:22, :69:22, :86:22, :103:69, :129:{57,102}, :133:32, :135:41, :164:13, :180:16, :184:28, :223:51
  assign io_outArbiterIO_0_bits_rsAddr =
    _GEN_0 == 2'h1 | _GEN_0 != 2'h2
      ? (_GEN
           ? _GEN_2 + _GEN_1[io_control_bits_wid][9:2]
           : _GEN_3 + _GEN_1[controlReg_wid][9:2])
      : _GEN
          ? _GEN_2 + _GEN_4[io_control_bits_wid][9:2]
          : _GEN_3 + _GEN_4[controlReg_wid][9:2];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :108:{13,30,79,88}, :109:51, :110:{40,78,110,127}, :112:{40,73,105,118}, :114:{85,94}, :115:51, :116:{40,78,110,127}, :118:{40,73,105,118}, :129:34
  assign io_outArbiterIO_0_bits_bankID =
    _io_outArbiterIO_3_valid_T & ~(|state)
      ? io_control_bits_wid + regIdxWire_0[1:0]
      : controlReg_wid + regIdx_0[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :70:19, :86:22, :103:{42,59,69}, :104:{44,59}, :105:{39,50}, :162:14, :180:16, :184:28, :187:23
  assign io_outArbiterIO_0_bits_rsType =
    _io_outArbiterIO_3_valid_T & ~(|state) ? rsTypeWire_0 : rsType_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:49:7, :67:19, :86:22, :103:69, :106:{42,59}, :163:14, :180:16, :184:28, :205:23
  assign io_outArbiterIO_1_valid =
    _imm_io_sel_T_2
      ? valid_1 & ~ready_1
      : ~(|state) & _io_outArbiterIO_3_valid_T & ~readyWire_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:49:7, :68:22, :69:22, :86:22, :103:69, :129:{57,102}, :133:32, :135:41, :164:13, :180:16, :184:28, :233:48
  assign io_outArbiterIO_1_bits_rsAddr =
    _GEN_5 == 2'h1 | _GEN_5 != 2'h2
      ? (_GEN
           ? _GEN_6 + _GEN_1[io_control_bits_wid][9:2]
           : _GEN_7 + _GEN_1[controlReg_wid][9:2])
      : _GEN
          ? _GEN_6 + _GEN_4[io_control_bits_wid][9:2]
          : _GEN_7 + _GEN_4[controlReg_wid][9:2];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :108:{13,30,79,88}, :109:51, :110:{40,78,110,127}, :112:{40,73,105,118}, :114:{85,94}, :115:51, :116:{40,78,110,127}, :118:{40,73,105,118}, :129:34
  assign io_outArbiterIO_1_bits_bankID =
    _io_outArbiterIO_3_valid_T & ~(|state)
      ? io_control_bits_wid + regIdxWire_1[1:0]
      : controlReg_wid + regIdx_1[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :70:19, :86:22, :103:{42,59,69}, :104:{44,59}, :105:{39,50}, :162:14, :180:16, :184:28, :188:23
  assign io_outArbiterIO_1_bits_rsType =
    _io_outArbiterIO_3_valid_T & ~(|state) ? rsTypeWire_1 : rsType_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:49:7, :67:19, :86:22, :103:69, :106:{42,59}, :163:14, :180:16, :184:28, :206:23
  assign io_outArbiterIO_2_valid =
    _imm_io_sel_T_2
      ? valid_2 & ~ready_2
      : ~(|state) & _io_outArbiterIO_3_valid_T & ~readyWire_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:49:7, :68:22, :69:22, :86:22, :103:69, :129:{57,102}, :133:32, :135:41, :164:13, :180:16, :184:28, :243:81
  assign io_outArbiterIO_2_bits_rsAddr =
    _GEN_8 == 2'h1 | _GEN_8 != 2'h2
      ? (_GEN
           ? _GEN_9 + _GEN_1[io_control_bits_wid][9:2]
           : _GEN_10 + _GEN_1[controlReg_wid][9:2])
      : _GEN
          ? _GEN_9 + _GEN_4[io_control_bits_wid][9:2]
          : _GEN_10 + _GEN_4[controlReg_wid][9:2];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :108:{13,30,79,88}, :109:51, :110:{40,78,110,127}, :112:{40,73,105,118}, :114:{85,94}, :115:51, :116:{40,78,110,127}, :118:{40,73,105,118}, :129:34
  assign io_outArbiterIO_2_bits_bankID =
    _io_outArbiterIO_3_valid_T & ~(|state)
      ? io_control_bits_wid + regIdxWire_2[1:0]
      : controlReg_wid + regIdx_2[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :70:19, :86:22, :103:{42,59,69}, :104:{44,59}, :105:{39,50}, :162:14, :180:16, :184:28, :189:23
  assign io_outArbiterIO_2_bits_rsType =
    _io_outArbiterIO_3_valid_T & ~(|state) ? rsTypeWire_2 : rsType_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/operandCollector.scala:49:7, :67:19, :86:22, :103:69, :106:{42,59}, :163:14, :180:16, :184:28, :207:23
  assign io_outArbiterIO_3_bits_rsAddr =
    _GEN ? _GEN_1[io_control_bits_wid][9:2] : _GEN_1[controlReg_wid][9:2];	// ventus/src/pipeline/operandCollector.scala:49:7, :60:23, :108:30, :110:{78,110,127}, :112:{73,105,118}, :121:51, :122:40, :124:40
endmodule

