#ifndef __RASPBERRY_PI_H__
#define __RASPBERRY_PI_H__


#define GPIO_CONTROLLER_ADDR	0x20200000
#define LED_OFFSET		4



#define	MAILBOX_READ_ADDR	0x2000B880
#define	MAILBOX_POLL_ADDR	0x2000B890
#define	MAILBOX_SEND_ADDR	0x2000B894
#define MAILBOX_STATUS_ADDR	0x2000B898
#define	MAILBOX_CONFIG_ADDR	0x2000B89C
#define	MAILBOX_WRITE_ADDR	0x2000B8AC

#define INTERRUPT_CONTROLLER_ADDR			0x2000B000
	#define	IRQ_BASIC_PENDING_OFFSET		0x200
	#define	IRQ_PENDING_1_OFFSET			0x204
	#define IRQ_PENDING_2_OFFSET			0x208
	#define	FIQ_CONTROL_OFFSET			0x20C
	#define	ENABLE_IRQS_1_OFFSET			0x210
	#define	ENABLE_IRQS_2_OFFSET			0x214
	#define	ENABLE_BASIC_IRQS_OFFSET		0x218
	#define	DISABLE_IRQS_1_OFFSET			0x21C
	#define	DISABLE_IRQS_2_OFFSET			0x220
	#define	DISABLE_BASIC_IRQS_OFFSET		0x224

#define	AUX_INT_MASK			29
#define	I2C_SPI_SLV_INT_MASK		43
#define	PWA_0_INT_MASK			45
#define PWA_1_INT_MASK			46
#define	SMI_INT_MASK			48
#define	GPIO_INT_0_MASK			49
#define	GPIO_INT_1_MASK			50
#define	GPIO_INT_2_MASK			51
#define	GPIO_INT_3_MASK			52
#define	I2C_INT_MASK			53
#define	SPI_INT_MASK			54
#define	PCM_INT_MASK			55
#define	UART_INT_MASK			57


#define	TIMER_ADDR		0x2000B000
	#define LOAD_OFFSET	0x400
	#define	VALUE_OFFSET	0x404
	#define	CONTROL_OFFSET	0x408
	#define	IRQ_CLR_OFFSET	0x40C
	#define	RAW_IRQ_OFFSET	0x410
	#define	MASK_IRQ_OFFSET	0x414
	#define	RELOAD_OFFSET	0x418
	#define	PRE_DIV_OFFSET	0x41C
	#define	FREE_RUN_OFFSET	0x420


#define SWI_ADDRESS	0x8
#define SWI_INSTRUCTION	(0x20 + 0x8)

#define	USER_MODE	0x10
#define	FIQ_MODE	0x11
#define	IRQ_MODE	0x12
#define	SUPER_MODE	0x13
#define	ABORT_MODE	0x17
#define	UND_MODE	0x1b
#define	SYS_MODE	0x1f

//EEMC

#define EEMC_REGISTER_BASE		0x20300000
#define EEMC_ARG2_OFF			0x0
#define	EEMC_BLKSIZECNT_OFF		0x4
#define	EEMC_ARG1_OFF			0x8
#define EEMC_CMDTM_OFF			0xc
#define	EEMC_RESP0_OFF			0x10
#define	EEMC_RESP1_OFF			0x14
#define	EEMC_RESP2_OFF			0X18
#define	EEMC_RESP3_OFF			0x1c
#define	EEMC_DATA_OFF			0X20
#define	EEMC_STATUS_OFF			0x24
#define	EEMC_CONTROL0_OFF		0X28
#define	EEMC_CONTROL1_OFF		0x2c
#define	EEMC_INTERRUPT_OFF		0X30
#define	EEMC_IRPT_MASK_OFF		0x34
#define	EEMC_IRPT_EN_OFF		0x38
#define	EEMC_CONTROL2_OFF		0x3c
#define	EEMC_FORCE_IRPT_OFF		0x50
#define	EEMC_BOOT_TIMEOUT_OFF		0x70
#define	EEMC_DBG_SEL_OFF		0x74
#define	EEMC_EXRDFIFO_CFG_OFF		0X80
#define	EEMC_TUNE_STEP_OFF		0x88
#define	EEMC_TUNE_STEPS_STD_OFF		0x8c
#define	EEMC_TUNE_STEPS_DDR_OFF		0x90
#define	EEMC_SPI_INT_SPT_OFF		0xf0
#define EEMC_SLOTISR_VER_OFF		0xfc

//DMA
/*
 * Channel base addresses
 */
#define DMA_CHANNEL(x) \
	(0x7E007000 | (x << 8)) & ~0xFF

#define DMA_CHANNEL_0  DMA_CHANNEL(0)
#define DMA_CHANNEL_1  DMA_CHANNEL(1)
#define DMA_CHANNEL_2  DMA_CHANNEL(2)
#define DMA_CHANNEL_3  DMA_CHANNEL(3)
#define DMA_CHANNEL_4  DMA_CHANNEL(4)
#define DMA_CHANNEL_5  DMA_CHANNEL(5)
#define DMA_CHANNEL_6  DMA_CHANNEL(6)
#define DMA_CHANNEL_7  DMA_CHANNEL(7)
#define DMA_CHANNEL_8  DMA_CHANNEL(8)
#define DMA_CHANNEL_9  DMA_CHANNEL(9)
#define DMA_CHANNEL_10 DMA_CHANNEL(10)
#define DMA_CHANNEL_11 DMA_CHANNEL(11)
#define DMA_CHANNEL_12 DMA_CHANNEL(12)
#define DMA_CHANNEL_13 DMA_CHANNEL(13)
#define DMA_CHANNEL_14 DMA_CHANNEL(14)
#define DMA_CHANNEL_15 0x7EE05000


/*
 * Control/Status register bits
 */

#define DMA_CS_RESET_MASK 	0x80000000
#define DMA_CS_ABORT_MASK 	0x40000000
#define DMA_CS_DISDEBUG_MASK	0x20000000
#define DMA_WAIT_FOR_OUTSTANDING_WRITES_MASK 0x10000000


#define DMA_DREQ_MASK		0x8
#define DMA_INT_MASK		0x4
#define DMA_END_MASK		0x2
#define DMA_ACTIVE_MASK		0x1



#endif
