Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/phoenix8899/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto a9a6a014f129424abe26d551ec48f464 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UARTtest_behav xil_defaultlib.UARTtest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UARTtransmitter
Compiling module xil_defaultlib.UARTreceiver
Compiling module xil_defaultlib.UARTtest
Compiling module xil_defaultlib.glbl
Built simulation snapshot UARTtest_behav
