  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/ishan/ECT_110_vitis/cnn/cnn 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ishan/ECT_110_vitis/cnn/cnn/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/ishan/ECT_110_vitis/cnn/cnn'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=approx_mac.h' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/ishan/ECT_110_vitis/cnn/approx_mac.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=accelerator.cpp' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/ishan/ECT_110_vitis/cnn/accelerator.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=accelerator.h' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/Users/ishan/ECT_110_vitis/cnn/accelerator.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=Untitled.cpp' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ishan/ECT_110_vitis/cnn/Untitled.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=cnn_accelerator' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg484-1' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1465] Applying config ini 'clock=100Mhz' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ishan/ECT_110_vitis/cnn/cnn/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.457 seconds; current allocated memory: 156.824 MB.
INFO: [HLS 200-10] Analyzing design file 'accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.828 seconds; current allocated memory: 159.473 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,321 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,951 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,669 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,374 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,374 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,801 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,641 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 14,105 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 16,569 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 16,569 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,641 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,641 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,641 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,641 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,755 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,768 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'mac_int2_packed(ap_int<2>, ap_int<2>, ap_int<2>, ap_int<2>, ap_int<2>, ap_int<2>, ap_int<2>, ap_int<2>, ap_int<32>)' into 'conv_tile(ap_int<8> (*) [10][10], ap_int<8> (*) [16][3][3], ap_int<32> (*) [8][8], int)' (accelerator.cpp:86:39)
INFO: [HLS 214-131] Inlining function 'mac_int4_packed(ap_int<4>, ap_int<4>, ap_int<4>, ap_int<4>, ap_int<32>)' into 'conv_tile(ap_int<8> (*) [10][10], ap_int<8> (*) [16][3][3], ap_int<32> (*) [8][8], int)' (accelerator.cpp:69:39)
INFO: [HLS 214-131] Inlining function 'mac_int6(ap_int<6>, ap_int<6>, ap_int<32>)' into 'conv_tile(ap_int<8> (*) [10][10], ap_int<8> (*) [16][3][3], ap_int<32> (*) [8][8], int)' (accelerator.cpp:58:39)
INFO: [HLS 214-131] Inlining function 'mac_int8(ap_int<8>, ap_int<8>, ap_int<32>)' into 'conv_tile(ap_int<8> (*) [10][10], ap_int<8> (*) [16][3][3], ap_int<32> (*) [8][8], int)' (accelerator.cpp:54:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_4' is marked as complete unroll implied by the pipeline pragma (accelerator.cpp:44:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_5' is marked as complete unroll implied by the pipeline pragma (accelerator.cpp:46:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_6' is marked as complete unroll implied by the pipeline pragma (accelerator.cpp:47:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_4' (accelerator.cpp:44:34) in function 'conv_tile' completely with a factor of 16 (accelerator.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_5' (accelerator.cpp:46:38) in function 'conv_tile' completely with a factor of 3 (accelerator.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_6' (accelerator.cpp:47:42) in function 'conv_tile' completely with a factor of 3 (accelerator.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. (accelerator.cpp:108:0)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. (accelerator.cpp:108:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'output_15' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_14' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_13' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_12' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_11' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_10' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_9' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_8' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_7' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_6' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_5' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_4' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_3' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_2' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_1' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_0' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'weight_15' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight_14' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight_13' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight_12' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight_11' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight_10' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight_9' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight_8' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight_7' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight_6' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight_5' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight_4' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight_3' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight_2' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight_1' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight_0' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_15' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_14' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_13' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_12' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_11' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_10' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_9' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_8' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_7' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_6' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_5' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_4' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_3' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_2' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_1' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_0' with compact=bit mode in 8-bits (accelerator.cpp:108:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 39.734 seconds; current allocated memory: 162.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 162.848 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.782 seconds; current allocated memory: 185.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.13 seconds; current allocated memory: 193.023 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'cnn_accelerator' (accelerator.cpp:103:1), detected/extracted 1 process function(s): 
	 'conv_tile'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_tile' (accelerator.cpp:16:30)...1138 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 14.186 seconds; current allocated memory: 226.094 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_37_2'(accelerator.cpp:37:26) and 'VITIS_LOOP_38_3'(accelerator.cpp:38:30) in function 'conv_tile' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_36_1'(accelerator.cpp:36:19) and 'VITIS_LOOP_37_2'(accelerator.cpp:37:26) in function 'conv_tile' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (accelerator.cpp:37:26) in function 'conv_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (accelerator.cpp:36:19) in function 'conv_tile'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.117 seconds; current allocated memory: 293.258 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_tile_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
WARNING: [HLS 200-885] The II Violation in module 'conv_tile_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' (loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'): Unable to schedule 'load' operation 8 bit ('a8', accelerator.cpp:49) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'conv_tile_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' (loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'): Unable to schedule 'load' operation 8 bit ('a8', accelerator.cpp:49) on array 'input_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'conv_tile_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' (loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'): Unable to schedule 'load' operation 8 bit ('a8', accelerator.cpp:49) on array 'input_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'conv_tile_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' (loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'): Unable to schedule 'load' operation 8 bit ('a8', accelerator.cpp:49) on array 'input_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 24, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26 seconds. CPU system time: 0 seconds. Elapsed time: 34.344 seconds; current allocated memory: 418.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19 seconds. CPU system time: 1 seconds. Elapsed time: 20.5 seconds; current allocated memory: 418.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.907 seconds; current allocated memory: 418.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.708 seconds; current allocated memory: 418.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.619 seconds; current allocated memory: 418.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 418.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_tile_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_tile_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4s_4s_10s_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4s_4s_11s_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4s_4s_12s_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4s_4s_13s_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4s_4s_14s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4s_4s_8s_9_4_1': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4s_4s_9s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4s_4s_9s_9_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_18s_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_19s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_20s_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_21s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_22s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4s_4s_8_1_1': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 353 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_8_1_1': 144 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_tile_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 24 seconds. CPU system time: 0 seconds. Elapsed time: 25.842 seconds; current allocated memory: 495.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15 seconds. CPU system time: 8 seconds. Elapsed time: 24.687 seconds; current allocated memory: 674.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/precision' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_accelerator' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.735 seconds; current allocated memory: 735.762 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.39 seconds; current allocated memory: 735.762 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.657 seconds; current allocated memory: 766.227 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_accelerator.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 134 seconds. Total CPU system time: 13 seconds. Total elapsed time: 207.338 seconds; peak allocated memory: 766.227 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 3m 31s
