<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/Surelog" target="_blank">Surelog</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>
defines: 
time_elapsed: 0.979s
ram usage: 35808 KB
</pre>
<pre class="log">

surelog -nopython -nobuiltin -parse -noelab -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:1</a>: No timescale set for &#34;explicit&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>: No timescale set for &#34;dff&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>: Compile module &#34;work@dff&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:1</a>: Compile module &#34;work@explicit&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:19</a>: Implicit port type (wire) for &#34;q_bar&#34;.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 1

</pre>
</body>