Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Mar 10 17:43:46 2023
| Host         : brian-desktopPC running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  364         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (364)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2164)
5. checking no_input_delay (18)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (364)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 351 register/latch pins with no clock driven by root clock pin: clk_50_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2164)
---------------------------------------------------
 There are 2164 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.327        0.000                      0                   42        0.261        0.000                      0                   42        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.327        0.000                      0                   42        0.261        0.000                      0                   42        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.155ns (41.578%)  route 3.028ns (58.422%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X57Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.091    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X56Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.686    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.920    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.037    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.360 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.742     8.102    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.306     8.408 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.791     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y0          LUT5 (Prop_lut5_I0_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.953    10.276    SSG_DISP/CathMod/clear
    SLICE_X57Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X57Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y3          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.155ns (41.578%)  route 3.028ns (58.422%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X57Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.091    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X56Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.686    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.920    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.037    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.360 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.742     8.102    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.306     8.408 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.791     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y0          LUT5 (Prop_lut5_I0_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.953    10.276    SSG_DISP/CathMod/clear
    SLICE_X57Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X57Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y3          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.155ns (41.578%)  route 3.028ns (58.422%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X57Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.091    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X56Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.686    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.920    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.037    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.360 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.742     8.102    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.306     8.408 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.791     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y0          LUT5 (Prop_lut5_I0_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.953    10.276    SSG_DISP/CathMod/clear
    SLICE_X57Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X57Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y3          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.155ns (41.578%)  route 3.028ns (58.422%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X57Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.091    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X56Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.686    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.920    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.037    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.360 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.742     8.102    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.306     8.408 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.791     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y0          LUT5 (Prop_lut5_I0_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.953    10.276    SSG_DISP/CathMod/clear
    SLICE_X57Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X57Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y3          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.155ns (42.879%)  route 2.871ns (57.121%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X57Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.091    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X56Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.686    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.920    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.037    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.360 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.742     8.102    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.306     8.408 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.791     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y0          LUT5 (Prop_lut5_I0_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.796    10.119    SSG_DISP/CathMod/clear
    SLICE_X57Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X57Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y4          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.155ns (42.879%)  route 2.871ns (57.121%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X57Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.091    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X56Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.686    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.920    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.037    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.360 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.742     8.102    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.306     8.408 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.791     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y0          LUT5 (Prop_lut5_I0_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.796    10.119    SSG_DISP/CathMod/clear
    SLICE_X57Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X57Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y4          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.155ns (42.879%)  route 2.871ns (57.121%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X57Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.091    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X56Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.686    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.920    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.037    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.360 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.742     8.102    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.306     8.408 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.791     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y0          LUT5 (Prop_lut5_I0_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.796    10.119    SSG_DISP/CathMod/clear
    SLICE_X57Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X57Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y4          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.155ns (42.879%)  route 2.871ns (57.121%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X57Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.091    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X56Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.686    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.920    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.037    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.360 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.742     8.102    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.306     8.408 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.791     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y0          LUT5 (Prop_lut5_I0_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.796    10.119    SSG_DISP/CathMod/clear
    SLICE_X57Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X57Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y4          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 2.155ns (44.046%)  route 2.738ns (55.954%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X57Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.091    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X56Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.686    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.920    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.037    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.360 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.742     8.102    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.306     8.408 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.791     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y0          LUT5 (Prop_lut5_I0_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.663     9.986    SSG_DISP/CathMod/clear
    SLICE_X57Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.454    14.795    SSG_DISP/CathMod/CLK
    SLICE_X57Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X57Y2          FDRE (Setup_fdre_C_R)       -0.429    14.604    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 2.155ns (44.046%)  route 2.738ns (55.954%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X57Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.091    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X56Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.686    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.920    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.037    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.360 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.742     8.102    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.306     8.408 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.791     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y0          LUT5 (Prop_lut5_I0_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.663     9.986    SSG_DISP/CathMod/clear
    SLICE_X57Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.454    14.795    SSG_DISP/CathMod/CLK
    SLICE_X57Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X57Y2          FDRE (Setup_fdre_C_R)       -0.429    14.604    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  4.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.251ns (68.528%)  route 0.115ns (31.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.569     1.452    SSG_DISP/CathMod/CLK
    SLICE_X57Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  SSG_DISP/CathMod/clk_div_counter_reg[1]/Q
                         net (fo=2, routed)           0.115     1.708    SSG_DISP/CathMod/clk_div_counter_reg[1]
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.818 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.818    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_6
    SLICE_X57Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     1.965    SSG_DISP/CathMod/CLK
    SLICE_X57Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X57Y0          FDRE (Hold_fdre_C_D)         0.105     1.557    SSG_DISP/CathMod/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.801%)  route 0.114ns (31.199%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.569     1.452    SSG_DISP/CathMod/CLK
    SLICE_X57Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.114     1.707    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.818    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_5
    SLICE_X57Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     1.965    SSG_DISP/CathMod/CLK
    SLICE_X57Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X57Y0          FDRE (Hold_fdre_C_D)         0.105     1.557    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.568     1.451    SSG_DISP/CathMod/CLK
    SLICE_X57Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  SSG_DISP/CathMod/clk_div_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.711    SSG_DISP/CathMod/clk_div_counter_reg[15]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.819 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.819    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_4
    SLICE_X57Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X57Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X57Y3          FDRE (Hold_fdre_C_D)         0.105     1.556    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.568     1.451    SSG_DISP/CathMod/CLK
    SLICE_X57Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  SSG_DISP/CathMod/clk_div_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.711    SSG_DISP/CathMod/clk_div_counter_reg[19]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.819 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.819    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_4
    SLICE_X57Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X57Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X57Y4          FDRE (Hold_fdre_C_D)         0.105     1.556    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.569     1.452    SSG_DISP/CathMod/CLK
    SLICE_X57Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  SSG_DISP/CathMod/clk_div_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.712    SSG_DISP/CathMod/clk_div_counter_reg[11]
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.820 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.820    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_4
    SLICE_X57Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     1.965    SSG_DISP/CathMod/CLK
    SLICE_X57Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X57Y2          FDRE (Hold_fdre_C_D)         0.105     1.557    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.569     1.452    SSG_DISP/CathMod/CLK
    SLICE_X57Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  SSG_DISP/CathMod/clk_div_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.712    SSG_DISP/CathMod/clk_div_counter_reg[7]
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.820 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.820    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_4
    SLICE_X57Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     1.965    SSG_DISP/CathMod/CLK
    SLICE_X57Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X57Y1          FDRE (Hold_fdre_C_D)         0.105     1.557    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.568     1.451    SSG_DISP/CathMod/CLK
    SLICE_X57Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  SSG_DISP/CathMod/clk_div_counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.713    SSG_DISP/CathMod/clk_div_counter_reg[14]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.824 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.824    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_5
    SLICE_X57Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X57Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X57Y3          FDRE (Hold_fdre_C_D)         0.105     1.556    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.568     1.451    SSG_DISP/CathMod/CLK
    SLICE_X57Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  SSG_DISP/CathMod/clk_div_counter_reg[18]/Q
                         net (fo=2, routed)           0.120     1.713    SSG_DISP/CathMod/clk_div_counter_reg[18]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.824 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.824    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_5
    SLICE_X57Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X57Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X57Y4          FDRE (Hold_fdre_C_D)         0.105     1.556    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.569     1.452    SSG_DISP/CathMod/CLK
    SLICE_X57Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.714    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_5
    SLICE_X57Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     1.965    SSG_DISP/CathMod/CLK
    SLICE_X57Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X57Y2          FDRE (Hold_fdre_C_D)         0.105     1.557    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.569     1.452    SSG_DISP/CathMod/CLK
    SLICE_X57Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  SSG_DISP/CathMod/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           0.120     1.714    SSG_DISP/CathMod/clk_div_counter_reg[6]
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_5
    SLICE_X57Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     1.965    SSG_DISP/CathMod/CLK
    SLICE_X57Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X57Y1          FDRE (Hold_fdre_C_D)         0.105     1.557    SSG_DISP/CathMod/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_50_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y0    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y2    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y2    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y3    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y3    SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y3    SSG_DISP/CathMod/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y3    SSG_DISP/CathMod/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y4    SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y0    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y0    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y2    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y2    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y2    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y2    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y0    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y0    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y2    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y2    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y2    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y2    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    SSG_DISP/CathMod/clk_div_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2191 Endpoints
Min Delay          2191 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_8/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.524ns  (logic 4.945ns (16.200%)  route 25.579ns (83.800%))
  Logic Levels:           15  (LUT4=3 LUT5=2 LUT6=7 MUXF7=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_8/DOBDO[20]
                         net (fo=1, routed)           2.420     4.874    CPU/otter_memory/memory_reg_bram_8_n_47
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.998 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.914     5.913    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I1_O)        0.124     6.037 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=80, routed)          4.873    10.910    registers/registers_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    11.034 r  registers/registers_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=9, routed)           1.688    12.722    CPU/otter_memory/RF_RS20[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.846 r  CPU/otter_memory/memory_reg_bram_0_i_41/O
                         net (fo=18, routed)          2.322    15.169    CPU/otter_memory/memory_reg_bram_0_i_41_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124    15.293 r  CPU/otter_memory/result0_carry_i_18/O
                         net (fo=1, routed)           0.151    15.444    CPU/otter_memory/result0_carry_i_18_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I0_O)        0.124    15.568 r  CPU/otter_memory/result0_carry_i_13/O
                         net (fo=115, routed)         3.061    18.629    CPU/otter_memory/srcB[3]
    SLICE_X55Y10         LUT5 (Prop_lut5_I4_O)        0.124    18.753 f  CPU/otter_memory/csr_mstatus[26]_i_16/O
                         net (fo=2, routed)           0.584    19.337    CPU/otter_memory/csr_mstatus[26]_i_16_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.461 f  CPU/otter_memory/csr_mstatus[26]_i_14/O
                         net (fo=2, routed)           1.126    20.587    CPU/otter_memory/csr_mstatus[26]_i_14_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I2_O)        0.124    20.711 f  CPU/otter_memory/csr_mstatus[25]_i_5/O
                         net (fo=1, routed)           0.800    21.511    CPU/otter_memory/csr_mstatus[25]_i_5_n_0
    SLICE_X51Y12         LUT5 (Prop_lut5_I2_O)        0.124    21.635 f  CPU/otter_memory/csr_mstatus[25]_i_2/O
                         net (fo=1, routed)           0.000    21.635    CPU/otter_memory/csr_mstatus[25]_i_2_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I0_O)      0.212    21.847 f  CPU/otter_memory/csr_mstatus_reg[25]_i_1/O
                         net (fo=6, routed)           2.002    23.849    CPU/otter_memory/IOBUS_addr[25]
    SLICE_X44Y11         LUT4 (Prop_lut4_I1_O)        0.327    24.176 f  CPU/otter_memory/memory_reg_bram_0_i_146/O
                         net (fo=2, routed)           0.821    24.997    CPU/otter_memory/memory_reg_bram_0_i_146_n_0
    SLICE_X44Y10         LUT4 (Prop_lut4_I3_O)        0.354    25.351 f  CPU/otter_memory/memory_reg_bram_0_i_98/O
                         net (fo=98, routed)          4.011    29.361    CPU/otter_memory/memory_reg_bram_0_i_98_n_0
    SLICE_X14Y17         LUT4 (Prop_lut4_I1_O)        0.358    29.719 r  CPU/otter_memory/memory_reg_bram_8_i_4/O
                         net (fo=1, routed)           0.805    30.524    CPU/otter_memory/memory_reg_bram_8_i_4_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_8/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_12/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.515ns  (logic 4.919ns (16.120%)  route 25.596ns (83.880%))
  Logic Levels:           15  (LUT4=2 LUT5=3 LUT6=7 MUXF7=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_8/DOBDO[20]
                         net (fo=1, routed)           2.420     4.874    CPU/otter_memory/memory_reg_bram_8_n_47
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.998 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.914     5.913    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I1_O)        0.124     6.037 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=80, routed)          4.873    10.910    registers/registers_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    11.034 r  registers/registers_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=9, routed)           1.688    12.722    CPU/otter_memory/RF_RS20[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.846 r  CPU/otter_memory/memory_reg_bram_0_i_41/O
                         net (fo=18, routed)          2.322    15.169    CPU/otter_memory/memory_reg_bram_0_i_41_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124    15.293 r  CPU/otter_memory/result0_carry_i_18/O
                         net (fo=1, routed)           0.151    15.444    CPU/otter_memory/result0_carry_i_18_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I0_O)        0.124    15.568 r  CPU/otter_memory/result0_carry_i_13/O
                         net (fo=115, routed)         3.061    18.629    CPU/otter_memory/srcB[3]
    SLICE_X55Y10         LUT5 (Prop_lut5_I4_O)        0.124    18.753 f  CPU/otter_memory/csr_mstatus[26]_i_16/O
                         net (fo=2, routed)           0.584    19.337    CPU/otter_memory/csr_mstatus[26]_i_16_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.461 f  CPU/otter_memory/csr_mstatus[26]_i_14/O
                         net (fo=2, routed)           1.126    20.587    CPU/otter_memory/csr_mstatus[26]_i_14_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I2_O)        0.124    20.711 f  CPU/otter_memory/csr_mstatus[25]_i_5/O
                         net (fo=1, routed)           0.800    21.511    CPU/otter_memory/csr_mstatus[25]_i_5_n_0
    SLICE_X51Y12         LUT5 (Prop_lut5_I2_O)        0.124    21.635 f  CPU/otter_memory/csr_mstatus[25]_i_2/O
                         net (fo=1, routed)           0.000    21.635    CPU/otter_memory/csr_mstatus[25]_i_2_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I0_O)      0.212    21.847 f  CPU/otter_memory/csr_mstatus_reg[25]_i_1/O
                         net (fo=6, routed)           2.002    23.849    CPU/otter_memory/IOBUS_addr[25]
    SLICE_X44Y11         LUT4 (Prop_lut4_I1_O)        0.327    24.176 f  CPU/otter_memory/memory_reg_bram_0_i_146/O
                         net (fo=2, routed)           0.821    24.997    CPU/otter_memory/memory_reg_bram_0_i_146_n_0
    SLICE_X44Y10         LUT4 (Prop_lut4_I3_O)        0.354    25.351 f  CPU/otter_memory/memory_reg_bram_0_i_98/O
                         net (fo=98, routed)          3.826    29.177    CPU/otter_memory/memory_reg_bram_0_i_98_n_0
    SLICE_X14Y12         LUT5 (Prop_lut5_I3_O)        0.332    29.509 r  CPU/otter_memory/memory_reg_bram_12_i_5/O
                         net (fo=1, routed)           1.006    30.515    CPU/otter_memory/memory_reg_bram_12_i_5_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_12/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_11/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.359ns  (logic 4.564ns (15.033%)  route 25.795ns (84.967%))
  Logic Levels:           14  (LUT4=2 LUT6=9 MUXF7=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_8/DOBDO[20]
                         net (fo=1, routed)           2.420     4.874    CPU/otter_memory/memory_reg_bram_8_n_47
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.998 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.914     5.913    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I1_O)        0.124     6.037 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=80, routed)          4.873    10.910    registers/registers_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    11.034 r  registers/registers_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=9, routed)           1.688    12.722    CPU/otter_memory/RF_RS20[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.846 r  CPU/otter_memory/memory_reg_bram_0_i_41/O
                         net (fo=18, routed)          2.322    15.169    CPU/otter_memory/memory_reg_bram_0_i_41_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124    15.293 r  CPU/otter_memory/result0_carry_i_18/O
                         net (fo=1, routed)           0.151    15.444    CPU/otter_memory/result0_carry_i_18_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I0_O)        0.124    15.568 r  CPU/otter_memory/result0_carry_i_13/O
                         net (fo=115, routed)         2.517    18.085    CPU/otter_memory/srcB[3]
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.124    18.209 r  CPU/otter_memory/memory_reg_bram_0_i_169/O
                         net (fo=7, routed)           1.082    19.290    CPU/otter_memory/memory_reg_bram_0_i_169_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I3_O)        0.124    19.414 r  CPU/otter_memory/memory_reg_bram_0_i_182/O
                         net (fo=2, routed)           0.990    20.404    CPU/otter_memory/memory_reg_bram_0_i_182_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I0_O)        0.124    20.528 r  CPU/otter_memory/csr_mstatus[1]_i_8/O
                         net (fo=1, routed)           0.000    20.528    CPU/otter_memory/csr_mstatus[1]_i_8_n_0
    SLICE_X51Y1          MUXF7 (Prop_muxf7_I1_O)      0.217    20.745 r  CPU/otter_memory/csr_mstatus_reg[1]_i_4/O
                         net (fo=1, routed)           0.873    21.618    CPU/otter_memory/csr_mstatus_reg[1]_i_4_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.299    21.917 r  CPU/otter_memory/csr_mstatus[1]_i_1/O
                         net (fo=90, routed)          3.029    24.946    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X30Y15         LUT4 (Prop_lut4_I3_O)        0.150    25.096 r  CPU/otter_memory/memory_reg_bram_0_i_99/O
                         net (fo=16, routed)          4.020    29.116    CPU/otter_memory/memory_reg_bram_0_i_99_n_0
    SLICE_X49Y23         LUT4 (Prop_lut4_I2_O)        0.328    29.444 r  CPU/otter_memory/memory_reg_bram_11_i_3/O
                         net (fo=1, routed)           0.915    30.359    CPU/otter_memory/memory_reg_bram_11_i_3_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_11/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_8/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.355ns  (logic 4.919ns (16.205%)  route 25.436ns (83.795%))
  Logic Levels:           15  (LUT4=3 LUT5=2 LUT6=7 MUXF7=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_8/DOBDO[20]
                         net (fo=1, routed)           2.420     4.874    CPU/otter_memory/memory_reg_bram_8_n_47
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.998 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.914     5.913    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I1_O)        0.124     6.037 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=80, routed)          4.873    10.910    registers/registers_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    11.034 r  registers/registers_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=9, routed)           1.688    12.722    CPU/otter_memory/RF_RS20[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.846 r  CPU/otter_memory/memory_reg_bram_0_i_41/O
                         net (fo=18, routed)          2.322    15.169    CPU/otter_memory/memory_reg_bram_0_i_41_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124    15.293 r  CPU/otter_memory/result0_carry_i_18/O
                         net (fo=1, routed)           0.151    15.444    CPU/otter_memory/result0_carry_i_18_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I0_O)        0.124    15.568 r  CPU/otter_memory/result0_carry_i_13/O
                         net (fo=115, routed)         3.061    18.629    CPU/otter_memory/srcB[3]
    SLICE_X55Y10         LUT5 (Prop_lut5_I4_O)        0.124    18.753 f  CPU/otter_memory/csr_mstatus[26]_i_16/O
                         net (fo=2, routed)           0.584    19.337    CPU/otter_memory/csr_mstatus[26]_i_16_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.461 f  CPU/otter_memory/csr_mstatus[26]_i_14/O
                         net (fo=2, routed)           1.126    20.587    CPU/otter_memory/csr_mstatus[26]_i_14_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I2_O)        0.124    20.711 f  CPU/otter_memory/csr_mstatus[25]_i_5/O
                         net (fo=1, routed)           0.800    21.511    CPU/otter_memory/csr_mstatus[25]_i_5_n_0
    SLICE_X51Y12         LUT5 (Prop_lut5_I2_O)        0.124    21.635 f  CPU/otter_memory/csr_mstatus[25]_i_2/O
                         net (fo=1, routed)           0.000    21.635    CPU/otter_memory/csr_mstatus[25]_i_2_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I0_O)      0.212    21.847 f  CPU/otter_memory/csr_mstatus_reg[25]_i_1/O
                         net (fo=6, routed)           2.002    23.849    CPU/otter_memory/IOBUS_addr[25]
    SLICE_X44Y11         LUT4 (Prop_lut4_I1_O)        0.327    24.176 f  CPU/otter_memory/memory_reg_bram_0_i_146/O
                         net (fo=2, routed)           0.821    24.997    CPU/otter_memory/memory_reg_bram_0_i_146_n_0
    SLICE_X44Y10         LUT4 (Prop_lut4_I3_O)        0.354    25.351 f  CPU/otter_memory/memory_reg_bram_0_i_98/O
                         net (fo=98, routed)          4.011    29.361    CPU/otter_memory/memory_reg_bram_0_i_98_n_0
    SLICE_X14Y17         LUT4 (Prop_lut4_I1_O)        0.332    29.693 r  CPU/otter_memory/memory_reg_bram_8_i_3/O
                         net (fo=1, routed)           0.662    30.355    CPU/otter_memory/memory_reg_bram_8_i_3_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_8/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_3/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.302ns  (logic 4.558ns (15.042%)  route 25.744ns (84.958%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=9 MUXF7=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_8/DOBDO[20]
                         net (fo=1, routed)           2.420     4.874    CPU/otter_memory/memory_reg_bram_8_n_47
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.998 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.914     5.913    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I1_O)        0.124     6.037 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=80, routed)          4.873    10.910    registers/registers_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    11.034 r  registers/registers_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=9, routed)           1.688    12.722    CPU/otter_memory/RF_RS20[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.846 r  CPU/otter_memory/memory_reg_bram_0_i_41/O
                         net (fo=18, routed)          2.322    15.169    CPU/otter_memory/memory_reg_bram_0_i_41_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124    15.293 r  CPU/otter_memory/result0_carry_i_18/O
                         net (fo=1, routed)           0.151    15.444    CPU/otter_memory/result0_carry_i_18_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I0_O)        0.124    15.568 r  CPU/otter_memory/result0_carry_i_13/O
                         net (fo=115, routed)         2.517    18.085    CPU/otter_memory/srcB[3]
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.124    18.209 r  CPU/otter_memory/memory_reg_bram_0_i_169/O
                         net (fo=7, routed)           1.082    19.290    CPU/otter_memory/memory_reg_bram_0_i_169_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I3_O)        0.124    19.414 r  CPU/otter_memory/memory_reg_bram_0_i_182/O
                         net (fo=2, routed)           0.990    20.404    CPU/otter_memory/memory_reg_bram_0_i_182_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I0_O)        0.124    20.528 r  CPU/otter_memory/csr_mstatus[1]_i_8/O
                         net (fo=1, routed)           0.000    20.528    CPU/otter_memory/csr_mstatus[1]_i_8_n_0
    SLICE_X51Y1          MUXF7 (Prop_muxf7_I1_O)      0.217    20.745 r  CPU/otter_memory/csr_mstatus_reg[1]_i_4/O
                         net (fo=1, routed)           0.873    21.618    CPU/otter_memory/csr_mstatus_reg[1]_i_4_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.299    21.917 r  CPU/otter_memory/csr_mstatus[1]_i_1/O
                         net (fo=90, routed)          3.029    24.946    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X30Y15         LUT4 (Prop_lut4_I3_O)        0.150    25.096 r  CPU/otter_memory/memory_reg_bram_0_i_99/O
                         net (fo=16, routed)          4.016    29.112    CPU/otter_memory/memory_reg_bram_0_i_99_n_0
    SLICE_X49Y23         LUT5 (Prop_lut5_I4_O)        0.322    29.434 r  CPU/otter_memory/memory_reg_bram_3_i_3/O
                         net (fo=1, routed)           0.868    30.302    CPU/otter_memory/memory_reg_bram_3_i_3_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_3/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_8/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.219ns  (logic 4.919ns (16.278%)  route 25.300ns (83.722%))
  Logic Levels:           15  (LUT4=2 LUT5=3 LUT6=7 MUXF7=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_8/DOBDO[20]
                         net (fo=1, routed)           2.420     4.874    CPU/otter_memory/memory_reg_bram_8_n_47
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.998 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.914     5.913    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I1_O)        0.124     6.037 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=80, routed)          4.873    10.910    registers/registers_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    11.034 r  registers/registers_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=9, routed)           1.688    12.722    CPU/otter_memory/RF_RS20[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.846 r  CPU/otter_memory/memory_reg_bram_0_i_41/O
                         net (fo=18, routed)          2.322    15.169    CPU/otter_memory/memory_reg_bram_0_i_41_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124    15.293 r  CPU/otter_memory/result0_carry_i_18/O
                         net (fo=1, routed)           0.151    15.444    CPU/otter_memory/result0_carry_i_18_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I0_O)        0.124    15.568 r  CPU/otter_memory/result0_carry_i_13/O
                         net (fo=115, routed)         3.061    18.629    CPU/otter_memory/srcB[3]
    SLICE_X55Y10         LUT5 (Prop_lut5_I4_O)        0.124    18.753 f  CPU/otter_memory/csr_mstatus[26]_i_16/O
                         net (fo=2, routed)           0.584    19.337    CPU/otter_memory/csr_mstatus[26]_i_16_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.461 f  CPU/otter_memory/csr_mstatus[26]_i_14/O
                         net (fo=2, routed)           1.126    20.587    CPU/otter_memory/csr_mstatus[26]_i_14_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I2_O)        0.124    20.711 f  CPU/otter_memory/csr_mstatus[25]_i_5/O
                         net (fo=1, routed)           0.800    21.511    CPU/otter_memory/csr_mstatus[25]_i_5_n_0
    SLICE_X51Y12         LUT5 (Prop_lut5_I2_O)        0.124    21.635 f  CPU/otter_memory/csr_mstatus[25]_i_2/O
                         net (fo=1, routed)           0.000    21.635    CPU/otter_memory/csr_mstatus[25]_i_2_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I0_O)      0.212    21.847 f  CPU/otter_memory/csr_mstatus_reg[25]_i_1/O
                         net (fo=6, routed)           2.002    23.849    CPU/otter_memory/IOBUS_addr[25]
    SLICE_X44Y11         LUT4 (Prop_lut4_I1_O)        0.327    24.176 f  CPU/otter_memory/memory_reg_bram_0_i_146/O
                         net (fo=2, routed)           0.821    24.997    CPU/otter_memory/memory_reg_bram_0_i_146_n_0
    SLICE_X44Y10         LUT4 (Prop_lut4_I3_O)        0.354    25.351 f  CPU/otter_memory/memory_reg_bram_0_i_98/O
                         net (fo=98, routed)          4.001    29.351    CPU/otter_memory/memory_reg_bram_0_i_98_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I1_O)        0.332    29.683 r  CPU/otter_memory/memory_reg_bram_8_i_6/O
                         net (fo=1, routed)           0.536    30.219    CPU/otter_memory/memory_reg_bram_8_i_6_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_8/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_9/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.167ns  (logic 4.564ns (15.129%)  route 25.603ns (84.871%))
  Logic Levels:           14  (LUT4=2 LUT6=9 MUXF7=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_8/DOBDO[20]
                         net (fo=1, routed)           2.420     4.874    CPU/otter_memory/memory_reg_bram_8_n_47
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.998 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.914     5.913    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I1_O)        0.124     6.037 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=80, routed)          4.873    10.910    registers/registers_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    11.034 r  registers/registers_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=9, routed)           1.688    12.722    CPU/otter_memory/RF_RS20[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.846 r  CPU/otter_memory/memory_reg_bram_0_i_41/O
                         net (fo=18, routed)          2.322    15.169    CPU/otter_memory/memory_reg_bram_0_i_41_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124    15.293 r  CPU/otter_memory/result0_carry_i_18/O
                         net (fo=1, routed)           0.151    15.444    CPU/otter_memory/result0_carry_i_18_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I0_O)        0.124    15.568 r  CPU/otter_memory/result0_carry_i_13/O
                         net (fo=115, routed)         2.517    18.085    CPU/otter_memory/srcB[3]
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.124    18.209 r  CPU/otter_memory/memory_reg_bram_0_i_169/O
                         net (fo=7, routed)           1.082    19.290    CPU/otter_memory/memory_reg_bram_0_i_169_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I3_O)        0.124    19.414 r  CPU/otter_memory/memory_reg_bram_0_i_182/O
                         net (fo=2, routed)           0.990    20.404    CPU/otter_memory/memory_reg_bram_0_i_182_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I0_O)        0.124    20.528 r  CPU/otter_memory/csr_mstatus[1]_i_8/O
                         net (fo=1, routed)           0.000    20.528    CPU/otter_memory/csr_mstatus[1]_i_8_n_0
    SLICE_X51Y1          MUXF7 (Prop_muxf7_I1_O)      0.217    20.745 r  CPU/otter_memory/csr_mstatus_reg[1]_i_4/O
                         net (fo=1, routed)           0.873    21.618    CPU/otter_memory/csr_mstatus_reg[1]_i_4_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.299    21.917 r  CPU/otter_memory/csr_mstatus[1]_i_1/O
                         net (fo=90, routed)          3.029    24.946    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X30Y15         LUT4 (Prop_lut4_I3_O)        0.150    25.096 r  CPU/otter_memory/memory_reg_bram_0_i_99/O
                         net (fo=16, routed)          3.984    29.080    CPU/otter_memory/memory_reg_bram_0_i_99_n_0
    SLICE_X49Y23         LUT4 (Prop_lut4_I2_O)        0.328    29.408 r  CPU/otter_memory/memory_reg_bram_9_i_3/O
                         net (fo=1, routed)           0.760    30.167    CPU/otter_memory/memory_reg_bram_9_i_3_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_9/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_2/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.009ns  (logic 4.590ns (15.295%)  route 25.419ns (84.705%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=9 MUXF7=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_8/DOBDO[20]
                         net (fo=1, routed)           2.420     4.874    CPU/otter_memory/memory_reg_bram_8_n_47
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.998 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.914     5.913    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I1_O)        0.124     6.037 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=80, routed)          4.873    10.910    registers/registers_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    11.034 r  registers/registers_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=9, routed)           1.688    12.722    CPU/otter_memory/RF_RS20[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.846 r  CPU/otter_memory/memory_reg_bram_0_i_41/O
                         net (fo=18, routed)          2.322    15.169    CPU/otter_memory/memory_reg_bram_0_i_41_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124    15.293 r  CPU/otter_memory/result0_carry_i_18/O
                         net (fo=1, routed)           0.151    15.444    CPU/otter_memory/result0_carry_i_18_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I0_O)        0.124    15.568 r  CPU/otter_memory/result0_carry_i_13/O
                         net (fo=115, routed)         2.517    18.085    CPU/otter_memory/srcB[3]
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.124    18.209 r  CPU/otter_memory/memory_reg_bram_0_i_169/O
                         net (fo=7, routed)           1.082    19.290    CPU/otter_memory/memory_reg_bram_0_i_169_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I3_O)        0.124    19.414 r  CPU/otter_memory/memory_reg_bram_0_i_182/O
                         net (fo=2, routed)           0.990    20.404    CPU/otter_memory/memory_reg_bram_0_i_182_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I0_O)        0.124    20.528 r  CPU/otter_memory/csr_mstatus[1]_i_8/O
                         net (fo=1, routed)           0.000    20.528    CPU/otter_memory/csr_mstatus[1]_i_8_n_0
    SLICE_X51Y1          MUXF7 (Prop_muxf7_I1_O)      0.217    20.745 r  CPU/otter_memory/csr_mstatus_reg[1]_i_4/O
                         net (fo=1, routed)           0.873    21.618    CPU/otter_memory/csr_mstatus_reg[1]_i_4_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.299    21.917 r  CPU/otter_memory/csr_mstatus[1]_i_1/O
                         net (fo=90, routed)          3.029    24.946    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X30Y15         LUT4 (Prop_lut4_I3_O)        0.150    25.096 r  CPU/otter_memory/memory_reg_bram_0_i_99/O
                         net (fo=16, routed)          3.828    28.923    CPU/otter_memory/memory_reg_bram_0_i_99_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.354    29.277 r  CPU/otter_memory/memory_reg_bram_2_i_3/O
                         net (fo=1, routed)           0.732    30.009    CPU/otter_memory/memory_reg_bram_2_i_3_n_0
    RAMB36_X2Y5          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_2/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            registers/registers_reg_r2_0_31_12_17/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.005ns  (logic 4.919ns (16.394%)  route 25.086ns (83.606%))
  Logic Levels:           15  (LUT4=2 LUT5=2 LUT6=8 MUXF7=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_8/DOBDO[20]
                         net (fo=1, routed)           2.420     4.874    CPU/otter_memory/memory_reg_bram_8_n_47
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.998 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.914     5.913    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I1_O)        0.124     6.037 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=80, routed)          4.873    10.910    registers/registers_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    11.034 f  registers/registers_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=9, routed)           1.688    12.722    CPU/otter_memory/RF_RS20[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.846 f  CPU/otter_memory/memory_reg_bram_0_i_41/O
                         net (fo=18, routed)          2.322    15.169    CPU/otter_memory/memory_reg_bram_0_i_41_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124    15.293 f  CPU/otter_memory/result0_carry_i_18/O
                         net (fo=1, routed)           0.151    15.444    CPU/otter_memory/result0_carry_i_18_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I0_O)        0.124    15.568 f  CPU/otter_memory/result0_carry_i_13/O
                         net (fo=115, routed)         3.061    18.629    CPU/otter_memory/srcB[3]
    SLICE_X55Y10         LUT5 (Prop_lut5_I4_O)        0.124    18.753 r  CPU/otter_memory/csr_mstatus[26]_i_16/O
                         net (fo=2, routed)           0.584    19.337    CPU/otter_memory/csr_mstatus[26]_i_16_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.461 r  CPU/otter_memory/csr_mstatus[26]_i_14/O
                         net (fo=2, routed)           1.126    20.587    CPU/otter_memory/csr_mstatus[26]_i_14_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I2_O)        0.124    20.711 r  CPU/otter_memory/csr_mstatus[25]_i_5/O
                         net (fo=1, routed)           0.800    21.511    CPU/otter_memory/csr_mstatus[25]_i_5_n_0
    SLICE_X51Y12         LUT5 (Prop_lut5_I2_O)        0.124    21.635 r  CPU/otter_memory/csr_mstatus[25]_i_2/O
                         net (fo=1, routed)           0.000    21.635    CPU/otter_memory/csr_mstatus[25]_i_2_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I0_O)      0.212    21.847 r  CPU/otter_memory/csr_mstatus_reg[25]_i_1/O
                         net (fo=6, routed)           2.002    23.849    CPU/otter_memory/IOBUS_addr[25]
    SLICE_X44Y11         LUT4 (Prop_lut4_I1_O)        0.327    24.176 r  CPU/otter_memory/memory_reg_bram_0_i_146/O
                         net (fo=2, routed)           0.821    24.997    CPU/otter_memory/memory_reg_bram_0_i_146_n_0
    SLICE_X44Y10         LUT4 (Prop_lut4_I3_O)        0.354    25.351 r  CPU/otter_memory/memory_reg_bram_0_i_98/O
                         net (fo=98, routed)          3.327    28.678    CPU/otter_memory/memory_reg_bram_0_i_98_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I2_O)        0.332    29.010 r  CPU/otter_memory/registers_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.995    30.005    registers/registers_reg_r2_0_31_12_17/DIA1
    SLICE_X34Y9          RAMD32                                       r  registers/registers_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_12/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.003ns  (logic 4.919ns (16.395%)  route 25.084ns (83.605%))
  Logic Levels:           15  (LUT4=2 LUT5=3 LUT6=7 MUXF7=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_8/DOBDO[20]
                         net (fo=1, routed)           2.420     4.874    CPU/otter_memory/memory_reg_bram_8_n_47
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.998 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.914     5.913    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_23_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I1_O)        0.124     6.037 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=80, routed)          4.873    10.910    registers/registers_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    11.034 r  registers/registers_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=9, routed)           1.688    12.722    CPU/otter_memory/RF_RS20[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.846 r  CPU/otter_memory/memory_reg_bram_0_i_41/O
                         net (fo=18, routed)          2.322    15.169    CPU/otter_memory/memory_reg_bram_0_i_41_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124    15.293 r  CPU/otter_memory/result0_carry_i_18/O
                         net (fo=1, routed)           0.151    15.444    CPU/otter_memory/result0_carry_i_18_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I0_O)        0.124    15.568 r  CPU/otter_memory/result0_carry_i_13/O
                         net (fo=115, routed)         3.061    18.629    CPU/otter_memory/srcB[3]
    SLICE_X55Y10         LUT5 (Prop_lut5_I4_O)        0.124    18.753 f  CPU/otter_memory/csr_mstatus[26]_i_16/O
                         net (fo=2, routed)           0.584    19.337    CPU/otter_memory/csr_mstatus[26]_i_16_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.461 f  CPU/otter_memory/csr_mstatus[26]_i_14/O
                         net (fo=2, routed)           1.126    20.587    CPU/otter_memory/csr_mstatus[26]_i_14_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I2_O)        0.124    20.711 f  CPU/otter_memory/csr_mstatus[25]_i_5/O
                         net (fo=1, routed)           0.800    21.511    CPU/otter_memory/csr_mstatus[25]_i_5_n_0
    SLICE_X51Y12         LUT5 (Prop_lut5_I2_O)        0.124    21.635 f  CPU/otter_memory/csr_mstatus[25]_i_2/O
                         net (fo=1, routed)           0.000    21.635    CPU/otter_memory/csr_mstatus[25]_i_2_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I0_O)      0.212    21.847 f  CPU/otter_memory/csr_mstatus_reg[25]_i_1/O
                         net (fo=6, routed)           2.002    23.849    CPU/otter_memory/IOBUS_addr[25]
    SLICE_X44Y11         LUT4 (Prop_lut4_I1_O)        0.327    24.176 f  CPU/otter_memory/memory_reg_bram_0_i_146/O
                         net (fo=2, routed)           0.821    24.997    CPU/otter_memory/memory_reg_bram_0_i_146_n_0
    SLICE_X44Y10         LUT4 (Prop_lut4_I3_O)        0.354    25.351 f  CPU/otter_memory/memory_reg_bram_0_i_98/O
                         net (fo=98, routed)          3.787    29.138    CPU/otter_memory/memory_reg_bram_0_i_98_n_0
    SLICE_X14Y12         LUT5 (Prop_lut5_I3_O)        0.332    29.470 r  CPU/otter_memory/memory_reg_bram_12_i_4/O
                         net (fo=1, routed)           0.534    30.003    CPU/otter_memory/memory_reg_bram_12_i_4_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_12/WEA[2]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/CSR/csr_mtvec_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PROG_COUNT/PC_COUNT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.059%)  route 0.065ns (25.941%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE                         0.000     0.000 r  CPU/CSR/csr_mtvec_reg[3]/C
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/csr_mtvec_reg[3]/Q
                         net (fo=2, routed)           0.065     0.206    CPU/State_Machine/Q[3]
    SLICE_X33Y3          LUT5 (Prop_lut5_I4_O)        0.045     0.251 r  CPU/State_Machine/PC_COUNT[3]_i_1/O
                         net (fo=1, routed)           0.000     0.251    CPU/PROG_COUNT/D[3]
    SLICE_X33Y3          FDRE                                         r  CPU/PROG_COUNT/PC_COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/csr_mtvec_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PROG_COUNT/PC_COUNT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.823%)  route 0.097ns (34.177%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE                         0.000     0.000 r  CPU/CSR/csr_mtvec_reg[0]/C
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/csr_mtvec_reg[0]/Q
                         net (fo=2, routed)           0.097     0.238    CPU/State_Machine/Q[0]
    SLICE_X33Y3          LUT5 (Prop_lut5_I4_O)        0.045     0.283 r  CPU/State_Machine/PC_COUNT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    CPU/PROG_COUNT/D[0]
    SLICE_X33Y3          FDRE                                         r  CPU/PROG_COUNT/PC_COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/csr_mtvec_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PROG_COUNT/PC_COUNT_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE                         0.000     0.000 r  CPU/CSR/csr_mtvec_reg[7]/C
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/csr_mtvec_reg[7]/Q
                         net (fo=2, routed)           0.098     0.239    CPU/State_Machine/Q[7]
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.284 r  CPU/State_Machine/PC_COUNT[7]_i_1/O
                         net (fo=1, routed)           0.000     0.284    CPU/PROG_COUNT/D[7]
    SLICE_X33Y4          FDRE                                         r  CPU/PROG_COUNT/PC_COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/csr_mtvec_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PROG_COUNT/PC_COUNT_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE                         0.000     0.000 r  CPU/CSR/csr_mtvec_reg[24]/C
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/csr_mtvec_reg[24]/Q
                         net (fo=2, routed)           0.098     0.239    CPU/State_Machine/Q[24]
    SLICE_X41Y11         LUT5 (Prop_lut5_I4_O)        0.045     0.284 r  CPU/State_Machine/PC_COUNT[24]_i_1/O
                         net (fo=1, routed)           0.000     0.284    CPU/PROG_COUNT/D[24]
    SLICE_X41Y11         FDRE                                         r  CPU/PROG_COUNT/PC_COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/csr_mtvec_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PROG_COUNT/PC_COUNT_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE                         0.000     0.000 r  CPU/CSR/csr_mtvec_reg[27]/C
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/csr_mtvec_reg[27]/Q
                         net (fo=2, routed)           0.098     0.239    CPU/State_Machine/Q[27]
    SLICE_X42Y13         LUT5 (Prop_lut5_I4_O)        0.045     0.284 r  CPU/State_Machine/PC_COUNT[27]_i_1/O
                         net (fo=1, routed)           0.000     0.284    CPU/PROG_COUNT/D[27]
    SLICE_X42Y13         FDRE                                         r  CPU/PROG_COUNT/PC_COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/csr_mepc_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PROG_COUNT/PC_COUNT_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE                         0.000     0.000 r  CPU/CSR/csr_mepc_reg[18]/C
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/csr_mepc_reg[18]/Q
                         net (fo=2, routed)           0.099     0.240    CPU/State_Machine/PC_COUNT_reg[31]_2[18]
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.045     0.285 r  CPU/State_Machine/PC_COUNT[18]_i_1/O
                         net (fo=1, routed)           0.000     0.285    CPU/PROG_COUNT/D[18]
    SLICE_X34Y10         FDRE                                         r  CPU/PROG_COUNT/PC_COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/PROG_COUNT/PC_COUNT_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/CSR/csr_mepc_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE                         0.000     0.000 r  CPU/PROG_COUNT/PC_COUNT_reg[29]/C
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/PROG_COUNT/PC_COUNT_reg[29]/Q
                         net (fo=7, routed)           0.099     0.240    CPU/otter_memory/Q[29]
    SLICE_X42Y14         LUT3 (Prop_lut3_I1_O)        0.048     0.288 r  CPU/otter_memory/csr_mepc[29]_i_1/O
                         net (fo=1, routed)           0.000     0.288    CPU/CSR/D[29]
    SLICE_X42Y14         FDRE                                         r  CPU/CSR/csr_mepc_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/csr_mtvec_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PROG_COUNT/PC_COUNT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.186ns (61.195%)  route 0.118ns (38.805%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE                         0.000     0.000 r  CPU/CSR/csr_mtvec_reg[1]/C
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/csr_mtvec_reg[1]/Q
                         net (fo=2, routed)           0.118     0.259    CPU/State_Machine/Q[1]
    SLICE_X38Y3          LUT5 (Prop_lut5_I4_O)        0.045     0.304 r  CPU/State_Machine/PC_COUNT[1]_i_1/O
                         net (fo=1, routed)           0.000     0.304    CPU/PROG_COUNT/D[1]
    SLICE_X38Y3          FDRE                                         r  CPU/PROG_COUNT/PC_COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/csr_mtvec_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PROG_COUNT/PC_COUNT_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.644%)  route 0.126ns (40.356%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE                         0.000     0.000 r  CPU/CSR/csr_mtvec_reg[14]/C
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/csr_mtvec_reg[14]/Q
                         net (fo=2, routed)           0.126     0.267    CPU/State_Machine/Q[14]
    SLICE_X35Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.312 r  CPU/State_Machine/PC_COUNT[14]_i_1/O
                         net (fo=1, routed)           0.000     0.312    CPU/PROG_COUNT/D[14]
    SLICE_X35Y8          FDRE                                         r  CPU/PROG_COUNT/PC_COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/csr_mepc_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PROG_COUNT/PC_COUNT_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.307%)  route 0.128ns (40.693%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE                         0.000     0.000 r  CPU/CSR/csr_mepc_reg[30]/C
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/csr_mepc_reg[30]/Q
                         net (fo=2, routed)           0.128     0.269    CPU/State_Machine/PC_COUNT_reg[31]_2[30]
    SLICE_X37Y13         LUT5 (Prop_lut5_I2_O)        0.045     0.314 r  CPU/State_Machine/PC_COUNT[30]_i_1/O
                         net (fo=1, routed)           0.000     0.314    CPU/PROG_COUNT/D[30]
    SLICE_X37Y13         FDRE                                         r  CPU/PROG_COUNT/PC_COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------





