## NOTE: Do not edit this file.
## Auto generated by Project Navigator for Post-PAR Simulation
##
vlib work
## Compile Post-PAR Model
vlog +acc  "netgen/par/ModuloLCD_timesim.v"
vlog +acc  "C:/Xilinx/10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps +maxdelays  -L simprims_ver -lib work ModuloLCD glbl
do {ModuloLCD_wave.tdo}
view wave
view structure
view signals
run 1000ns
do {ModuloLCD.udo}
## End
