// Seed: 1498876318
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input wor id_2,
    output wire id_3,
    input uwire id_4,
    output supply0 id_5
);
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input wire id_2,
    input tri id_3,
    output tri0 id_4
);
  supply1 id_6;
  module_0(
      id_2, id_6, id_2, id_1, id_0, id_1
  );
  assign id_4 = id_6;
endmodule
module module_2;
  supply0 id_1;
  assign id_1 = 1'b0;
endmodule
module module_3 (
    output wire id_0
);
  reg  id_2;
  module_2();
  tri0 id_3 = 1;
  wire id_4;
  always @(negedge id_3) begin
    id_2 <= (1);
  end
endmodule
