Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Tresorit\Robin\Studium\12_Semester\M_A\Quartus_projects\DE10STDrsyocto\base_hps.qsys --block-symbol-file --output-directory=D:\Tresorit\Robin\Studium\12_Semester\M_A\Quartus_projects\DE10STDrsyocto\base_hps --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading DE10STDrsyocto/base_hps.qsys
Progress: Reading input file
Progress: Adding DE10STD7sig [DE10STD7sig 1.0]
Progress: Parameterizing module DE10STD7sig
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding pb_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module pb_pio
Progress: Adding sw_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sw_pio
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: base_hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: base_hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: base_hps.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: base_hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: base_hps.pb_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: base_hps.sw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: base_hps.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: base_hps.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: base_hps.hps_0: hps_0.h2f_warm_reset_handshake must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Tresorit\Robin\Studium\12_Semester\M_A\Quartus_projects\DE10STDrsyocto\base_hps.qsys --synthesis=VERILOG --output-directory=D:\Tresorit\Robin\Studium\12_Semester\M_A\Quartus_projects\DE10STDrsyocto\base_hps\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading DE10STDrsyocto/base_hps.qsys
Progress: Reading input file
Progress: Adding DE10STD7sig [DE10STD7sig 1.0]
Progress: Parameterizing module DE10STD7sig
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding pb_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module pb_pio
Progress: Adding sw_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sw_pio
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: base_hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: base_hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: base_hps.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: base_hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: base_hps.pb_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: base_hps.sw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: base_hps.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: base_hps.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: base_hps.hps_0: hps_0.h2f_warm_reset_handshake must be exported, or connected to a matching conduit.
Info: base_hps: Generating base_hps "base_hps" for QUARTUS_SYNTH
Info: DE10STD7sig: "base_hps" instantiated DE10STD7sig "DE10STD7sig"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "base_hps" instantiated altera_hps "hps_0"
Info: led_pio: Starting RTL generation for module 'base_hps_led_pio'
Info: led_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_hps_led_pio --dir=C:/Users/robin/AppData/Local/Temp/alt8243_4199465281819620078.dir/0031_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/robin/AppData/Local/Temp/alt8243_4199465281819620078.dir/0031_led_pio_gen//base_hps_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'base_hps_led_pio'
Info: led_pio: "base_hps" instantiated altera_avalon_pio "led_pio"
Info: pb_pio: Starting RTL generation for module 'base_hps_pb_pio'
Info: pb_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_hps_pb_pio --dir=C:/Users/robin/AppData/Local/Temp/alt8243_4199465281819620078.dir/0032_pb_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/robin/AppData/Local/Temp/alt8243_4199465281819620078.dir/0032_pb_pio_gen//base_hps_pb_pio_component_configuration.pl  --do_build_sim=0  ]
Info: pb_pio: Done RTL generation for module 'base_hps_pb_pio'
Info: pb_pio: "base_hps" instantiated altera_avalon_pio "pb_pio"
Info: sw_pio: Starting RTL generation for module 'base_hps_sw_pio'
Info: sw_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_hps_sw_pio --dir=C:/Users/robin/AppData/Local/Temp/alt8243_4199465281819620078.dir/0033_sw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/robin/AppData/Local/Temp/alt8243_4199465281819620078.dir/0033_sw_pio_gen//base_hps_sw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: sw_pio: Done RTL generation for module 'base_hps_sw_pio'
Info: sw_pio: "base_hps" instantiated altera_avalon_pio "sw_pio"
Info: sysid_qsys: "base_hps" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: Interconnect is inserted between master DE10STD7sig_avalon_slave_agent.m0 and slave DE10STD7sig_avalon_slave_translator.avalon_universal_slave_0 because the master has byteenable signal 4 bit wide, but the slave is 1 bit wide.
Warning: Translator DE10STD7sig_avalon_slave_translator_avalon_universal_slave_0_translator failed to match interface DE10STD7sig_avalon_slave_translator.avalon_universal_slave_0
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "base_hps" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "base_hps" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: DE10STD7sig_avalon_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "DE10STD7sig_avalon_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: DE10STD7sig_avalon_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "DE10STD7sig_avalon_slave_agent"
Info: DE10STD7sig_avalon_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "DE10STD7sig_avalon_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10STDrsyocto/base_hps/synthesis/submodules/altera_avalon_sc_fifo.v
Info: DE10STD7sig_avalon_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "DE10STD7sig_avalon_slave_burst_adapter"
Info: Reusing file D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10STDrsyocto/base_hps/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10STDrsyocto/base_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10STDrsyocto/base_hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "mm_interconnect_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: DE10STD7sig_avalon_slave_agent_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "DE10STD7sig_avalon_slave_agent_m0_translator"
Info: DE10STD7sig_avalon_slave_translator_avalon_universal_slave_0_translator_avalon_anti_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "DE10STD7sig_avalon_slave_translator_avalon_universal_slave_0_translator_avalon_anti_slave_0_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10STDrsyocto/base_hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10STDrsyocto/base_hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: base_hps: Done "base_hps" with 34 modules, 93 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
