0.6
2019.2
Nov  6 2019
21:57:16
D:/code/HDL/HDL_Project/edge_detection.srcs/sim_1/new/tb_ram_to_text.vhd,1595605782,vhdl,,,,tb_ram_to_text,,,,,,,,
D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/padded_image/padded_image_sim_netlist.vhdl,1595606681,vhdl,,,,\padded_image_blk_mem_gen_mux__parameterized0\;\padded_image_blk_mem_gen_prim_width__parameterized0\;\padded_image_blk_mem_gen_prim_width__parameterized1\;\padded_image_blk_mem_gen_prim_wrapper_init__parameterized0\;\padded_image_blk_mem_gen_prim_wrapper_init__parameterized1\;padded_image;padded_image_blk_mem_gen_generic_cstr;padded_image_blk_mem_gen_mux;padded_image_blk_mem_gen_prim_width;padded_image_blk_mem_gen_prim_wrapper_init;padded_image_blk_mem_gen_top;padded_image_blk_mem_gen_v8_4_4;padded_image_blk_mem_gen_v8_4_4_synth,,,,,,,,
D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd,1595605114,vhdl,,,,convolve,,,,,,,,
D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/ram_to_text.vhd,1595600969,vhdl,,,,ram_to_text,,,,,,,,
