library ieee;
use ieee.std_logic_1164.all;

entity Q3_D1_c is
	port (X, Y, Cin	:	in		std_logic;
			Cout, Sum	:	out	std_logic);
end Q3_D1_c;

architecture design of Q3_D1_c is