
STM32-DEV-ENV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003478  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08003584  08003584  00004584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003628  08003628  00005064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003628  08003628  00005064  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003628  08003628  00005064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003628  08003628  00004628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800362c  0800362c  0000462c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08003630  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d4  20000064  08003694  00005064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000238  08003694  00005238  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005064  2**0
                  CONTENTS, READONLY
 12 .debug_info   000066ac  00000000  00000000  0000508d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b2b  00000000  00000000  0000b739  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000780  00000000  00000000  0000d268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000579  00000000  00000000  0000d9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000179ee  00000000  00000000  0000df61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009b71  00000000  00000000  0002594f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084efe  00000000  00000000  0002f4c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b43be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000020e8  00000000  00000000  000b4404  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000b64ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	0800356c 	.word	0x0800356c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	0800356c 	.word	0x0800356c

0800014c <clock_init>:
#include <CLOCK.h>
#include <stdio.h>

static RTC_HandleTypeDef *hrtc_ptr = NULL;

void clock_init(RTC_HandleTypeDef *hrtc) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
    hrtc_ptr = hrtc;
 8000154:	4a03      	ldr	r2, [pc, #12]	@ (8000164 <clock_init+0x18>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	6013      	str	r3, [r2, #0]
}
 800015a:	bf00      	nop
 800015c:	370c      	adds	r7, #12
 800015e:	46bd      	mov	sp, r7
 8000160:	bc80      	pop	{r7}
 8000162:	4770      	bx	lr
 8000164:	20000080 	.word	0x20000080

08000168 <clock_int_to_bcd>:

uint8_t clock_int_to_bcd(uint8_t integer) {
 8000168:	b480      	push	{r7}
 800016a:	b083      	sub	sp, #12
 800016c:	af00      	add	r7, sp, #0
 800016e:	4603      	mov	r3, r0
 8000170:	71fb      	strb	r3, [r7, #7]
    return ((integer / 10) << 4) | (integer % 10);
 8000172:	79fb      	ldrb	r3, [r7, #7]
 8000174:	4a0d      	ldr	r2, [pc, #52]	@ (80001ac <clock_int_to_bcd+0x44>)
 8000176:	fba2 2303 	umull	r2, r3, r2, r3
 800017a:	08db      	lsrs	r3, r3, #3
 800017c:	b2db      	uxtb	r3, r3
 800017e:	b25b      	sxtb	r3, r3
 8000180:	011b      	lsls	r3, r3, #4
 8000182:	b258      	sxtb	r0, r3
 8000184:	79fa      	ldrb	r2, [r7, #7]
 8000186:	4b09      	ldr	r3, [pc, #36]	@ (80001ac <clock_int_to_bcd+0x44>)
 8000188:	fba3 1302 	umull	r1, r3, r3, r2
 800018c:	08d9      	lsrs	r1, r3, #3
 800018e:	460b      	mov	r3, r1
 8000190:	009b      	lsls	r3, r3, #2
 8000192:	440b      	add	r3, r1
 8000194:	005b      	lsls	r3, r3, #1
 8000196:	1ad3      	subs	r3, r2, r3
 8000198:	b2db      	uxtb	r3, r3
 800019a:	b25b      	sxtb	r3, r3
 800019c:	4303      	orrs	r3, r0
 800019e:	b25b      	sxtb	r3, r3
 80001a0:	b2db      	uxtb	r3, r3
}
 80001a2:	4618      	mov	r0, r3
 80001a4:	370c      	adds	r7, #12
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bc80      	pop	{r7}
 80001aa:	4770      	bx	lr
 80001ac:	cccccccd 	.word	0xcccccccd

080001b0 <clock_set_time>:

void clock_set_time(uint8_t hours, uint8_t minutes, uint8_t seconds) {
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b084      	sub	sp, #16
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	4603      	mov	r3, r0
 80001b8:	71fb      	strb	r3, [r7, #7]
 80001ba:	460b      	mov	r3, r1
 80001bc:	71bb      	strb	r3, [r7, #6]
 80001be:	4613      	mov	r3, r2
 80001c0:	717b      	strb	r3, [r7, #5]
    if (!hrtc_ptr) return;
 80001c2:	4b17      	ldr	r3, [pc, #92]	@ (8000220 <clock_set_time+0x70>)
 80001c4:	681b      	ldr	r3, [r3, #0]
 80001c6:	2b00      	cmp	r3, #0
 80001c8:	d026      	beq.n	8000218 <clock_set_time+0x68>

    RTC_TimeTypeDef sTime = {0};
 80001ca:	f107 030c 	add.w	r3, r7, #12
 80001ce:	2100      	movs	r1, #0
 80001d0:	460a      	mov	r2, r1
 80001d2:	801a      	strh	r2, [r3, #0]
 80001d4:	460a      	mov	r2, r1
 80001d6:	709a      	strb	r2, [r3, #2]
    sTime.Hours = clock_int_to_bcd(hours);
 80001d8:	79fb      	ldrb	r3, [r7, #7]
 80001da:	4618      	mov	r0, r3
 80001dc:	f7ff ffc4 	bl	8000168 <clock_int_to_bcd>
 80001e0:	4603      	mov	r3, r0
 80001e2:	733b      	strb	r3, [r7, #12]
    sTime.Minutes = clock_int_to_bcd(minutes);
 80001e4:	79bb      	ldrb	r3, [r7, #6]
 80001e6:	4618      	mov	r0, r3
 80001e8:	f7ff ffbe 	bl	8000168 <clock_int_to_bcd>
 80001ec:	4603      	mov	r3, r0
 80001ee:	737b      	strb	r3, [r7, #13]
    sTime.Seconds = clock_int_to_bcd(seconds);
 80001f0:	797b      	ldrb	r3, [r7, #5]
 80001f2:	4618      	mov	r0, r3
 80001f4:	f7ff ffb8 	bl	8000168 <clock_int_to_bcd>
 80001f8:	4603      	mov	r3, r0
 80001fa:	73bb      	strb	r3, [r7, #14]

    if (HAL_RTC_SetTime(hrtc_ptr, &sTime, RTC_FORMAT_BCD) != HAL_OK) {
 80001fc:	4b08      	ldr	r3, [pc, #32]	@ (8000220 <clock_set_time+0x70>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	f107 010c 	add.w	r1, r7, #12
 8000204:	2201      	movs	r2, #1
 8000206:	4618      	mov	r0, r3
 8000208:	f001 ffe4 	bl	80021d4 <HAL_RTC_SetTime>
 800020c:	4603      	mov	r3, r0
 800020e:	2b00      	cmp	r3, #0
 8000210:	d003      	beq.n	800021a <clock_set_time+0x6a>
        Error_Handler();
 8000212:	f000 fba9 	bl	8000968 <Error_Handler>
 8000216:	e000      	b.n	800021a <clock_set_time+0x6a>
    if (!hrtc_ptr) return;
 8000218:	bf00      	nop
    }
}
 800021a:	3710      	adds	r7, #16
 800021c:	46bd      	mov	sp, r7
 800021e:	bd80      	pop	{r7, pc}
 8000220:	20000080 	.word	0x20000080

08000224 <clock_set_date>:

void clock_set_date(uint8_t date, uint8_t month, uint8_t year) {
 8000224:	b580      	push	{r7, lr}
 8000226:	b084      	sub	sp, #16
 8000228:	af00      	add	r7, sp, #0
 800022a:	4603      	mov	r3, r0
 800022c:	71fb      	strb	r3, [r7, #7]
 800022e:	460b      	mov	r3, r1
 8000230:	71bb      	strb	r3, [r7, #6]
 8000232:	4613      	mov	r3, r2
 8000234:	717b      	strb	r3, [r7, #5]
    if (!hrtc_ptr) return;
 8000236:	4b15      	ldr	r3, [pc, #84]	@ (800028c <clock_set_date+0x68>)
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	2b00      	cmp	r3, #0
 800023c:	d021      	beq.n	8000282 <clock_set_date+0x5e>

    RTC_DateTypeDef sDate = {0};
 800023e:	2300      	movs	r3, #0
 8000240:	60fb      	str	r3, [r7, #12]
    sDate.Date = clock_int_to_bcd(date);
 8000242:	79fb      	ldrb	r3, [r7, #7]
 8000244:	4618      	mov	r0, r3
 8000246:	f7ff ff8f 	bl	8000168 <clock_int_to_bcd>
 800024a:	4603      	mov	r3, r0
 800024c:	73bb      	strb	r3, [r7, #14]
    sDate.Month = clock_int_to_bcd(month);
 800024e:	79bb      	ldrb	r3, [r7, #6]
 8000250:	4618      	mov	r0, r3
 8000252:	f7ff ff89 	bl	8000168 <clock_int_to_bcd>
 8000256:	4603      	mov	r3, r0
 8000258:	737b      	strb	r3, [r7, #13]
    sDate.Year = clock_int_to_bcd(year);
 800025a:	797b      	ldrb	r3, [r7, #5]
 800025c:	4618      	mov	r0, r3
 800025e:	f7ff ff83 	bl	8000168 <clock_int_to_bcd>
 8000262:	4603      	mov	r3, r0
 8000264:	73fb      	strb	r3, [r7, #15]

    if (HAL_RTC_SetDate(hrtc_ptr, &sDate, RTC_FORMAT_BCD) != HAL_OK) {
 8000266:	4b09      	ldr	r3, [pc, #36]	@ (800028c <clock_set_date+0x68>)
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	f107 010c 	add.w	r1, r7, #12
 800026e:	2201      	movs	r2, #1
 8000270:	4618      	mov	r0, r3
 8000272:	f002 f91f 	bl	80024b4 <HAL_RTC_SetDate>
 8000276:	4603      	mov	r3, r0
 8000278:	2b00      	cmp	r3, #0
 800027a:	d003      	beq.n	8000284 <clock_set_date+0x60>
        Error_Handler();
 800027c:	f000 fb74 	bl	8000968 <Error_Handler>
 8000280:	e000      	b.n	8000284 <clock_set_date+0x60>
    if (!hrtc_ptr) return;
 8000282:	bf00      	nop
    }
}
 8000284:	3710      	adds	r7, #16
 8000286:	46bd      	mov	sp, r7
 8000288:	bd80      	pop	{r7, pc}
 800028a:	bf00      	nop
 800028c:	20000080 	.word	0x20000080

08000290 <clock_get_time>:

void clock_get_time(uint8_t *hours, uint8_t *minutes, uint8_t *seconds) {
 8000290:	b580      	push	{r7, lr}
 8000292:	b086      	sub	sp, #24
 8000294:	af00      	add	r7, sp, #0
 8000296:	60f8      	str	r0, [r7, #12]
 8000298:	60b9      	str	r1, [r7, #8]
 800029a:	607a      	str	r2, [r7, #4]
    if (!hrtc_ptr) return;
 800029c:	4b15      	ldr	r3, [pc, #84]	@ (80002f4 <clock_get_time+0x64>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d022      	beq.n	80002ea <clock_get_time+0x5a>

    RTC_TimeTypeDef gTime;
    RTC_DateTypeDef gDate;

    HAL_RTC_GetTime(hrtc_ptr, &gTime, RTC_FORMAT_BIN);
 80002a4:	4b13      	ldr	r3, [pc, #76]	@ (80002f4 <clock_get_time+0x64>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	f107 0114 	add.w	r1, r7, #20
 80002ac:	2200      	movs	r2, #0
 80002ae:	4618      	mov	r0, r3
 80002b0:	f002 f828 	bl	8002304 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(hrtc_ptr, &gDate, RTC_FORMAT_BIN);
 80002b4:	4b0f      	ldr	r3, [pc, #60]	@ (80002f4 <clock_get_time+0x64>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	f107 0110 	add.w	r1, r7, #16
 80002bc:	2200      	movs	r2, #0
 80002be:	4618      	mov	r0, r3
 80002c0:	f002 f9ae 	bl	8002620 <HAL_RTC_GetDate>

    if (hours) *hours = gTime.Hours;
 80002c4:	68fb      	ldr	r3, [r7, #12]
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d002      	beq.n	80002d0 <clock_get_time+0x40>
 80002ca:	7d3a      	ldrb	r2, [r7, #20]
 80002cc:	68fb      	ldr	r3, [r7, #12]
 80002ce:	701a      	strb	r2, [r3, #0]
    if (minutes) *minutes = gTime.Minutes;
 80002d0:	68bb      	ldr	r3, [r7, #8]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d002      	beq.n	80002dc <clock_get_time+0x4c>
 80002d6:	7d7a      	ldrb	r2, [r7, #21]
 80002d8:	68bb      	ldr	r3, [r7, #8]
 80002da:	701a      	strb	r2, [r3, #0]
    if (seconds) *seconds = gTime.Seconds;
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d004      	beq.n	80002ec <clock_get_time+0x5c>
 80002e2:	7dba      	ldrb	r2, [r7, #22]
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	701a      	strb	r2, [r3, #0]
 80002e8:	e000      	b.n	80002ec <clock_get_time+0x5c>
    if (!hrtc_ptr) return;
 80002ea:	bf00      	nop
}
 80002ec:	3718      	adds	r7, #24
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}
 80002f2:	bf00      	nop
 80002f4:	20000080 	.word	0x20000080

080002f8 <clock_get_date>:

void clock_get_date(uint8_t *date, uint8_t *month, uint8_t *year) {
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b086      	sub	sp, #24
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	60f8      	str	r0, [r7, #12]
 8000300:	60b9      	str	r1, [r7, #8]
 8000302:	607a      	str	r2, [r7, #4]
    if (!hrtc_ptr) return;
 8000304:	4b11      	ldr	r3, [pc, #68]	@ (800034c <clock_get_date+0x54>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	2b00      	cmp	r3, #0
 800030a:	d01a      	beq.n	8000342 <clock_get_date+0x4a>

    RTC_DateTypeDef gDate;
    HAL_RTC_GetDate(hrtc_ptr, &gDate, RTC_FORMAT_BIN);
 800030c:	4b0f      	ldr	r3, [pc, #60]	@ (800034c <clock_get_date+0x54>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	f107 0114 	add.w	r1, r7, #20
 8000314:	2200      	movs	r2, #0
 8000316:	4618      	mov	r0, r3
 8000318:	f002 f982 	bl	8002620 <HAL_RTC_GetDate>

    if (date) *date = gDate.Date;
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	2b00      	cmp	r3, #0
 8000320:	d002      	beq.n	8000328 <clock_get_date+0x30>
 8000322:	7dba      	ldrb	r2, [r7, #22]
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	701a      	strb	r2, [r3, #0]
    if (month) *month = gDate.Month;
 8000328:	68bb      	ldr	r3, [r7, #8]
 800032a:	2b00      	cmp	r3, #0
 800032c:	d002      	beq.n	8000334 <clock_get_date+0x3c>
 800032e:	7d7a      	ldrb	r2, [r7, #21]
 8000330:	68bb      	ldr	r3, [r7, #8]
 8000332:	701a      	strb	r2, [r3, #0]
    if (year) *year = gDate.Year;
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	2b00      	cmp	r3, #0
 8000338:	d004      	beq.n	8000344 <clock_get_date+0x4c>
 800033a:	7dfa      	ldrb	r2, [r7, #23]
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	701a      	strb	r2, [r3, #0]
 8000340:	e000      	b.n	8000344 <clock_get_date+0x4c>
    if (!hrtc_ptr) return;
 8000342:	bf00      	nop
}
 8000344:	3718      	adds	r7, #24
 8000346:	46bd      	mov	sp, r7
 8000348:	bd80      	pop	{r7, pc}
 800034a:	bf00      	nop
 800034c:	20000080 	.word	0x20000080

08000350 <lcd_init>:
#include "LCD_NC.h"

void lcd_init(void) {
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0
    // 4 bit initialisation
    HAL_Delay(50);            // wait for >40ms
 8000354:	2032      	movs	r0, #50	@ 0x32
 8000356:	f000 fc8f 	bl	8000c78 <HAL_Delay>
    lcd_send_cmd(0x0F);       // BLINK ON
 800035a:	200f      	movs	r0, #15
 800035c:	f000 f823 	bl	80003a6 <lcd_send_cmd>
    HAL_Delay(5);             // wait for >4.1ms
 8000360:	2005      	movs	r0, #5
 8000362:	f000 fc89 	bl	8000c78 <HAL_Delay>
    lcd_send_cmd(0b10000010); // 4bit mode
 8000366:	2082      	movs	r0, #130	@ 0x82
 8000368:	f000 f81d 	bl	80003a6 <lcd_send_cmd>
    HAL_Delay(5);             // wait for >4.1ms
 800036c:	2005      	movs	r0, #5
 800036e:	f000 fc83 	bl	8000c78 <HAL_Delay>
    lcd_send_cmd(0x01);       // clear display
 8000372:	2001      	movs	r0, #1
 8000374:	f000 f817 	bl	80003a6 <lcd_send_cmd>
    HAL_Delay(5);             // wait for >4.1ms
 8000378:	2005      	movs	r0, #5
 800037a:	f000 fc7d 	bl	8000c78 <HAL_Delay>
    lcd_send_cmd(0b00000010); // Position home
 800037e:	2002      	movs	r0, #2
 8000380:	f000 f811 	bl	80003a6 <lcd_send_cmd>
    HAL_Delay(5);             // wait for >4.1ms
 8000384:	2005      	movs	r0, #5
 8000386:	f000 fc77 	bl	8000c78 <HAL_Delay>
    lcd_send_cmd(0b00001100); // Cursor->off Blinking->off
 800038a:	200c      	movs	r0, #12
 800038c:	f000 f80b 	bl	80003a6 <lcd_send_cmd>
    HAL_Delay(5);             // wait for >4.1ms
 8000390:	2005      	movs	r0, #5
 8000392:	f000 fc71 	bl	8000c78 <HAL_Delay>
    lcd_send_cmd(0x28);       // 4 BIT 2 LINES 5X7
 8000396:	2028      	movs	r0, #40	@ 0x28
 8000398:	f000 f805 	bl	80003a6 <lcd_send_cmd>
    HAL_Delay(5);
 800039c:	2005      	movs	r0, #5
 800039e:	f000 fc6b 	bl	8000c78 <HAL_Delay>
}
 80003a2:	bf00      	nop
 80003a4:	bd80      	pop	{r7, pc}

080003a6 <lcd_send_cmd>:

void lcd_send_cmd(char cmd) {
 80003a6:	b580      	push	{r7, lr}
 80003a8:	b084      	sub	sp, #16
 80003aa:	af00      	add	r7, sp, #0
 80003ac:	4603      	mov	r3, r0
 80003ae:	71fb      	strb	r3, [r7, #7]
    char datatosend;

    // send upper nibble first
    datatosend = ((cmd >> 4) & 0x0f);
 80003b0:	79fb      	ldrb	r3, [r7, #7]
 80003b2:	091b      	lsrs	r3, r3, #4
 80003b4:	73fb      	strb	r3, [r7, #15]
    send_to_lcd(datatosend, 0); // RS must be 0 while sending command
 80003b6:	7bfb      	ldrb	r3, [r7, #15]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4618      	mov	r0, r3
 80003bc:	f000 f80e 	bl	80003dc <send_to_lcd>

    // send Lower Nibble
    datatosend = (cmd & 0x0f);
 80003c0:	79fb      	ldrb	r3, [r7, #7]
 80003c2:	f003 030f 	and.w	r3, r3, #15
 80003c6:	73fb      	strb	r3, [r7, #15]
    send_to_lcd(datatosend, 0);
 80003c8:	7bfb      	ldrb	r3, [r7, #15]
 80003ca:	2100      	movs	r1, #0
 80003cc:	4618      	mov	r0, r3
 80003ce:	f000 f805 	bl	80003dc <send_to_lcd>
}
 80003d2:	bf00      	nop
 80003d4:	3710      	adds	r7, #16
 80003d6:	46bd      	mov	sp, r7
 80003d8:	bd80      	pop	{r7, pc}
	...

080003dc <send_to_lcd>:
    // send Lower nibble
    datatosend = (data & 0x0f);
    send_to_lcd(datatosend, 1);
}

void send_to_lcd(char data, int rs) {
 80003dc:	b580      	push	{r7, lr}
 80003de:	b082      	sub	sp, #8
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	4603      	mov	r3, r0
 80003e4:	6039      	str	r1, [r7, #0]
 80003e6:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rs); // rs = 1 for data, rs=0 for command
 80003e8:	683b      	ldr	r3, [r7, #0]
 80003ea:	b2db      	uxtb	r3, r3
 80003ec:	461a      	mov	r2, r3
 80003ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80003f2:	4820      	ldr	r0, [pc, #128]	@ (8000474 <send_to_lcd+0x98>)
 80003f4:	f001 f8d6 	bl	80015a4 <HAL_GPIO_WritePin>

    // write the data to the respective pin
    HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, ((data >> 3) & 0x01));
 80003f8:	79fb      	ldrb	r3, [r7, #7]
 80003fa:	08db      	lsrs	r3, r3, #3
 80003fc:	b2db      	uxtb	r3, r3
 80003fe:	f003 0301 	and.w	r3, r3, #1
 8000402:	b2db      	uxtb	r3, r3
 8000404:	461a      	mov	r2, r3
 8000406:	2108      	movs	r1, #8
 8000408:	481a      	ldr	r0, [pc, #104]	@ (8000474 <send_to_lcd+0x98>)
 800040a:	f001 f8cb 	bl	80015a4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, ((data >> 2) & 0x01));
 800040e:	79fb      	ldrb	r3, [r7, #7]
 8000410:	089b      	lsrs	r3, r3, #2
 8000412:	b2db      	uxtb	r3, r3
 8000414:	f003 0301 	and.w	r3, r3, #1
 8000418:	b2db      	uxtb	r3, r3
 800041a:	461a      	mov	r2, r3
 800041c:	2120      	movs	r1, #32
 800041e:	4816      	ldr	r0, [pc, #88]	@ (8000478 <send_to_lcd+0x9c>)
 8000420:	f001 f8c0 	bl	80015a4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, ((data >> 1) & 0x01));
 8000424:	79fb      	ldrb	r3, [r7, #7]
 8000426:	085b      	lsrs	r3, r3, #1
 8000428:	b2db      	uxtb	r3, r3
 800042a:	f003 0301 	and.w	r3, r3, #1
 800042e:	b2db      	uxtb	r3, r3
 8000430:	461a      	mov	r2, r3
 8000432:	2110      	movs	r1, #16
 8000434:	480f      	ldr	r0, [pc, #60]	@ (8000474 <send_to_lcd+0x98>)
 8000436:	f001 f8b5 	bl	80015a4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, ((data >> 0) & 0x01));
 800043a:	79fb      	ldrb	r3, [r7, #7]
 800043c:	f003 0301 	and.w	r3, r3, #1
 8000440:	b2db      	uxtb	r3, r3
 8000442:	461a      	mov	r2, r3
 8000444:	2108      	movs	r1, #8
 8000446:	480c      	ldr	r0, [pc, #48]	@ (8000478 <send_to_lcd+0x9c>)
 8000448:	f001 f8ac 	bl	80015a4 <HAL_GPIO_WritePin>

    // Toggle EN PIN to send the data
    // if the HCLK > 100 MHz, use the 20 us delay
    // if the LCD still doesn't work, increase the delay to 50, 80 or 100..
    HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 1);
 800044c:	2201      	movs	r2, #1
 800044e:	2120      	movs	r1, #32
 8000450:	4808      	ldr	r0, [pc, #32]	@ (8000474 <send_to_lcd+0x98>)
 8000452:	f001 f8a7 	bl	80015a4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000456:	2001      	movs	r0, #1
 8000458:	f000 fc0e 	bl	8000c78 <HAL_Delay>
    HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 0);
 800045c:	2200      	movs	r2, #0
 800045e:	2120      	movs	r1, #32
 8000460:	4804      	ldr	r0, [pc, #16]	@ (8000474 <send_to_lcd+0x98>)
 8000462:	f001 f89f 	bl	80015a4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000466:	2001      	movs	r0, #1
 8000468:	f000 fc06 	bl	8000c78 <HAL_Delay>
}
 800046c:	bf00      	nop
 800046e:	3708      	adds	r7, #8
 8000470:	46bd      	mov	sp, r7
 8000472:	bd80      	pop	{r7, pc}
 8000474:	40010800 	.word	0x40010800
 8000478:	40010c00 	.word	0x40010c00

0800047c <lcd_send_data>:

void lcd_send_data(char data) {
 800047c:	b580      	push	{r7, lr}
 800047e:	b084      	sub	sp, #16
 8000480:	af00      	add	r7, sp, #0
 8000482:	4603      	mov	r3, r0
 8000484:	71fb      	strb	r3, [r7, #7]
    char datatosend;

    // send higher nibble
    datatosend = ((data >> 4) & 0x0f);
 8000486:	79fb      	ldrb	r3, [r7, #7]
 8000488:	091b      	lsrs	r3, r3, #4
 800048a:	73fb      	strb	r3, [r7, #15]
    send_to_lcd(datatosend, 1); // rs =1 for sending data
 800048c:	7bfb      	ldrb	r3, [r7, #15]
 800048e:	2101      	movs	r1, #1
 8000490:	4618      	mov	r0, r3
 8000492:	f7ff ffa3 	bl	80003dc <send_to_lcd>

    // send Lower nibble
    datatosend = (data & 0x0f);
 8000496:	79fb      	ldrb	r3, [r7, #7]
 8000498:	f003 030f 	and.w	r3, r3, #15
 800049c:	73fb      	strb	r3, [r7, #15]
    send_to_lcd(datatosend, 1);
 800049e:	7bfb      	ldrb	r3, [r7, #15]
 80004a0:	2101      	movs	r1, #1
 80004a2:	4618      	mov	r0, r3
 80004a4:	f7ff ff9a 	bl	80003dc <send_to_lcd>
}
 80004a8:	bf00      	nop
 80004aa:	3710      	adds	r7, #16
 80004ac:	46bd      	mov	sp, r7
 80004ae:	bd80      	pop	{r7, pc}

080004b0 <lcd_send_string>:

void lcd_send_string(char *str) {
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
    while (*str) lcd_send_data(*str++);
 80004b8:	e006      	b.n	80004c8 <lcd_send_string+0x18>
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	1c5a      	adds	r2, r3, #1
 80004be:	607a      	str	r2, [r7, #4]
 80004c0:	781b      	ldrb	r3, [r3, #0]
 80004c2:	4618      	mov	r0, r3
 80004c4:	f7ff ffda 	bl	800047c <lcd_send_data>
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	781b      	ldrb	r3, [r3, #0]
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d1f4      	bne.n	80004ba <lcd_send_string+0xa>
}
 80004d0:	bf00      	nop
 80004d2:	bf00      	nop
 80004d4:	3708      	adds	r7, #8
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bd80      	pop	{r7, pc}
	...

080004dc <lcd_put_cur>:

void lcd_put_cur(int row, int col) {
 80004dc:	b580      	push	{r7, lr}
 80004de:	b084      	sub	sp, #16
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
 80004e4:	6039      	str	r1, [r7, #0]
    char Fil_Col = 128;
 80004e6:	2380      	movs	r3, #128	@ 0x80
 80004e8:	73fb      	strb	r3, [r7, #15]
    if (col > 15) {
 80004ea:	683b      	ldr	r3, [r7, #0]
 80004ec:	2b0f      	cmp	r3, #15
 80004ee:	dd01      	ble.n	80004f4 <lcd_put_cur+0x18>
        col = 15;
 80004f0:	230f      	movs	r3, #15
 80004f2:	603b      	str	r3, [r7, #0]
    }
    switch (row) {
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	2b03      	cmp	r3, #3
 80004f8:	d81e      	bhi.n	8000538 <lcd_put_cur+0x5c>
 80004fa:	a201      	add	r2, pc, #4	@ (adr r2, 8000500 <lcd_put_cur+0x24>)
 80004fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000500:	08000511 	.word	0x08000511
 8000504:	0800051b 	.word	0x0800051b
 8000508:	08000525 	.word	0x08000525
 800050c:	0800052f 	.word	0x0800052f
        case 0:
            Fil_Col = 128 + col;
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	b2db      	uxtb	r3, r3
 8000514:	3b80      	subs	r3, #128	@ 0x80
 8000516:	73fb      	strb	r3, [r7, #15]
            break;
 8000518:	e00f      	b.n	800053a <lcd_put_cur+0x5e>
        case 1:
            Fil_Col = 192 + col;
 800051a:	683b      	ldr	r3, [r7, #0]
 800051c:	b2db      	uxtb	r3, r3
 800051e:	3b40      	subs	r3, #64	@ 0x40
 8000520:	73fb      	strb	r3, [r7, #15]
            break;
 8000522:	e00a      	b.n	800053a <lcd_put_cur+0x5e>
        case 2:
            Fil_Col = 148 + col;
 8000524:	683b      	ldr	r3, [r7, #0]
 8000526:	b2db      	uxtb	r3, r3
 8000528:	3b6c      	subs	r3, #108	@ 0x6c
 800052a:	73fb      	strb	r3, [r7, #15]
            break;
 800052c:	e005      	b.n	800053a <lcd_put_cur+0x5e>
        case 3:
            Fil_Col = 212 + col;
 800052e:	683b      	ldr	r3, [r7, #0]
 8000530:	b2db      	uxtb	r3, r3
 8000532:	3b2c      	subs	r3, #44	@ 0x2c
 8000534:	73fb      	strb	r3, [r7, #15]
            break;
 8000536:	e000      	b.n	800053a <lcd_put_cur+0x5e>
        default:
            break;
 8000538:	bf00      	nop
    }
    lcd_send_cmd(Fil_Col);
 800053a:	7bfb      	ldrb	r3, [r7, #15]
 800053c:	4618      	mov	r0, r3
 800053e:	f7ff ff32 	bl	80003a6 <lcd_send_cmd>
}
 8000542:	bf00      	nop
 8000544:	3710      	adds	r7, #16
 8000546:	46bd      	mov	sp, r7
 8000548:	bd80      	pop	{r7, pc}
 800054a:	bf00      	nop

0800054c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b082      	sub	sp, #8
 8000550:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000552:	f000 fb2f 	bl	8000bb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000556:	f000 f86f 	bl	8000638 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800055a:	f000 f955 	bl	8000808 <MX_GPIO_Init>
  MX_ADC1_Init();
 800055e:	f000 f8cb 	bl	80006f8 <MX_ADC1_Init>
  MX_RTC_Init();
 8000562:	f000 f907 	bl	8000774 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8000566:	f7ff fef3 	bl	8000350 <lcd_init>
  lcd_put_cur(0, 0);
 800056a:	2100      	movs	r1, #0
 800056c:	2000      	movs	r0, #0
 800056e:	f7ff ffb5 	bl	80004dc <lcd_put_cur>
  lcd_send_data('A');
 8000572:	2041      	movs	r0, #65	@ 0x41
 8000574:	f7ff ff82 	bl	800047c <lcd_send_data>

  clock_init(&hrtc);
 8000578:	4825      	ldr	r0, [pc, #148]	@ (8000610 <main+0xc4>)
 800057a:	f7ff fde7 	bl	800014c <clock_init>


  clock_set_time(datetime.hours, datetime.minutes, datetime.seconds);
 800057e:	4b25      	ldr	r3, [pc, #148]	@ (8000614 <main+0xc8>)
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	4a24      	ldr	r2, [pc, #144]	@ (8000614 <main+0xc8>)
 8000584:	7851      	ldrb	r1, [r2, #1]
 8000586:	4a23      	ldr	r2, [pc, #140]	@ (8000614 <main+0xc8>)
 8000588:	7892      	ldrb	r2, [r2, #2]
 800058a:	4618      	mov	r0, r3
 800058c:	f7ff fe10 	bl	80001b0 <clock_set_time>
  clock_set_date(datetime.date, datetime.month, datetime.year);
 8000590:	4b20      	ldr	r3, [pc, #128]	@ (8000614 <main+0xc8>)
 8000592:	78db      	ldrb	r3, [r3, #3]
 8000594:	4a1f      	ldr	r2, [pc, #124]	@ (8000614 <main+0xc8>)
 8000596:	7911      	ldrb	r1, [r2, #4]
 8000598:	4a1e      	ldr	r2, [pc, #120]	@ (8000614 <main+0xc8>)
 800059a:	7952      	ldrb	r2, [r2, #5]
 800059c:	4618      	mov	r0, r3
 800059e:	f7ff fe41 	bl	8000224 <clock_set_date>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  lcd_put_cur(0, 0);
 80005a2:	2100      	movs	r1, #0
 80005a4:	2000      	movs	r0, #0
 80005a6:	f7ff ff99 	bl	80004dc <lcd_put_cur>
	  sprintf(string_buffer, " Fecha :%02d/%02d/%02d", datetime.date, datetime.month, datetime.year);
 80005aa:	4b1a      	ldr	r3, [pc, #104]	@ (8000614 <main+0xc8>)
 80005ac:	78db      	ldrb	r3, [r3, #3]
 80005ae:	461a      	mov	r2, r3
 80005b0:	4b18      	ldr	r3, [pc, #96]	@ (8000614 <main+0xc8>)
 80005b2:	791b      	ldrb	r3, [r3, #4]
 80005b4:	4619      	mov	r1, r3
 80005b6:	4b17      	ldr	r3, [pc, #92]	@ (8000614 <main+0xc8>)
 80005b8:	795b      	ldrb	r3, [r3, #5]
 80005ba:	9300      	str	r3, [sp, #0]
 80005bc:	460b      	mov	r3, r1
 80005be:	4916      	ldr	r1, [pc, #88]	@ (8000618 <main+0xcc>)
 80005c0:	4816      	ldr	r0, [pc, #88]	@ (800061c <main+0xd0>)
 80005c2:	f002 fb23 	bl	8002c0c <siprintf>
	  lcd_send_string(string_buffer);
 80005c6:	4815      	ldr	r0, [pc, #84]	@ (800061c <main+0xd0>)
 80005c8:	f7ff ff72 	bl	80004b0 <lcd_send_string>

	  lcd_put_cur(1, 0);
 80005cc:	2100      	movs	r1, #0
 80005ce:	2001      	movs	r0, #1
 80005d0:	f7ff ff84 	bl	80004dc <lcd_put_cur>
	  sprintf(string_buffer, " Hora :%02u/%02u/%02u", datetime.hours, datetime.minutes, datetime.seconds);
 80005d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000614 <main+0xc8>)
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	461a      	mov	r2, r3
 80005da:	4b0e      	ldr	r3, [pc, #56]	@ (8000614 <main+0xc8>)
 80005dc:	785b      	ldrb	r3, [r3, #1]
 80005de:	4619      	mov	r1, r3
 80005e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000614 <main+0xc8>)
 80005e2:	789b      	ldrb	r3, [r3, #2]
 80005e4:	9300      	str	r3, [sp, #0]
 80005e6:	460b      	mov	r3, r1
 80005e8:	490d      	ldr	r1, [pc, #52]	@ (8000620 <main+0xd4>)
 80005ea:	480c      	ldr	r0, [pc, #48]	@ (800061c <main+0xd0>)
 80005ec:	f002 fb0e 	bl	8002c0c <siprintf>
	  lcd_send_string(string_buffer);
 80005f0:	480a      	ldr	r0, [pc, #40]	@ (800061c <main+0xd0>)
 80005f2:	f7ff ff5d 	bl	80004b0 <lcd_send_string>

	  clock_get_time(&datetime.hours, &datetime.minutes, &datetime.seconds);
 80005f6:	4a0b      	ldr	r2, [pc, #44]	@ (8000624 <main+0xd8>)
 80005f8:	490b      	ldr	r1, [pc, #44]	@ (8000628 <main+0xdc>)
 80005fa:	4806      	ldr	r0, [pc, #24]	@ (8000614 <main+0xc8>)
 80005fc:	f7ff fe48 	bl	8000290 <clock_get_time>
	  clock_get_date(&datetime.date, &datetime.month, &datetime.year);
 8000600:	4a0a      	ldr	r2, [pc, #40]	@ (800062c <main+0xe0>)
 8000602:	490b      	ldr	r1, [pc, #44]	@ (8000630 <main+0xe4>)
 8000604:	480b      	ldr	r0, [pc, #44]	@ (8000634 <main+0xe8>)
 8000606:	f7ff fe77 	bl	80002f8 <clock_get_date>
	  lcd_put_cur(0, 0);
 800060a:	bf00      	nop
 800060c:	e7c9      	b.n	80005a2 <main+0x56>
 800060e:	bf00      	nop
 8000610:	200000b4 	.word	0x200000b4
 8000614:	20000000 	.word	0x20000000
 8000618:	08003584 	.word	0x08003584
 800061c:	200000c8 	.word	0x200000c8
 8000620:	0800359c 	.word	0x0800359c
 8000624:	20000002 	.word	0x20000002
 8000628:	20000001 	.word	0x20000001
 800062c:	20000005 	.word	0x20000005
 8000630:	20000004 	.word	0x20000004
 8000634:	20000003 	.word	0x20000003

08000638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b094      	sub	sp, #80	@ 0x50
 800063c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000642:	2228      	movs	r2, #40	@ 0x28
 8000644:	2100      	movs	r1, #0
 8000646:	4618      	mov	r0, r3
 8000648:	f002 fb02 	bl	8002c50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800064c:	f107 0314 	add.w	r3, r7, #20
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	605a      	str	r2, [r3, #4]
 8000656:	609a      	str	r2, [r3, #8]
 8000658:	60da      	str	r2, [r3, #12]
 800065a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800065c:	1d3b      	adds	r3, r7, #4
 800065e:	2200      	movs	r2, #0
 8000660:	601a      	str	r2, [r3, #0]
 8000662:	605a      	str	r2, [r3, #4]
 8000664:	609a      	str	r2, [r3, #8]
 8000666:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000668:	2305      	movs	r3, #5
 800066a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800066c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000670:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000672:	2300      	movs	r3, #0
 8000674:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000676:	2301      	movs	r3, #1
 8000678:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800067a:	2301      	movs	r3, #1
 800067c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800067e:	2302      	movs	r3, #2
 8000680:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000682:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000686:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000688:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800068c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800068e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000692:	4618      	mov	r0, r3
 8000694:	f000 ffaa 	bl	80015ec <HAL_RCC_OscConfig>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800069e:	f000 f963 	bl	8000968 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a2:	230f      	movs	r3, #15
 80006a4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006a6:	2302      	movs	r3, #2
 80006a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006b2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006b4:	2300      	movs	r3, #0
 80006b6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006b8:	f107 0314 	add.w	r3, r7, #20
 80006bc:	2102      	movs	r1, #2
 80006be:	4618      	mov	r0, r3
 80006c0:	f001 fa16 	bl	8001af0 <HAL_RCC_ClockConfig>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006ca:	f000 f94d 	bl	8000968 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 80006ce:	2303      	movs	r3, #3
 80006d0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80006d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006d6:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80006d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80006dc:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006de:	1d3b      	adds	r3, r7, #4
 80006e0:	4618      	mov	r0, r3
 80006e2:	f001 fb7f 	bl	8001de4 <HAL_RCCEx_PeriphCLKConfig>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80006ec:	f000 f93c 	bl	8000968 <Error_Handler>
  }
}
 80006f0:	bf00      	nop
 80006f2:	3750      	adds	r7, #80	@ 0x50
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006fe:	1d3b      	adds	r3, r7, #4
 8000700:	2200      	movs	r2, #0
 8000702:	601a      	str	r2, [r3, #0]
 8000704:	605a      	str	r2, [r3, #4]
 8000706:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000708:	4b18      	ldr	r3, [pc, #96]	@ (800076c <MX_ADC1_Init+0x74>)
 800070a:	4a19      	ldr	r2, [pc, #100]	@ (8000770 <MX_ADC1_Init+0x78>)
 800070c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800070e:	4b17      	ldr	r3, [pc, #92]	@ (800076c <MX_ADC1_Init+0x74>)
 8000710:	2200      	movs	r2, #0
 8000712:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000714:	4b15      	ldr	r3, [pc, #84]	@ (800076c <MX_ADC1_Init+0x74>)
 8000716:	2200      	movs	r2, #0
 8000718:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800071a:	4b14      	ldr	r3, [pc, #80]	@ (800076c <MX_ADC1_Init+0x74>)
 800071c:	2200      	movs	r2, #0
 800071e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000720:	4b12      	ldr	r3, [pc, #72]	@ (800076c <MX_ADC1_Init+0x74>)
 8000722:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000726:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000728:	4b10      	ldr	r3, [pc, #64]	@ (800076c <MX_ADC1_Init+0x74>)
 800072a:	2200      	movs	r2, #0
 800072c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800072e:	4b0f      	ldr	r3, [pc, #60]	@ (800076c <MX_ADC1_Init+0x74>)
 8000730:	2201      	movs	r2, #1
 8000732:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000734:	480d      	ldr	r0, [pc, #52]	@ (800076c <MX_ADC1_Init+0x74>)
 8000736:	f000 fac3 	bl	8000cc0 <HAL_ADC_Init>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000740:	f000 f912 	bl	8000968 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000744:	2308      	movs	r3, #8
 8000746:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000748:	2301      	movs	r3, #1
 800074a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800074c:	2300      	movs	r3, #0
 800074e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000750:	1d3b      	adds	r3, r7, #4
 8000752:	4619      	mov	r1, r3
 8000754:	4805      	ldr	r0, [pc, #20]	@ (800076c <MX_ADC1_Init+0x74>)
 8000756:	f000 fb8b 	bl	8000e70 <HAL_ADC_ConfigChannel>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000760:	f000 f902 	bl	8000968 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000764:	bf00      	nop
 8000766:	3710      	adds	r7, #16
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	20000084 	.word	0x20000084
 8000770:	40012400 	.word	0x40012400

08000774 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800077a:	1d3b      	adds	r3, r7, #4
 800077c:	2100      	movs	r1, #0
 800077e:	460a      	mov	r2, r1
 8000780:	801a      	strh	r2, [r3, #0]
 8000782:	460a      	mov	r2, r1
 8000784:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8000786:	2300      	movs	r3, #0
 8000788:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800078a:	4b1d      	ldr	r3, [pc, #116]	@ (8000800 <MX_RTC_Init+0x8c>)
 800078c:	4a1d      	ldr	r2, [pc, #116]	@ (8000804 <MX_RTC_Init+0x90>)
 800078e:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8000790:	4b1b      	ldr	r3, [pc, #108]	@ (8000800 <MX_RTC_Init+0x8c>)
 8000792:	f04f 32ff 	mov.w	r2, #4294967295
 8000796:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8000798:	4b19      	ldr	r3, [pc, #100]	@ (8000800 <MX_RTC_Init+0x8c>)
 800079a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800079e:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80007a0:	4817      	ldr	r0, [pc, #92]	@ (8000800 <MX_RTC_Init+0x8c>)
 80007a2:	f001 fc8b 	bl	80020bc <HAL_RTC_Init>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 80007ac:	f000 f8dc 	bl	8000968 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80007b0:	2300      	movs	r3, #0
 80007b2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80007b4:	2300      	movs	r3, #0
 80007b6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80007b8:	2300      	movs	r3, #0
 80007ba:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80007bc:	1d3b      	adds	r3, r7, #4
 80007be:	2201      	movs	r2, #1
 80007c0:	4619      	mov	r1, r3
 80007c2:	480f      	ldr	r0, [pc, #60]	@ (8000800 <MX_RTC_Init+0x8c>)
 80007c4:	f001 fd06 	bl	80021d4 <HAL_RTC_SetTime>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 80007ce:	f000 f8cb 	bl	8000968 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80007d2:	2301      	movs	r3, #1
 80007d4:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80007d6:	2301      	movs	r3, #1
 80007d8:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 80007da:	2301      	movs	r3, #1
 80007dc:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 80007de:	2300      	movs	r3, #0
 80007e0:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80007e2:	463b      	mov	r3, r7
 80007e4:	2201      	movs	r2, #1
 80007e6:	4619      	mov	r1, r3
 80007e8:	4805      	ldr	r0, [pc, #20]	@ (8000800 <MX_RTC_Init+0x8c>)
 80007ea:	f001 fe63 	bl	80024b4 <HAL_RTC_SetDate>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 80007f4:	f000 f8b8 	bl	8000968 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80007f8:	bf00      	nop
 80007fa:	3708      	adds	r7, #8
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	200000b4 	.word	0x200000b4
 8000804:	40002800 	.word	0x40002800

08000808 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b088      	sub	sp, #32
 800080c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800080e:	f107 0310 	add.w	r3, r7, #16
 8000812:	2200      	movs	r2, #0
 8000814:	601a      	str	r2, [r3, #0]
 8000816:	605a      	str	r2, [r3, #4]
 8000818:	609a      	str	r2, [r3, #8]
 800081a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800081c:	4b4f      	ldr	r3, [pc, #316]	@ (800095c <MX_GPIO_Init+0x154>)
 800081e:	699b      	ldr	r3, [r3, #24]
 8000820:	4a4e      	ldr	r2, [pc, #312]	@ (800095c <MX_GPIO_Init+0x154>)
 8000822:	f043 0310 	orr.w	r3, r3, #16
 8000826:	6193      	str	r3, [r2, #24]
 8000828:	4b4c      	ldr	r3, [pc, #304]	@ (800095c <MX_GPIO_Init+0x154>)
 800082a:	699b      	ldr	r3, [r3, #24]
 800082c:	f003 0310 	and.w	r3, r3, #16
 8000830:	60fb      	str	r3, [r7, #12]
 8000832:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000834:	4b49      	ldr	r3, [pc, #292]	@ (800095c <MX_GPIO_Init+0x154>)
 8000836:	699b      	ldr	r3, [r3, #24]
 8000838:	4a48      	ldr	r2, [pc, #288]	@ (800095c <MX_GPIO_Init+0x154>)
 800083a:	f043 0320 	orr.w	r3, r3, #32
 800083e:	6193      	str	r3, [r2, #24]
 8000840:	4b46      	ldr	r3, [pc, #280]	@ (800095c <MX_GPIO_Init+0x154>)
 8000842:	699b      	ldr	r3, [r3, #24]
 8000844:	f003 0320 	and.w	r3, r3, #32
 8000848:	60bb      	str	r3, [r7, #8]
 800084a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800084c:	4b43      	ldr	r3, [pc, #268]	@ (800095c <MX_GPIO_Init+0x154>)
 800084e:	699b      	ldr	r3, [r3, #24]
 8000850:	4a42      	ldr	r2, [pc, #264]	@ (800095c <MX_GPIO_Init+0x154>)
 8000852:	f043 0304 	orr.w	r3, r3, #4
 8000856:	6193      	str	r3, [r2, #24]
 8000858:	4b40      	ldr	r3, [pc, #256]	@ (800095c <MX_GPIO_Init+0x154>)
 800085a:	699b      	ldr	r3, [r3, #24]
 800085c:	f003 0304 	and.w	r3, r3, #4
 8000860:	607b      	str	r3, [r7, #4]
 8000862:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000864:	4b3d      	ldr	r3, [pc, #244]	@ (800095c <MX_GPIO_Init+0x154>)
 8000866:	699b      	ldr	r3, [r3, #24]
 8000868:	4a3c      	ldr	r2, [pc, #240]	@ (800095c <MX_GPIO_Init+0x154>)
 800086a:	f043 0308 	orr.w	r3, r3, #8
 800086e:	6193      	str	r3, [r2, #24]
 8000870:	4b3a      	ldr	r3, [pc, #232]	@ (800095c <MX_GPIO_Init+0x154>)
 8000872:	699b      	ldr	r3, [r3, #24]
 8000874:	f003 0308 	and.w	r3, r3, #8
 8000878:	603b      	str	r3, [r7, #0]
 800087a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ROW_1_Pin|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800087c:	2200      	movs	r2, #0
 800087e:	f648 11be 	movw	r1, #35262	@ 0x89be
 8000882:	4837      	ldr	r0, [pc, #220]	@ (8000960 <MX_GPIO_Init+0x158>)
 8000884:	f000 fe8e 	bl	80015a4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_3
 8000888:	2200      	movs	r2, #0
 800088a:	f24a 4128 	movw	r1, #42024	@ 0xa428
 800088e:	4835      	ldr	r0, [pc, #212]	@ (8000964 <MX_GPIO_Init+0x15c>)
 8000890:	f000 fe88 	bl	80015a4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pins : ROW_1_Pin PA2 PA3 PA4
                           PA5 PA7 PA8 PA11
                           PA15 */
  GPIO_InitStruct.Pin = ROW_1_Pin|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000894:	f648 13be 	movw	r3, #35262	@ 0x89be
 8000898:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089a:	2301      	movs	r3, #1
 800089c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a2:	2302      	movs	r3, #2
 80008a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a6:	f107 0310 	add.w	r3, r7, #16
 80008aa:	4619      	mov	r1, r3
 80008ac:	482c      	ldr	r0, [pc, #176]	@ (8000960 <MX_GPIO_Init+0x158>)
 80008ae:	f000 fcfd 	bl	80012ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80008b2:	2340      	movs	r3, #64	@ 0x40
 80008b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008b6:	2300      	movs	r3, #0
 80008b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ba:	2300      	movs	r3, #0
 80008bc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008be:	f107 0310 	add.w	r3, r7, #16
 80008c2:	4619      	mov	r1, r3
 80008c4:	4826      	ldr	r0, [pc, #152]	@ (8000960 <MX_GPIO_Init+0x158>)
 80008c6:	f000 fcf1 	bl	80012ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB13 PB15 PB3
                           PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_3
 80008ca:	f24a 4328 	movw	r3, #42024	@ 0xa428
 80008ce:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d0:	2301      	movs	r3, #1
 80008d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d8:	2302      	movs	r3, #2
 80008da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008dc:	f107 0310 	add.w	r3, r7, #16
 80008e0:	4619      	mov	r1, r3
 80008e2:	4820      	ldr	r0, [pc, #128]	@ (8000964 <MX_GPIO_Init+0x15c>)
 80008e4:	f000 fce2 	bl	80012ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14;
 80008e8:	f44f 43b0 	mov.w	r3, #22528	@ 0x5800
 80008ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ee:	2300      	movs	r3, #0
 80008f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008f2:	2301      	movs	r3, #1
 80008f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f6:	f107 0310 	add.w	r3, r7, #16
 80008fa:	4619      	mov	r1, r3
 80008fc:	4819      	ldr	r0, [pc, #100]	@ (8000964 <MX_GPIO_Init+0x15c>)
 80008fe:	f000 fcd5 	bl	80012ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000902:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000906:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000908:	2300      	movs	r3, #0
 800090a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800090c:	2301      	movs	r3, #1
 800090e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000910:	f107 0310 	add.w	r3, r7, #16
 8000914:	4619      	mov	r1, r3
 8000916:	4812      	ldr	r0, [pc, #72]	@ (8000960 <MX_GPIO_Init+0x158>)
 8000918:	f000 fcc8 	bl	80012ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9;
 800091c:	f44f 7344 	mov.w	r3, #784	@ 0x310
 8000920:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000922:	2300      	movs	r3, #0
 8000924:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000926:	2300      	movs	r3, #0
 8000928:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800092a:	f107 0310 	add.w	r3, r7, #16
 800092e:	4619      	mov	r1, r3
 8000930:	480c      	ldr	r0, [pc, #48]	@ (8000964 <MX_GPIO_Init+0x15c>)
 8000932:	f000 fcbb 	bl	80012ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000936:	23c0      	movs	r3, #192	@ 0xc0
 8000938:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800093a:	2312      	movs	r3, #18
 800093c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093e:	2300      	movs	r3, #0
 8000940:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000942:	2303      	movs	r3, #3
 8000944:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000946:	f107 0310 	add.w	r3, r7, #16
 800094a:	4619      	mov	r1, r3
 800094c:	4805      	ldr	r0, [pc, #20]	@ (8000964 <MX_GPIO_Init+0x15c>)
 800094e:	f000 fcad 	bl	80012ac <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000952:	bf00      	nop
 8000954:	3720      	adds	r7, #32
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40021000 	.word	0x40021000
 8000960:	40010800 	.word	0x40010800
 8000964:	40010c00 	.word	0x40010c00

08000968 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800096c:	b672      	cpsid	i
}
 800096e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000970:	bf00      	nop
 8000972:	e7fd      	b.n	8000970 <Error_Handler+0x8>

08000974 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000974:	b480      	push	{r7}
 8000976:	b085      	sub	sp, #20
 8000978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800097a:	4b15      	ldr	r3, [pc, #84]	@ (80009d0 <HAL_MspInit+0x5c>)
 800097c:	699b      	ldr	r3, [r3, #24]
 800097e:	4a14      	ldr	r2, [pc, #80]	@ (80009d0 <HAL_MspInit+0x5c>)
 8000980:	f043 0301 	orr.w	r3, r3, #1
 8000984:	6193      	str	r3, [r2, #24]
 8000986:	4b12      	ldr	r3, [pc, #72]	@ (80009d0 <HAL_MspInit+0x5c>)
 8000988:	699b      	ldr	r3, [r3, #24]
 800098a:	f003 0301 	and.w	r3, r3, #1
 800098e:	60bb      	str	r3, [r7, #8]
 8000990:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000992:	4b0f      	ldr	r3, [pc, #60]	@ (80009d0 <HAL_MspInit+0x5c>)
 8000994:	69db      	ldr	r3, [r3, #28]
 8000996:	4a0e      	ldr	r2, [pc, #56]	@ (80009d0 <HAL_MspInit+0x5c>)
 8000998:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800099c:	61d3      	str	r3, [r2, #28]
 800099e:	4b0c      	ldr	r3, [pc, #48]	@ (80009d0 <HAL_MspInit+0x5c>)
 80009a0:	69db      	ldr	r3, [r3, #28]
 80009a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009a6:	607b      	str	r3, [r7, #4]
 80009a8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80009aa:	4b0a      	ldr	r3, [pc, #40]	@ (80009d4 <HAL_MspInit+0x60>)
 80009ac:	685b      	ldr	r3, [r3, #4]
 80009ae:	60fb      	str	r3, [r7, #12]
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80009b6:	60fb      	str	r3, [r7, #12]
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80009be:	60fb      	str	r3, [r7, #12]
 80009c0:	4a04      	ldr	r2, [pc, #16]	@ (80009d4 <HAL_MspInit+0x60>)
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009c6:	bf00      	nop
 80009c8:	3714      	adds	r7, #20
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bc80      	pop	{r7}
 80009ce:	4770      	bx	lr
 80009d0:	40021000 	.word	0x40021000
 80009d4:	40010000 	.word	0x40010000

080009d8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b088      	sub	sp, #32
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e0:	f107 0310 	add.w	r3, r7, #16
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
 80009e8:	605a      	str	r2, [r3, #4]
 80009ea:	609a      	str	r2, [r3, #8]
 80009ec:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	4a14      	ldr	r2, [pc, #80]	@ (8000a44 <HAL_ADC_MspInit+0x6c>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d121      	bne.n	8000a3c <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80009f8:	4b13      	ldr	r3, [pc, #76]	@ (8000a48 <HAL_ADC_MspInit+0x70>)
 80009fa:	699b      	ldr	r3, [r3, #24]
 80009fc:	4a12      	ldr	r2, [pc, #72]	@ (8000a48 <HAL_ADC_MspInit+0x70>)
 80009fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a02:	6193      	str	r3, [r2, #24]
 8000a04:	4b10      	ldr	r3, [pc, #64]	@ (8000a48 <HAL_ADC_MspInit+0x70>)
 8000a06:	699b      	ldr	r3, [r3, #24]
 8000a08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000a0c:	60fb      	str	r3, [r7, #12]
 8000a0e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a10:	4b0d      	ldr	r3, [pc, #52]	@ (8000a48 <HAL_ADC_MspInit+0x70>)
 8000a12:	699b      	ldr	r3, [r3, #24]
 8000a14:	4a0c      	ldr	r2, [pc, #48]	@ (8000a48 <HAL_ADC_MspInit+0x70>)
 8000a16:	f043 0308 	orr.w	r3, r3, #8
 8000a1a:	6193      	str	r3, [r2, #24]
 8000a1c:	4b0a      	ldr	r3, [pc, #40]	@ (8000a48 <HAL_ADC_MspInit+0x70>)
 8000a1e:	699b      	ldr	r3, [r3, #24]
 8000a20:	f003 0308 	and.w	r3, r3, #8
 8000a24:	60bb      	str	r3, [r7, #8]
 8000a26:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a2c:	2303      	movs	r3, #3
 8000a2e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a30:	f107 0310 	add.w	r3, r7, #16
 8000a34:	4619      	mov	r1, r3
 8000a36:	4805      	ldr	r0, [pc, #20]	@ (8000a4c <HAL_ADC_MspInit+0x74>)
 8000a38:	f000 fc38 	bl	80012ac <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000a3c:	bf00      	nop
 8000a3e:	3720      	adds	r7, #32
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	40012400 	.word	0x40012400
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	40010c00 	.word	0x40010c00

08000a50 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a0b      	ldr	r2, [pc, #44]	@ (8000a8c <HAL_RTC_MspInit+0x3c>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d110      	bne.n	8000a84 <HAL_RTC_MspInit+0x34>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8000a62:	f000 fdb7 	bl	80015d4 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000a66:	4b0a      	ldr	r3, [pc, #40]	@ (8000a90 <HAL_RTC_MspInit+0x40>)
 8000a68:	69db      	ldr	r3, [r3, #28]
 8000a6a:	4a09      	ldr	r2, [pc, #36]	@ (8000a90 <HAL_RTC_MspInit+0x40>)
 8000a6c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000a70:	61d3      	str	r3, [r2, #28]
 8000a72:	4b07      	ldr	r3, [pc, #28]	@ (8000a90 <HAL_RTC_MspInit+0x40>)
 8000a74:	69db      	ldr	r3, [r3, #28]
 8000a76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000a7e:	4b05      	ldr	r3, [pc, #20]	@ (8000a94 <HAL_RTC_MspInit+0x44>)
 8000a80:	2201      	movs	r2, #1
 8000a82:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000a84:	bf00      	nop
 8000a86:	3710      	adds	r7, #16
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	40002800 	.word	0x40002800
 8000a90:	40021000 	.word	0x40021000
 8000a94:	4242043c 	.word	0x4242043c

08000a98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a9c:	bf00      	nop
 8000a9e:	e7fd      	b.n	8000a9c <NMI_Handler+0x4>

08000aa0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aa4:	bf00      	nop
 8000aa6:	e7fd      	b.n	8000aa4 <HardFault_Handler+0x4>

08000aa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000aac:	bf00      	nop
 8000aae:	e7fd      	b.n	8000aac <MemManage_Handler+0x4>

08000ab0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ab4:	bf00      	nop
 8000ab6:	e7fd      	b.n	8000ab4 <BusFault_Handler+0x4>

08000ab8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000abc:	bf00      	nop
 8000abe:	e7fd      	b.n	8000abc <UsageFault_Handler+0x4>

08000ac0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bc80      	pop	{r7}
 8000aca:	4770      	bx	lr

08000acc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ad0:	bf00      	nop
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bc80      	pop	{r7}
 8000ad6:	4770      	bx	lr

08000ad8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000adc:	bf00      	nop
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bc80      	pop	{r7}
 8000ae2:	4770      	bx	lr

08000ae4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ae8:	f000 f8aa 	bl	8000c40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000aec:	bf00      	nop
 8000aee:	bd80      	pop	{r7, pc}

08000af0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b086      	sub	sp, #24
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000af8:	4a14      	ldr	r2, [pc, #80]	@ (8000b4c <_sbrk+0x5c>)
 8000afa:	4b15      	ldr	r3, [pc, #84]	@ (8000b50 <_sbrk+0x60>)
 8000afc:	1ad3      	subs	r3, r2, r3
 8000afe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b04:	4b13      	ldr	r3, [pc, #76]	@ (8000b54 <_sbrk+0x64>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d102      	bne.n	8000b12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b0c:	4b11      	ldr	r3, [pc, #68]	@ (8000b54 <_sbrk+0x64>)
 8000b0e:	4a12      	ldr	r2, [pc, #72]	@ (8000b58 <_sbrk+0x68>)
 8000b10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b12:	4b10      	ldr	r3, [pc, #64]	@ (8000b54 <_sbrk+0x64>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	4413      	add	r3, r2
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	d207      	bcs.n	8000b30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b20:	f002 f89e 	bl	8002c60 <__errno>
 8000b24:	4603      	mov	r3, r0
 8000b26:	220c      	movs	r2, #12
 8000b28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b2e:	e009      	b.n	8000b44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b30:	4b08      	ldr	r3, [pc, #32]	@ (8000b54 <_sbrk+0x64>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b36:	4b07      	ldr	r3, [pc, #28]	@ (8000b54 <_sbrk+0x64>)
 8000b38:	681a      	ldr	r2, [r3, #0]
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	4413      	add	r3, r2
 8000b3e:	4a05      	ldr	r2, [pc, #20]	@ (8000b54 <_sbrk+0x64>)
 8000b40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b42:	68fb      	ldr	r3, [r7, #12]
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	3718      	adds	r7, #24
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	20002800 	.word	0x20002800
 8000b50:	00000400 	.word	0x00000400
 8000b54:	200000e8 	.word	0x200000e8
 8000b58:	20000238 	.word	0x20000238

08000b5c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b60:	bf00      	nop
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bc80      	pop	{r7}
 8000b66:	4770      	bx	lr

08000b68 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b68:	f7ff fff8 	bl	8000b5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b6c:	480b      	ldr	r0, [pc, #44]	@ (8000b9c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000b6e:	490c      	ldr	r1, [pc, #48]	@ (8000ba0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000b70:	4a0c      	ldr	r2, [pc, #48]	@ (8000ba4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000b72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b74:	e002      	b.n	8000b7c <LoopCopyDataInit>

08000b76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b7a:	3304      	adds	r3, #4

08000b7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b80:	d3f9      	bcc.n	8000b76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b82:	4a09      	ldr	r2, [pc, #36]	@ (8000ba8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000b84:	4c09      	ldr	r4, [pc, #36]	@ (8000bac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b88:	e001      	b.n	8000b8e <LoopFillZerobss>

08000b8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b8c:	3204      	adds	r2, #4

08000b8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b90:	d3fb      	bcc.n	8000b8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b92:	f002 f86b 	bl	8002c6c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b96:	f7ff fcd9 	bl	800054c <main>
  bx lr
 8000b9a:	4770      	bx	lr
  ldr r0, =_sdata
 8000b9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ba0:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8000ba4:	08003630 	.word	0x08003630
  ldr r2, =_sbss
 8000ba8:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8000bac:	20000238 	.word	0x20000238

08000bb0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bb0:	e7fe      	b.n	8000bb0 <ADC1_2_IRQHandler>
	...

08000bb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bb8:	4b08      	ldr	r3, [pc, #32]	@ (8000bdc <HAL_Init+0x28>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a07      	ldr	r2, [pc, #28]	@ (8000bdc <HAL_Init+0x28>)
 8000bbe:	f043 0310 	orr.w	r3, r3, #16
 8000bc2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bc4:	2003      	movs	r0, #3
 8000bc6:	f000 fb3d 	bl	8001244 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bca:	200f      	movs	r0, #15
 8000bcc:	f000 f808 	bl	8000be0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bd0:	f7ff fed0 	bl	8000974 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bd4:	2300      	movs	r3, #0
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40022000 	.word	0x40022000

08000be0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000be8:	4b12      	ldr	r3, [pc, #72]	@ (8000c34 <HAL_InitTick+0x54>)
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	4b12      	ldr	r3, [pc, #72]	@ (8000c38 <HAL_InitTick+0x58>)
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bf6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f000 fb47 	bl	8001292 <HAL_SYSTICK_Config>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e00e      	b.n	8000c2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2b0f      	cmp	r3, #15
 8000c12:	d80a      	bhi.n	8000c2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c14:	2200      	movs	r2, #0
 8000c16:	6879      	ldr	r1, [r7, #4]
 8000c18:	f04f 30ff 	mov.w	r0, #4294967295
 8000c1c:	f000 fb1d 	bl	800125a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c20:	4a06      	ldr	r2, [pc, #24]	@ (8000c3c <HAL_InitTick+0x5c>)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c26:	2300      	movs	r3, #0
 8000c28:	e000      	b.n	8000c2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c2a:	2301      	movs	r3, #1
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3708      	adds	r7, #8
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	20000008 	.word	0x20000008
 8000c38:	20000010 	.word	0x20000010
 8000c3c:	2000000c 	.word	0x2000000c

08000c40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c44:	4b05      	ldr	r3, [pc, #20]	@ (8000c5c <HAL_IncTick+0x1c>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	461a      	mov	r2, r3
 8000c4a:	4b05      	ldr	r3, [pc, #20]	@ (8000c60 <HAL_IncTick+0x20>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4413      	add	r3, r2
 8000c50:	4a03      	ldr	r2, [pc, #12]	@ (8000c60 <HAL_IncTick+0x20>)
 8000c52:	6013      	str	r3, [r2, #0]
}
 8000c54:	bf00      	nop
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bc80      	pop	{r7}
 8000c5a:	4770      	bx	lr
 8000c5c:	20000010 	.word	0x20000010
 8000c60:	200000ec 	.word	0x200000ec

08000c64 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  return uwTick;
 8000c68:	4b02      	ldr	r3, [pc, #8]	@ (8000c74 <HAL_GetTick+0x10>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bc80      	pop	{r7}
 8000c72:	4770      	bx	lr
 8000c74:	200000ec 	.word	0x200000ec

08000c78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b084      	sub	sp, #16
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c80:	f7ff fff0 	bl	8000c64 <HAL_GetTick>
 8000c84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c90:	d005      	beq.n	8000c9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c92:	4b0a      	ldr	r3, [pc, #40]	@ (8000cbc <HAL_Delay+0x44>)
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	461a      	mov	r2, r3
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	4413      	add	r3, r2
 8000c9c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c9e:	bf00      	nop
 8000ca0:	f7ff ffe0 	bl	8000c64 <HAL_GetTick>
 8000ca4:	4602      	mov	r2, r0
 8000ca6:	68bb      	ldr	r3, [r7, #8]
 8000ca8:	1ad3      	subs	r3, r2, r3
 8000caa:	68fa      	ldr	r2, [r7, #12]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d8f7      	bhi.n	8000ca0 <HAL_Delay+0x28>
  {
  }
}
 8000cb0:	bf00      	nop
 8000cb2:	bf00      	nop
 8000cb4:	3710      	adds	r7, #16
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	20000010 	.word	0x20000010

08000cc0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b086      	sub	sp, #24
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d101      	bne.n	8000ce2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	e0be      	b.n	8000e60 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	689b      	ldr	r3, [r3, #8]
 8000ce6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d109      	bne.n	8000d04 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000cfe:	6878      	ldr	r0, [r7, #4]
 8000d00:	f7ff fe6a 	bl	80009d8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000d04:	6878      	ldr	r0, [r7, #4]
 8000d06:	f000 f9ab 	bl	8001060 <ADC_ConversionStop_Disable>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d12:	f003 0310 	and.w	r3, r3, #16
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	f040 8099 	bne.w	8000e4e <HAL_ADC_Init+0x18e>
 8000d1c:	7dfb      	ldrb	r3, [r7, #23]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	f040 8095 	bne.w	8000e4e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d28:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000d2c:	f023 0302 	bic.w	r3, r3, #2
 8000d30:	f043 0202 	orr.w	r2, r3, #2
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000d40:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	7b1b      	ldrb	r3, [r3, #12]
 8000d46:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000d48:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000d4a:	68ba      	ldr	r2, [r7, #8]
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	689b      	ldr	r3, [r3, #8]
 8000d54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000d58:	d003      	beq.n	8000d62 <HAL_ADC_Init+0xa2>
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	689b      	ldr	r3, [r3, #8]
 8000d5e:	2b01      	cmp	r3, #1
 8000d60:	d102      	bne.n	8000d68 <HAL_ADC_Init+0xa8>
 8000d62:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d66:	e000      	b.n	8000d6a <HAL_ADC_Init+0xaa>
 8000d68:	2300      	movs	r3, #0
 8000d6a:	693a      	ldr	r2, [r7, #16]
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	7d1b      	ldrb	r3, [r3, #20]
 8000d74:	2b01      	cmp	r3, #1
 8000d76:	d119      	bne.n	8000dac <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	7b1b      	ldrb	r3, [r3, #12]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d109      	bne.n	8000d94 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	699b      	ldr	r3, [r3, #24]
 8000d84:	3b01      	subs	r3, #1
 8000d86:	035a      	lsls	r2, r3, #13
 8000d88:	693b      	ldr	r3, [r7, #16]
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000d90:	613b      	str	r3, [r7, #16]
 8000d92:	e00b      	b.n	8000dac <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d98:	f043 0220 	orr.w	r2, r3, #32
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000da4:	f043 0201 	orr.w	r2, r3, #1
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	693a      	ldr	r2, [r7, #16]
 8000dbc:	430a      	orrs	r2, r1
 8000dbe:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	689a      	ldr	r2, [r3, #8]
 8000dc6:	4b28      	ldr	r3, [pc, #160]	@ (8000e68 <HAL_ADC_Init+0x1a8>)
 8000dc8:	4013      	ands	r3, r2
 8000dca:	687a      	ldr	r2, [r7, #4]
 8000dcc:	6812      	ldr	r2, [r2, #0]
 8000dce:	68b9      	ldr	r1, [r7, #8]
 8000dd0:	430b      	orrs	r3, r1
 8000dd2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	689b      	ldr	r3, [r3, #8]
 8000dd8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000ddc:	d003      	beq.n	8000de6 <HAL_ADC_Init+0x126>
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	689b      	ldr	r3, [r3, #8]
 8000de2:	2b01      	cmp	r3, #1
 8000de4:	d104      	bne.n	8000df0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	691b      	ldr	r3, [r3, #16]
 8000dea:	3b01      	subs	r3, #1
 8000dec:	051b      	lsls	r3, r3, #20
 8000dee:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000df6:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	68fa      	ldr	r2, [r7, #12]
 8000e00:	430a      	orrs	r2, r1
 8000e02:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	689a      	ldr	r2, [r3, #8]
 8000e0a:	4b18      	ldr	r3, [pc, #96]	@ (8000e6c <HAL_ADC_Init+0x1ac>)
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	68ba      	ldr	r2, [r7, #8]
 8000e10:	429a      	cmp	r2, r3
 8000e12:	d10b      	bne.n	8000e2c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	2200      	movs	r2, #0
 8000e18:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e1e:	f023 0303 	bic.w	r3, r3, #3
 8000e22:	f043 0201 	orr.w	r2, r3, #1
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000e2a:	e018      	b.n	8000e5e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e30:	f023 0312 	bic.w	r3, r3, #18
 8000e34:	f043 0210 	orr.w	r2, r3, #16
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e40:	f043 0201 	orr.w	r2, r3, #1
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000e4c:	e007      	b.n	8000e5e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e52:	f043 0210 	orr.w	r2, r3, #16
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000e5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3718      	adds	r7, #24
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	ffe1f7fd 	.word	0xffe1f7fd
 8000e6c:	ff1f0efe 	.word	0xff1f0efe

08000e70 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000e70:	b480      	push	{r7}
 8000e72:	b085      	sub	sp, #20
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
 8000e78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d101      	bne.n	8000e90 <HAL_ADC_ConfigChannel+0x20>
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	e0dc      	b.n	800104a <HAL_ADC_ConfigChannel+0x1da>
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2201      	movs	r2, #1
 8000e94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	2b06      	cmp	r3, #6
 8000e9e:	d81c      	bhi.n	8000eda <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	685a      	ldr	r2, [r3, #4]
 8000eaa:	4613      	mov	r3, r2
 8000eac:	009b      	lsls	r3, r3, #2
 8000eae:	4413      	add	r3, r2
 8000eb0:	3b05      	subs	r3, #5
 8000eb2:	221f      	movs	r2, #31
 8000eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb8:	43db      	mvns	r3, r3
 8000eba:	4019      	ands	r1, r3
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	6818      	ldr	r0, [r3, #0]
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	685a      	ldr	r2, [r3, #4]
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	4413      	add	r3, r2
 8000eca:	3b05      	subs	r3, #5
 8000ecc:	fa00 f203 	lsl.w	r2, r0, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	430a      	orrs	r2, r1
 8000ed6:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ed8:	e03c      	b.n	8000f54 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	2b0c      	cmp	r3, #12
 8000ee0:	d81c      	bhi.n	8000f1c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	685a      	ldr	r2, [r3, #4]
 8000eec:	4613      	mov	r3, r2
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	4413      	add	r3, r2
 8000ef2:	3b23      	subs	r3, #35	@ 0x23
 8000ef4:	221f      	movs	r2, #31
 8000ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8000efa:	43db      	mvns	r3, r3
 8000efc:	4019      	ands	r1, r3
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	6818      	ldr	r0, [r3, #0]
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	685a      	ldr	r2, [r3, #4]
 8000f06:	4613      	mov	r3, r2
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	4413      	add	r3, r2
 8000f0c:	3b23      	subs	r3, #35	@ 0x23
 8000f0e:	fa00 f203 	lsl.w	r2, r0, r3
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	430a      	orrs	r2, r1
 8000f18:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f1a:	e01b      	b.n	8000f54 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	685a      	ldr	r2, [r3, #4]
 8000f26:	4613      	mov	r3, r2
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	4413      	add	r3, r2
 8000f2c:	3b41      	subs	r3, #65	@ 0x41
 8000f2e:	221f      	movs	r2, #31
 8000f30:	fa02 f303 	lsl.w	r3, r2, r3
 8000f34:	43db      	mvns	r3, r3
 8000f36:	4019      	ands	r1, r3
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	6818      	ldr	r0, [r3, #0]
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685a      	ldr	r2, [r3, #4]
 8000f40:	4613      	mov	r3, r2
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	4413      	add	r3, r2
 8000f46:	3b41      	subs	r3, #65	@ 0x41
 8000f48:	fa00 f203 	lsl.w	r2, r0, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	430a      	orrs	r2, r1
 8000f52:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	2b09      	cmp	r3, #9
 8000f5a:	d91c      	bls.n	8000f96 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	68d9      	ldr	r1, [r3, #12]
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	681a      	ldr	r2, [r3, #0]
 8000f66:	4613      	mov	r3, r2
 8000f68:	005b      	lsls	r3, r3, #1
 8000f6a:	4413      	add	r3, r2
 8000f6c:	3b1e      	subs	r3, #30
 8000f6e:	2207      	movs	r2, #7
 8000f70:	fa02 f303 	lsl.w	r3, r2, r3
 8000f74:	43db      	mvns	r3, r3
 8000f76:	4019      	ands	r1, r3
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	6898      	ldr	r0, [r3, #8]
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	4613      	mov	r3, r2
 8000f82:	005b      	lsls	r3, r3, #1
 8000f84:	4413      	add	r3, r2
 8000f86:	3b1e      	subs	r3, #30
 8000f88:	fa00 f203 	lsl.w	r2, r0, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	430a      	orrs	r2, r1
 8000f92:	60da      	str	r2, [r3, #12]
 8000f94:	e019      	b.n	8000fca <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	6919      	ldr	r1, [r3, #16]
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	4413      	add	r3, r2
 8000fa6:	2207      	movs	r2, #7
 8000fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fac:	43db      	mvns	r3, r3
 8000fae:	4019      	ands	r1, r3
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	6898      	ldr	r0, [r3, #8]
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	4613      	mov	r3, r2
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	4413      	add	r3, r2
 8000fbe:	fa00 f203 	lsl.w	r2, r0, r3
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	430a      	orrs	r2, r1
 8000fc8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	2b10      	cmp	r3, #16
 8000fd0:	d003      	beq.n	8000fda <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000fd6:	2b11      	cmp	r3, #17
 8000fd8:	d132      	bne.n	8001040 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4a1d      	ldr	r2, [pc, #116]	@ (8001054 <HAL_ADC_ConfigChannel+0x1e4>)
 8000fe0:	4293      	cmp	r3, r2
 8000fe2:	d125      	bne.n	8001030 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	689b      	ldr	r3, [r3, #8]
 8000fea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d126      	bne.n	8001040 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	689a      	ldr	r2, [r3, #8]
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001000:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	2b10      	cmp	r3, #16
 8001008:	d11a      	bne.n	8001040 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800100a:	4b13      	ldr	r3, [pc, #76]	@ (8001058 <HAL_ADC_ConfigChannel+0x1e8>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a13      	ldr	r2, [pc, #76]	@ (800105c <HAL_ADC_ConfigChannel+0x1ec>)
 8001010:	fba2 2303 	umull	r2, r3, r2, r3
 8001014:	0c9a      	lsrs	r2, r3, #18
 8001016:	4613      	mov	r3, r2
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	4413      	add	r3, r2
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001020:	e002      	b.n	8001028 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001022:	68bb      	ldr	r3, [r7, #8]
 8001024:	3b01      	subs	r3, #1
 8001026:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d1f9      	bne.n	8001022 <HAL_ADC_ConfigChannel+0x1b2>
 800102e:	e007      	b.n	8001040 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001034:	f043 0220 	orr.w	r2, r3, #32
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800103c:	2301      	movs	r3, #1
 800103e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2200      	movs	r2, #0
 8001044:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001048:	7bfb      	ldrb	r3, [r7, #15]
}
 800104a:	4618      	mov	r0, r3
 800104c:	3714      	adds	r7, #20
 800104e:	46bd      	mov	sp, r7
 8001050:	bc80      	pop	{r7}
 8001052:	4770      	bx	lr
 8001054:	40012400 	.word	0x40012400
 8001058:	20000008 	.word	0x20000008
 800105c:	431bde83 	.word	0x431bde83

08001060 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001068:	2300      	movs	r3, #0
 800106a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	2b01      	cmp	r3, #1
 8001078:	d12e      	bne.n	80010d8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	689a      	ldr	r2, [r3, #8]
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f022 0201 	bic.w	r2, r2, #1
 8001088:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800108a:	f7ff fdeb 	bl	8000c64 <HAL_GetTick>
 800108e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001090:	e01b      	b.n	80010ca <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001092:	f7ff fde7 	bl	8000c64 <HAL_GetTick>
 8001096:	4602      	mov	r2, r0
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	1ad3      	subs	r3, r2, r3
 800109c:	2b02      	cmp	r3, #2
 800109e:	d914      	bls.n	80010ca <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d10d      	bne.n	80010ca <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010b2:	f043 0210 	orr.w	r2, r3, #16
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010be:	f043 0201 	orr.w	r2, r3, #1
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80010c6:	2301      	movs	r3, #1
 80010c8:	e007      	b.n	80010da <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	f003 0301 	and.w	r3, r3, #1
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d0dc      	beq.n	8001092 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80010d8:	2300      	movs	r3, #0
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3710      	adds	r7, #16
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
	...

080010e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b085      	sub	sp, #20
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f003 0307 	and.w	r3, r3, #7
 80010f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001128 <__NVIC_SetPriorityGrouping+0x44>)
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010fa:	68ba      	ldr	r2, [r7, #8]
 80010fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001100:	4013      	ands	r3, r2
 8001102:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001108:	68bb      	ldr	r3, [r7, #8]
 800110a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800110c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001110:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001114:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001116:	4a04      	ldr	r2, [pc, #16]	@ (8001128 <__NVIC_SetPriorityGrouping+0x44>)
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	60d3      	str	r3, [r2, #12]
}
 800111c:	bf00      	nop
 800111e:	3714      	adds	r7, #20
 8001120:	46bd      	mov	sp, r7
 8001122:	bc80      	pop	{r7}
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	e000ed00 	.word	0xe000ed00

0800112c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001130:	4b04      	ldr	r3, [pc, #16]	@ (8001144 <__NVIC_GetPriorityGrouping+0x18>)
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	0a1b      	lsrs	r3, r3, #8
 8001136:	f003 0307 	and.w	r3, r3, #7
}
 800113a:	4618      	mov	r0, r3
 800113c:	46bd      	mov	sp, r7
 800113e:	bc80      	pop	{r7}
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	e000ed00 	.word	0xe000ed00

08001148 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001148:	b480      	push	{r7}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
 800114e:	4603      	mov	r3, r0
 8001150:	6039      	str	r1, [r7, #0]
 8001152:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001154:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001158:	2b00      	cmp	r3, #0
 800115a:	db0a      	blt.n	8001172 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	b2da      	uxtb	r2, r3
 8001160:	490c      	ldr	r1, [pc, #48]	@ (8001194 <__NVIC_SetPriority+0x4c>)
 8001162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001166:	0112      	lsls	r2, r2, #4
 8001168:	b2d2      	uxtb	r2, r2
 800116a:	440b      	add	r3, r1
 800116c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001170:	e00a      	b.n	8001188 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	b2da      	uxtb	r2, r3
 8001176:	4908      	ldr	r1, [pc, #32]	@ (8001198 <__NVIC_SetPriority+0x50>)
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	f003 030f 	and.w	r3, r3, #15
 800117e:	3b04      	subs	r3, #4
 8001180:	0112      	lsls	r2, r2, #4
 8001182:	b2d2      	uxtb	r2, r2
 8001184:	440b      	add	r3, r1
 8001186:	761a      	strb	r2, [r3, #24]
}
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	bc80      	pop	{r7}
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	e000e100 	.word	0xe000e100
 8001198:	e000ed00 	.word	0xe000ed00

0800119c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800119c:	b480      	push	{r7}
 800119e:	b089      	sub	sp, #36	@ 0x24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	60f8      	str	r0, [r7, #12]
 80011a4:	60b9      	str	r1, [r7, #8]
 80011a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	f003 0307 	and.w	r3, r3, #7
 80011ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011b0:	69fb      	ldr	r3, [r7, #28]
 80011b2:	f1c3 0307 	rsb	r3, r3, #7
 80011b6:	2b04      	cmp	r3, #4
 80011b8:	bf28      	it	cs
 80011ba:	2304      	movcs	r3, #4
 80011bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	3304      	adds	r3, #4
 80011c2:	2b06      	cmp	r3, #6
 80011c4:	d902      	bls.n	80011cc <NVIC_EncodePriority+0x30>
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	3b03      	subs	r3, #3
 80011ca:	e000      	b.n	80011ce <NVIC_EncodePriority+0x32>
 80011cc:	2300      	movs	r3, #0
 80011ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d0:	f04f 32ff 	mov.w	r2, #4294967295
 80011d4:	69bb      	ldr	r3, [r7, #24]
 80011d6:	fa02 f303 	lsl.w	r3, r2, r3
 80011da:	43da      	mvns	r2, r3
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	401a      	ands	r2, r3
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011e4:	f04f 31ff 	mov.w	r1, #4294967295
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	fa01 f303 	lsl.w	r3, r1, r3
 80011ee:	43d9      	mvns	r1, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f4:	4313      	orrs	r3, r2
         );
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3724      	adds	r7, #36	@ 0x24
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc80      	pop	{r7}
 80011fe:	4770      	bx	lr

08001200 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	3b01      	subs	r3, #1
 800120c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001210:	d301      	bcc.n	8001216 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001212:	2301      	movs	r3, #1
 8001214:	e00f      	b.n	8001236 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001216:	4a0a      	ldr	r2, [pc, #40]	@ (8001240 <SysTick_Config+0x40>)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	3b01      	subs	r3, #1
 800121c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800121e:	210f      	movs	r1, #15
 8001220:	f04f 30ff 	mov.w	r0, #4294967295
 8001224:	f7ff ff90 	bl	8001148 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001228:	4b05      	ldr	r3, [pc, #20]	@ (8001240 <SysTick_Config+0x40>)
 800122a:	2200      	movs	r2, #0
 800122c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800122e:	4b04      	ldr	r3, [pc, #16]	@ (8001240 <SysTick_Config+0x40>)
 8001230:	2207      	movs	r2, #7
 8001232:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001234:	2300      	movs	r3, #0
}
 8001236:	4618      	mov	r0, r3
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	e000e010 	.word	0xe000e010

08001244 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f7ff ff49 	bl	80010e4 <__NVIC_SetPriorityGrouping>
}
 8001252:	bf00      	nop
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800125a:	b580      	push	{r7, lr}
 800125c:	b086      	sub	sp, #24
 800125e:	af00      	add	r7, sp, #0
 8001260:	4603      	mov	r3, r0
 8001262:	60b9      	str	r1, [r7, #8]
 8001264:	607a      	str	r2, [r7, #4]
 8001266:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001268:	2300      	movs	r3, #0
 800126a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800126c:	f7ff ff5e 	bl	800112c <__NVIC_GetPriorityGrouping>
 8001270:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001272:	687a      	ldr	r2, [r7, #4]
 8001274:	68b9      	ldr	r1, [r7, #8]
 8001276:	6978      	ldr	r0, [r7, #20]
 8001278:	f7ff ff90 	bl	800119c <NVIC_EncodePriority>
 800127c:	4602      	mov	r2, r0
 800127e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001282:	4611      	mov	r1, r2
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff ff5f 	bl	8001148 <__NVIC_SetPriority>
}
 800128a:	bf00      	nop
 800128c:	3718      	adds	r7, #24
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}

08001292 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001292:	b580      	push	{r7, lr}
 8001294:	b082      	sub	sp, #8
 8001296:	af00      	add	r7, sp, #0
 8001298:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800129a:	6878      	ldr	r0, [r7, #4]
 800129c:	f7ff ffb0 	bl	8001200 <SysTick_Config>
 80012a0:	4603      	mov	r3, r0
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
	...

080012ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b08b      	sub	sp, #44	@ 0x2c
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
 80012b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012b6:	2300      	movs	r3, #0
 80012b8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80012ba:	2300      	movs	r3, #0
 80012bc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012be:	e161      	b.n	8001584 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80012c0:	2201      	movs	r2, #1
 80012c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012c4:	fa02 f303 	lsl.w	r3, r2, r3
 80012c8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	69fa      	ldr	r2, [r7, #28]
 80012d0:	4013      	ands	r3, r2
 80012d2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80012d4:	69ba      	ldr	r2, [r7, #24]
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	429a      	cmp	r2, r3
 80012da:	f040 8150 	bne.w	800157e <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	4a97      	ldr	r2, [pc, #604]	@ (8001540 <HAL_GPIO_Init+0x294>)
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d05e      	beq.n	80013a6 <HAL_GPIO_Init+0xfa>
 80012e8:	4a95      	ldr	r2, [pc, #596]	@ (8001540 <HAL_GPIO_Init+0x294>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d875      	bhi.n	80013da <HAL_GPIO_Init+0x12e>
 80012ee:	4a95      	ldr	r2, [pc, #596]	@ (8001544 <HAL_GPIO_Init+0x298>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d058      	beq.n	80013a6 <HAL_GPIO_Init+0xfa>
 80012f4:	4a93      	ldr	r2, [pc, #588]	@ (8001544 <HAL_GPIO_Init+0x298>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d86f      	bhi.n	80013da <HAL_GPIO_Init+0x12e>
 80012fa:	4a93      	ldr	r2, [pc, #588]	@ (8001548 <HAL_GPIO_Init+0x29c>)
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d052      	beq.n	80013a6 <HAL_GPIO_Init+0xfa>
 8001300:	4a91      	ldr	r2, [pc, #580]	@ (8001548 <HAL_GPIO_Init+0x29c>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d869      	bhi.n	80013da <HAL_GPIO_Init+0x12e>
 8001306:	4a91      	ldr	r2, [pc, #580]	@ (800154c <HAL_GPIO_Init+0x2a0>)
 8001308:	4293      	cmp	r3, r2
 800130a:	d04c      	beq.n	80013a6 <HAL_GPIO_Init+0xfa>
 800130c:	4a8f      	ldr	r2, [pc, #572]	@ (800154c <HAL_GPIO_Init+0x2a0>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d863      	bhi.n	80013da <HAL_GPIO_Init+0x12e>
 8001312:	4a8f      	ldr	r2, [pc, #572]	@ (8001550 <HAL_GPIO_Init+0x2a4>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d046      	beq.n	80013a6 <HAL_GPIO_Init+0xfa>
 8001318:	4a8d      	ldr	r2, [pc, #564]	@ (8001550 <HAL_GPIO_Init+0x2a4>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d85d      	bhi.n	80013da <HAL_GPIO_Init+0x12e>
 800131e:	2b12      	cmp	r3, #18
 8001320:	d82a      	bhi.n	8001378 <HAL_GPIO_Init+0xcc>
 8001322:	2b12      	cmp	r3, #18
 8001324:	d859      	bhi.n	80013da <HAL_GPIO_Init+0x12e>
 8001326:	a201      	add	r2, pc, #4	@ (adr r2, 800132c <HAL_GPIO_Init+0x80>)
 8001328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800132c:	080013a7 	.word	0x080013a7
 8001330:	08001381 	.word	0x08001381
 8001334:	08001393 	.word	0x08001393
 8001338:	080013d5 	.word	0x080013d5
 800133c:	080013db 	.word	0x080013db
 8001340:	080013db 	.word	0x080013db
 8001344:	080013db 	.word	0x080013db
 8001348:	080013db 	.word	0x080013db
 800134c:	080013db 	.word	0x080013db
 8001350:	080013db 	.word	0x080013db
 8001354:	080013db 	.word	0x080013db
 8001358:	080013db 	.word	0x080013db
 800135c:	080013db 	.word	0x080013db
 8001360:	080013db 	.word	0x080013db
 8001364:	080013db 	.word	0x080013db
 8001368:	080013db 	.word	0x080013db
 800136c:	080013db 	.word	0x080013db
 8001370:	08001389 	.word	0x08001389
 8001374:	0800139d 	.word	0x0800139d
 8001378:	4a76      	ldr	r2, [pc, #472]	@ (8001554 <HAL_GPIO_Init+0x2a8>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d013      	beq.n	80013a6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800137e:	e02c      	b.n	80013da <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	68db      	ldr	r3, [r3, #12]
 8001384:	623b      	str	r3, [r7, #32]
          break;
 8001386:	e029      	b.n	80013dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	3304      	adds	r3, #4
 800138e:	623b      	str	r3, [r7, #32]
          break;
 8001390:	e024      	b.n	80013dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	68db      	ldr	r3, [r3, #12]
 8001396:	3308      	adds	r3, #8
 8001398:	623b      	str	r3, [r7, #32]
          break;
 800139a:	e01f      	b.n	80013dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	68db      	ldr	r3, [r3, #12]
 80013a0:	330c      	adds	r3, #12
 80013a2:	623b      	str	r3, [r7, #32]
          break;
 80013a4:	e01a      	b.n	80013dc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d102      	bne.n	80013b4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80013ae:	2304      	movs	r3, #4
 80013b0:	623b      	str	r3, [r7, #32]
          break;
 80013b2:	e013      	b.n	80013dc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	689b      	ldr	r3, [r3, #8]
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	d105      	bne.n	80013c8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013bc:	2308      	movs	r3, #8
 80013be:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	69fa      	ldr	r2, [r7, #28]
 80013c4:	611a      	str	r2, [r3, #16]
          break;
 80013c6:	e009      	b.n	80013dc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013c8:	2308      	movs	r3, #8
 80013ca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	69fa      	ldr	r2, [r7, #28]
 80013d0:	615a      	str	r2, [r3, #20]
          break;
 80013d2:	e003      	b.n	80013dc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80013d4:	2300      	movs	r3, #0
 80013d6:	623b      	str	r3, [r7, #32]
          break;
 80013d8:	e000      	b.n	80013dc <HAL_GPIO_Init+0x130>
          break;
 80013da:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80013dc:	69bb      	ldr	r3, [r7, #24]
 80013de:	2bff      	cmp	r3, #255	@ 0xff
 80013e0:	d801      	bhi.n	80013e6 <HAL_GPIO_Init+0x13a>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	e001      	b.n	80013ea <HAL_GPIO_Init+0x13e>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	3304      	adds	r3, #4
 80013ea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	2bff      	cmp	r3, #255	@ 0xff
 80013f0:	d802      	bhi.n	80013f8 <HAL_GPIO_Init+0x14c>
 80013f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	e002      	b.n	80013fe <HAL_GPIO_Init+0x152>
 80013f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013fa:	3b08      	subs	r3, #8
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	210f      	movs	r1, #15
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	fa01 f303 	lsl.w	r3, r1, r3
 800140c:	43db      	mvns	r3, r3
 800140e:	401a      	ands	r2, r3
 8001410:	6a39      	ldr	r1, [r7, #32]
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	fa01 f303 	lsl.w	r3, r1, r3
 8001418:	431a      	orrs	r2, r3
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001426:	2b00      	cmp	r3, #0
 8001428:	f000 80a9 	beq.w	800157e <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800142c:	4b4a      	ldr	r3, [pc, #296]	@ (8001558 <HAL_GPIO_Init+0x2ac>)
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	4a49      	ldr	r2, [pc, #292]	@ (8001558 <HAL_GPIO_Init+0x2ac>)
 8001432:	f043 0301 	orr.w	r3, r3, #1
 8001436:	6193      	str	r3, [r2, #24]
 8001438:	4b47      	ldr	r3, [pc, #284]	@ (8001558 <HAL_GPIO_Init+0x2ac>)
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	f003 0301 	and.w	r3, r3, #1
 8001440:	60bb      	str	r3, [r7, #8]
 8001442:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001444:	4a45      	ldr	r2, [pc, #276]	@ (800155c <HAL_GPIO_Init+0x2b0>)
 8001446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001448:	089b      	lsrs	r3, r3, #2
 800144a:	3302      	adds	r3, #2
 800144c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001450:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001454:	f003 0303 	and.w	r3, r3, #3
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	220f      	movs	r2, #15
 800145c:	fa02 f303 	lsl.w	r3, r2, r3
 8001460:	43db      	mvns	r3, r3
 8001462:	68fa      	ldr	r2, [r7, #12]
 8001464:	4013      	ands	r3, r2
 8001466:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	4a3d      	ldr	r2, [pc, #244]	@ (8001560 <HAL_GPIO_Init+0x2b4>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d00d      	beq.n	800148c <HAL_GPIO_Init+0x1e0>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	4a3c      	ldr	r2, [pc, #240]	@ (8001564 <HAL_GPIO_Init+0x2b8>)
 8001474:	4293      	cmp	r3, r2
 8001476:	d007      	beq.n	8001488 <HAL_GPIO_Init+0x1dc>
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	4a3b      	ldr	r2, [pc, #236]	@ (8001568 <HAL_GPIO_Init+0x2bc>)
 800147c:	4293      	cmp	r3, r2
 800147e:	d101      	bne.n	8001484 <HAL_GPIO_Init+0x1d8>
 8001480:	2302      	movs	r3, #2
 8001482:	e004      	b.n	800148e <HAL_GPIO_Init+0x1e2>
 8001484:	2303      	movs	r3, #3
 8001486:	e002      	b.n	800148e <HAL_GPIO_Init+0x1e2>
 8001488:	2301      	movs	r3, #1
 800148a:	e000      	b.n	800148e <HAL_GPIO_Init+0x1e2>
 800148c:	2300      	movs	r3, #0
 800148e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001490:	f002 0203 	and.w	r2, r2, #3
 8001494:	0092      	lsls	r2, r2, #2
 8001496:	4093      	lsls	r3, r2
 8001498:	68fa      	ldr	r2, [r7, #12]
 800149a:	4313      	orrs	r3, r2
 800149c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800149e:	492f      	ldr	r1, [pc, #188]	@ (800155c <HAL_GPIO_Init+0x2b0>)
 80014a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014a2:	089b      	lsrs	r3, r3, #2
 80014a4:	3302      	adds	r3, #2
 80014a6:	68fa      	ldr	r2, [r7, #12]
 80014a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d006      	beq.n	80014c6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80014b8:	4b2c      	ldr	r3, [pc, #176]	@ (800156c <HAL_GPIO_Init+0x2c0>)
 80014ba:	689a      	ldr	r2, [r3, #8]
 80014bc:	492b      	ldr	r1, [pc, #172]	@ (800156c <HAL_GPIO_Init+0x2c0>)
 80014be:	69bb      	ldr	r3, [r7, #24]
 80014c0:	4313      	orrs	r3, r2
 80014c2:	608b      	str	r3, [r1, #8]
 80014c4:	e006      	b.n	80014d4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80014c6:	4b29      	ldr	r3, [pc, #164]	@ (800156c <HAL_GPIO_Init+0x2c0>)
 80014c8:	689a      	ldr	r2, [r3, #8]
 80014ca:	69bb      	ldr	r3, [r7, #24]
 80014cc:	43db      	mvns	r3, r3
 80014ce:	4927      	ldr	r1, [pc, #156]	@ (800156c <HAL_GPIO_Init+0x2c0>)
 80014d0:	4013      	ands	r3, r2
 80014d2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d006      	beq.n	80014ee <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80014e0:	4b22      	ldr	r3, [pc, #136]	@ (800156c <HAL_GPIO_Init+0x2c0>)
 80014e2:	68da      	ldr	r2, [r3, #12]
 80014e4:	4921      	ldr	r1, [pc, #132]	@ (800156c <HAL_GPIO_Init+0x2c0>)
 80014e6:	69bb      	ldr	r3, [r7, #24]
 80014e8:	4313      	orrs	r3, r2
 80014ea:	60cb      	str	r3, [r1, #12]
 80014ec:	e006      	b.n	80014fc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80014ee:	4b1f      	ldr	r3, [pc, #124]	@ (800156c <HAL_GPIO_Init+0x2c0>)
 80014f0:	68da      	ldr	r2, [r3, #12]
 80014f2:	69bb      	ldr	r3, [r7, #24]
 80014f4:	43db      	mvns	r3, r3
 80014f6:	491d      	ldr	r1, [pc, #116]	@ (800156c <HAL_GPIO_Init+0x2c0>)
 80014f8:	4013      	ands	r3, r2
 80014fa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001504:	2b00      	cmp	r3, #0
 8001506:	d006      	beq.n	8001516 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001508:	4b18      	ldr	r3, [pc, #96]	@ (800156c <HAL_GPIO_Init+0x2c0>)
 800150a:	685a      	ldr	r2, [r3, #4]
 800150c:	4917      	ldr	r1, [pc, #92]	@ (800156c <HAL_GPIO_Init+0x2c0>)
 800150e:	69bb      	ldr	r3, [r7, #24]
 8001510:	4313      	orrs	r3, r2
 8001512:	604b      	str	r3, [r1, #4]
 8001514:	e006      	b.n	8001524 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001516:	4b15      	ldr	r3, [pc, #84]	@ (800156c <HAL_GPIO_Init+0x2c0>)
 8001518:	685a      	ldr	r2, [r3, #4]
 800151a:	69bb      	ldr	r3, [r7, #24]
 800151c:	43db      	mvns	r3, r3
 800151e:	4913      	ldr	r1, [pc, #76]	@ (800156c <HAL_GPIO_Init+0x2c0>)
 8001520:	4013      	ands	r3, r2
 8001522:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800152c:	2b00      	cmp	r3, #0
 800152e:	d01f      	beq.n	8001570 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001530:	4b0e      	ldr	r3, [pc, #56]	@ (800156c <HAL_GPIO_Init+0x2c0>)
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	490d      	ldr	r1, [pc, #52]	@ (800156c <HAL_GPIO_Init+0x2c0>)
 8001536:	69bb      	ldr	r3, [r7, #24]
 8001538:	4313      	orrs	r3, r2
 800153a:	600b      	str	r3, [r1, #0]
 800153c:	e01f      	b.n	800157e <HAL_GPIO_Init+0x2d2>
 800153e:	bf00      	nop
 8001540:	10320000 	.word	0x10320000
 8001544:	10310000 	.word	0x10310000
 8001548:	10220000 	.word	0x10220000
 800154c:	10210000 	.word	0x10210000
 8001550:	10120000 	.word	0x10120000
 8001554:	10110000 	.word	0x10110000
 8001558:	40021000 	.word	0x40021000
 800155c:	40010000 	.word	0x40010000
 8001560:	40010800 	.word	0x40010800
 8001564:	40010c00 	.word	0x40010c00
 8001568:	40011000 	.word	0x40011000
 800156c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001570:	4b0b      	ldr	r3, [pc, #44]	@ (80015a0 <HAL_GPIO_Init+0x2f4>)
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	69bb      	ldr	r3, [r7, #24]
 8001576:	43db      	mvns	r3, r3
 8001578:	4909      	ldr	r1, [pc, #36]	@ (80015a0 <HAL_GPIO_Init+0x2f4>)
 800157a:	4013      	ands	r3, r2
 800157c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800157e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001580:	3301      	adds	r3, #1
 8001582:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800158a:	fa22 f303 	lsr.w	r3, r2, r3
 800158e:	2b00      	cmp	r3, #0
 8001590:	f47f ae96 	bne.w	80012c0 <HAL_GPIO_Init+0x14>
  }
}
 8001594:	bf00      	nop
 8001596:	bf00      	nop
 8001598:	372c      	adds	r7, #44	@ 0x2c
 800159a:	46bd      	mov	sp, r7
 800159c:	bc80      	pop	{r7}
 800159e:	4770      	bx	lr
 80015a0:	40010400 	.word	0x40010400

080015a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	460b      	mov	r3, r1
 80015ae:	807b      	strh	r3, [r7, #2]
 80015b0:	4613      	mov	r3, r2
 80015b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015b4:	787b      	ldrb	r3, [r7, #1]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d003      	beq.n	80015c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015ba:	887a      	ldrh	r2, [r7, #2]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80015c0:	e003      	b.n	80015ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80015c2:	887b      	ldrh	r3, [r7, #2]
 80015c4:	041a      	lsls	r2, r3, #16
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	611a      	str	r2, [r3, #16]
}
 80015ca:	bf00      	nop
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bc80      	pop	{r7}
 80015d2:	4770      	bx	lr

080015d4 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80015d8:	4b03      	ldr	r3, [pc, #12]	@ (80015e8 <HAL_PWR_EnableBkUpAccess+0x14>)
 80015da:	2201      	movs	r2, #1
 80015dc:	601a      	str	r2, [r3, #0]
}
 80015de:	bf00      	nop
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bc80      	pop	{r7}
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	420e0020 	.word	0x420e0020

080015ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d101      	bne.n	80015fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e272      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	2b00      	cmp	r3, #0
 8001608:	f000 8087 	beq.w	800171a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800160c:	4b92      	ldr	r3, [pc, #584]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f003 030c 	and.w	r3, r3, #12
 8001614:	2b04      	cmp	r3, #4
 8001616:	d00c      	beq.n	8001632 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001618:	4b8f      	ldr	r3, [pc, #572]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f003 030c 	and.w	r3, r3, #12
 8001620:	2b08      	cmp	r3, #8
 8001622:	d112      	bne.n	800164a <HAL_RCC_OscConfig+0x5e>
 8001624:	4b8c      	ldr	r3, [pc, #560]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800162c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001630:	d10b      	bne.n	800164a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001632:	4b89      	ldr	r3, [pc, #548]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800163a:	2b00      	cmp	r3, #0
 800163c:	d06c      	beq.n	8001718 <HAL_RCC_OscConfig+0x12c>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d168      	bne.n	8001718 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e24c      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001652:	d106      	bne.n	8001662 <HAL_RCC_OscConfig+0x76>
 8001654:	4b80      	ldr	r3, [pc, #512]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a7f      	ldr	r2, [pc, #508]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 800165a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800165e:	6013      	str	r3, [r2, #0]
 8001660:	e02e      	b.n	80016c0 <HAL_RCC_OscConfig+0xd4>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d10c      	bne.n	8001684 <HAL_RCC_OscConfig+0x98>
 800166a:	4b7b      	ldr	r3, [pc, #492]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a7a      	ldr	r2, [pc, #488]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001670:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001674:	6013      	str	r3, [r2, #0]
 8001676:	4b78      	ldr	r3, [pc, #480]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a77      	ldr	r2, [pc, #476]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 800167c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	e01d      	b.n	80016c0 <HAL_RCC_OscConfig+0xd4>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800168c:	d10c      	bne.n	80016a8 <HAL_RCC_OscConfig+0xbc>
 800168e:	4b72      	ldr	r3, [pc, #456]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a71      	ldr	r2, [pc, #452]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001694:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001698:	6013      	str	r3, [r2, #0]
 800169a:	4b6f      	ldr	r3, [pc, #444]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a6e      	ldr	r2, [pc, #440]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80016a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016a4:	6013      	str	r3, [r2, #0]
 80016a6:	e00b      	b.n	80016c0 <HAL_RCC_OscConfig+0xd4>
 80016a8:	4b6b      	ldr	r3, [pc, #428]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a6a      	ldr	r2, [pc, #424]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80016ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016b2:	6013      	str	r3, [r2, #0]
 80016b4:	4b68      	ldr	r3, [pc, #416]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a67      	ldr	r2, [pc, #412]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80016ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d013      	beq.n	80016f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c8:	f7ff facc 	bl	8000c64 <HAL_GetTick>
 80016cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ce:	e008      	b.n	80016e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016d0:	f7ff fac8 	bl	8000c64 <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	2b64      	cmp	r3, #100	@ 0x64
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e200      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e2:	4b5d      	ldr	r3, [pc, #372]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d0f0      	beq.n	80016d0 <HAL_RCC_OscConfig+0xe4>
 80016ee:	e014      	b.n	800171a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f0:	f7ff fab8 	bl	8000c64 <HAL_GetTick>
 80016f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016f6:	e008      	b.n	800170a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016f8:	f7ff fab4 	bl	8000c64 <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	2b64      	cmp	r3, #100	@ 0x64
 8001704:	d901      	bls.n	800170a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001706:	2303      	movs	r3, #3
 8001708:	e1ec      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800170a:	4b53      	ldr	r3, [pc, #332]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1f0      	bne.n	80016f8 <HAL_RCC_OscConfig+0x10c>
 8001716:	e000      	b.n	800171a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001718:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	2b00      	cmp	r3, #0
 8001724:	d063      	beq.n	80017ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001726:	4b4c      	ldr	r3, [pc, #304]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f003 030c 	and.w	r3, r3, #12
 800172e:	2b00      	cmp	r3, #0
 8001730:	d00b      	beq.n	800174a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001732:	4b49      	ldr	r3, [pc, #292]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	f003 030c 	and.w	r3, r3, #12
 800173a:	2b08      	cmp	r3, #8
 800173c:	d11c      	bne.n	8001778 <HAL_RCC_OscConfig+0x18c>
 800173e:	4b46      	ldr	r3, [pc, #280]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d116      	bne.n	8001778 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800174a:	4b43      	ldr	r3, [pc, #268]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 0302 	and.w	r3, r3, #2
 8001752:	2b00      	cmp	r3, #0
 8001754:	d005      	beq.n	8001762 <HAL_RCC_OscConfig+0x176>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	691b      	ldr	r3, [r3, #16]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d001      	beq.n	8001762 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e1c0      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001762:	4b3d      	ldr	r3, [pc, #244]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	695b      	ldr	r3, [r3, #20]
 800176e:	00db      	lsls	r3, r3, #3
 8001770:	4939      	ldr	r1, [pc, #228]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001772:	4313      	orrs	r3, r2
 8001774:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001776:	e03a      	b.n	80017ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	691b      	ldr	r3, [r3, #16]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d020      	beq.n	80017c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001780:	4b36      	ldr	r3, [pc, #216]	@ (800185c <HAL_RCC_OscConfig+0x270>)
 8001782:	2201      	movs	r2, #1
 8001784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001786:	f7ff fa6d 	bl	8000c64 <HAL_GetTick>
 800178a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800178c:	e008      	b.n	80017a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800178e:	f7ff fa69 	bl	8000c64 <HAL_GetTick>
 8001792:	4602      	mov	r2, r0
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	2b02      	cmp	r3, #2
 800179a:	d901      	bls.n	80017a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800179c:	2303      	movs	r3, #3
 800179e:	e1a1      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017a0:	4b2d      	ldr	r3, [pc, #180]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 0302 	and.w	r3, r3, #2
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d0f0      	beq.n	800178e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	695b      	ldr	r3, [r3, #20]
 80017b8:	00db      	lsls	r3, r3, #3
 80017ba:	4927      	ldr	r1, [pc, #156]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80017bc:	4313      	orrs	r3, r2
 80017be:	600b      	str	r3, [r1, #0]
 80017c0:	e015      	b.n	80017ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017c2:	4b26      	ldr	r3, [pc, #152]	@ (800185c <HAL_RCC_OscConfig+0x270>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c8:	f7ff fa4c 	bl	8000c64 <HAL_GetTick>
 80017cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017ce:	e008      	b.n	80017e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017d0:	f7ff fa48 	bl	8000c64 <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	2b02      	cmp	r3, #2
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e180      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d1f0      	bne.n	80017d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 0308 	and.w	r3, r3, #8
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d03a      	beq.n	8001870 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	699b      	ldr	r3, [r3, #24]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d019      	beq.n	8001836 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001802:	4b17      	ldr	r3, [pc, #92]	@ (8001860 <HAL_RCC_OscConfig+0x274>)
 8001804:	2201      	movs	r2, #1
 8001806:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001808:	f7ff fa2c 	bl	8000c64 <HAL_GetTick>
 800180c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800180e:	e008      	b.n	8001822 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001810:	f7ff fa28 	bl	8000c64 <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	2b02      	cmp	r3, #2
 800181c:	d901      	bls.n	8001822 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e160      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001822:	4b0d      	ldr	r3, [pc, #52]	@ (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	2b00      	cmp	r3, #0
 800182c:	d0f0      	beq.n	8001810 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800182e:	2001      	movs	r0, #1
 8001830:	f000 faba 	bl	8001da8 <RCC_Delay>
 8001834:	e01c      	b.n	8001870 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001836:	4b0a      	ldr	r3, [pc, #40]	@ (8001860 <HAL_RCC_OscConfig+0x274>)
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800183c:	f7ff fa12 	bl	8000c64 <HAL_GetTick>
 8001840:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001842:	e00f      	b.n	8001864 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001844:	f7ff fa0e 	bl	8000c64 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b02      	cmp	r3, #2
 8001850:	d908      	bls.n	8001864 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e146      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
 8001856:	bf00      	nop
 8001858:	40021000 	.word	0x40021000
 800185c:	42420000 	.word	0x42420000
 8001860:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001864:	4b92      	ldr	r3, [pc, #584]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001868:	f003 0302 	and.w	r3, r3, #2
 800186c:	2b00      	cmp	r3, #0
 800186e:	d1e9      	bne.n	8001844 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f003 0304 	and.w	r3, r3, #4
 8001878:	2b00      	cmp	r3, #0
 800187a:	f000 80a6 	beq.w	80019ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800187e:	2300      	movs	r3, #0
 8001880:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001882:	4b8b      	ldr	r3, [pc, #556]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001884:	69db      	ldr	r3, [r3, #28]
 8001886:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d10d      	bne.n	80018aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800188e:	4b88      	ldr	r3, [pc, #544]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001890:	69db      	ldr	r3, [r3, #28]
 8001892:	4a87      	ldr	r2, [pc, #540]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001894:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001898:	61d3      	str	r3, [r2, #28]
 800189a:	4b85      	ldr	r3, [pc, #532]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 800189c:	69db      	ldr	r3, [r3, #28]
 800189e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018a2:	60bb      	str	r3, [r7, #8]
 80018a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018a6:	2301      	movs	r3, #1
 80018a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018aa:	4b82      	ldr	r3, [pc, #520]	@ (8001ab4 <HAL_RCC_OscConfig+0x4c8>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d118      	bne.n	80018e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018b6:	4b7f      	ldr	r3, [pc, #508]	@ (8001ab4 <HAL_RCC_OscConfig+0x4c8>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a7e      	ldr	r2, [pc, #504]	@ (8001ab4 <HAL_RCC_OscConfig+0x4c8>)
 80018bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018c2:	f7ff f9cf 	bl	8000c64 <HAL_GetTick>
 80018c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018c8:	e008      	b.n	80018dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018ca:	f7ff f9cb 	bl	8000c64 <HAL_GetTick>
 80018ce:	4602      	mov	r2, r0
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	2b64      	cmp	r3, #100	@ 0x64
 80018d6:	d901      	bls.n	80018dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80018d8:	2303      	movs	r3, #3
 80018da:	e103      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018dc:	4b75      	ldr	r3, [pc, #468]	@ (8001ab4 <HAL_RCC_OscConfig+0x4c8>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d0f0      	beq.n	80018ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d106      	bne.n	80018fe <HAL_RCC_OscConfig+0x312>
 80018f0:	4b6f      	ldr	r3, [pc, #444]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 80018f2:	6a1b      	ldr	r3, [r3, #32]
 80018f4:	4a6e      	ldr	r2, [pc, #440]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 80018f6:	f043 0301 	orr.w	r3, r3, #1
 80018fa:	6213      	str	r3, [r2, #32]
 80018fc:	e02d      	b.n	800195a <HAL_RCC_OscConfig+0x36e>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	68db      	ldr	r3, [r3, #12]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d10c      	bne.n	8001920 <HAL_RCC_OscConfig+0x334>
 8001906:	4b6a      	ldr	r3, [pc, #424]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001908:	6a1b      	ldr	r3, [r3, #32]
 800190a:	4a69      	ldr	r2, [pc, #420]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 800190c:	f023 0301 	bic.w	r3, r3, #1
 8001910:	6213      	str	r3, [r2, #32]
 8001912:	4b67      	ldr	r3, [pc, #412]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001914:	6a1b      	ldr	r3, [r3, #32]
 8001916:	4a66      	ldr	r2, [pc, #408]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001918:	f023 0304 	bic.w	r3, r3, #4
 800191c:	6213      	str	r3, [r2, #32]
 800191e:	e01c      	b.n	800195a <HAL_RCC_OscConfig+0x36e>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	2b05      	cmp	r3, #5
 8001926:	d10c      	bne.n	8001942 <HAL_RCC_OscConfig+0x356>
 8001928:	4b61      	ldr	r3, [pc, #388]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 800192a:	6a1b      	ldr	r3, [r3, #32]
 800192c:	4a60      	ldr	r2, [pc, #384]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 800192e:	f043 0304 	orr.w	r3, r3, #4
 8001932:	6213      	str	r3, [r2, #32]
 8001934:	4b5e      	ldr	r3, [pc, #376]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001936:	6a1b      	ldr	r3, [r3, #32]
 8001938:	4a5d      	ldr	r2, [pc, #372]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 800193a:	f043 0301 	orr.w	r3, r3, #1
 800193e:	6213      	str	r3, [r2, #32]
 8001940:	e00b      	b.n	800195a <HAL_RCC_OscConfig+0x36e>
 8001942:	4b5b      	ldr	r3, [pc, #364]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001944:	6a1b      	ldr	r3, [r3, #32]
 8001946:	4a5a      	ldr	r2, [pc, #360]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001948:	f023 0301 	bic.w	r3, r3, #1
 800194c:	6213      	str	r3, [r2, #32]
 800194e:	4b58      	ldr	r3, [pc, #352]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001950:	6a1b      	ldr	r3, [r3, #32]
 8001952:	4a57      	ldr	r2, [pc, #348]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001954:	f023 0304 	bic.w	r3, r3, #4
 8001958:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	68db      	ldr	r3, [r3, #12]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d015      	beq.n	800198e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001962:	f7ff f97f 	bl	8000c64 <HAL_GetTick>
 8001966:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001968:	e00a      	b.n	8001980 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800196a:	f7ff f97b 	bl	8000c64 <HAL_GetTick>
 800196e:	4602      	mov	r2, r0
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001978:	4293      	cmp	r3, r2
 800197a:	d901      	bls.n	8001980 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800197c:	2303      	movs	r3, #3
 800197e:	e0b1      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001980:	4b4b      	ldr	r3, [pc, #300]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001982:	6a1b      	ldr	r3, [r3, #32]
 8001984:	f003 0302 	and.w	r3, r3, #2
 8001988:	2b00      	cmp	r3, #0
 800198a:	d0ee      	beq.n	800196a <HAL_RCC_OscConfig+0x37e>
 800198c:	e014      	b.n	80019b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800198e:	f7ff f969 	bl	8000c64 <HAL_GetTick>
 8001992:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001994:	e00a      	b.n	80019ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001996:	f7ff f965 	bl	8000c64 <HAL_GetTick>
 800199a:	4602      	mov	r2, r0
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e09b      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019ac:	4b40      	ldr	r3, [pc, #256]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 80019ae:	6a1b      	ldr	r3, [r3, #32]
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1ee      	bne.n	8001996 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80019b8:	7dfb      	ldrb	r3, [r7, #23]
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d105      	bne.n	80019ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019be:	4b3c      	ldr	r3, [pc, #240]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 80019c0:	69db      	ldr	r3, [r3, #28]
 80019c2:	4a3b      	ldr	r2, [pc, #236]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 80019c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80019c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	69db      	ldr	r3, [r3, #28]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	f000 8087 	beq.w	8001ae2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019d4:	4b36      	ldr	r3, [pc, #216]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f003 030c 	and.w	r3, r3, #12
 80019dc:	2b08      	cmp	r3, #8
 80019de:	d061      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	69db      	ldr	r3, [r3, #28]
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d146      	bne.n	8001a76 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019e8:	4b33      	ldr	r3, [pc, #204]	@ (8001ab8 <HAL_RCC_OscConfig+0x4cc>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ee:	f7ff f939 	bl	8000c64 <HAL_GetTick>
 80019f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019f4:	e008      	b.n	8001a08 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019f6:	f7ff f935 	bl	8000c64 <HAL_GetTick>
 80019fa:	4602      	mov	r2, r0
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	d901      	bls.n	8001a08 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001a04:	2303      	movs	r3, #3
 8001a06:	e06d      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a08:	4b29      	ldr	r3, [pc, #164]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d1f0      	bne.n	80019f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6a1b      	ldr	r3, [r3, #32]
 8001a18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a1c:	d108      	bne.n	8001a30 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a1e:	4b24      	ldr	r3, [pc, #144]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	4921      	ldr	r1, [pc, #132]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a30:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6a19      	ldr	r1, [r3, #32]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a40:	430b      	orrs	r3, r1
 8001a42:	491b      	ldr	r1, [pc, #108]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001a44:	4313      	orrs	r3, r2
 8001a46:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a48:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab8 <HAL_RCC_OscConfig+0x4cc>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4e:	f7ff f909 	bl	8000c64 <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a54:	e008      	b.n	8001a68 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a56:	f7ff f905 	bl	8000c64 <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e03d      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a68:	4b11      	ldr	r3, [pc, #68]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d0f0      	beq.n	8001a56 <HAL_RCC_OscConfig+0x46a>
 8001a74:	e035      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a76:	4b10      	ldr	r3, [pc, #64]	@ (8001ab8 <HAL_RCC_OscConfig+0x4cc>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a7c:	f7ff f8f2 	bl	8000c64 <HAL_GetTick>
 8001a80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a82:	e008      	b.n	8001a96 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a84:	f7ff f8ee 	bl	8000c64 <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e026      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a96:	4b06      	ldr	r3, [pc, #24]	@ (8001ab0 <HAL_RCC_OscConfig+0x4c4>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d1f0      	bne.n	8001a84 <HAL_RCC_OscConfig+0x498>
 8001aa2:	e01e      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	69db      	ldr	r3, [r3, #28]
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d107      	bne.n	8001abc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e019      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	40007000 	.word	0x40007000
 8001ab8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001abc:	4b0b      	ldr	r3, [pc, #44]	@ (8001aec <HAL_RCC_OscConfig+0x500>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6a1b      	ldr	r3, [r3, #32]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d106      	bne.n	8001ade <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d001      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e000      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001ae2:	2300      	movs	r3, #0
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3718      	adds	r7, #24
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40021000 	.word	0x40021000

08001af0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d101      	bne.n	8001b04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	e0d0      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b04:	4b6a      	ldr	r3, [pc, #424]	@ (8001cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 0307 	and.w	r3, r3, #7
 8001b0c:	683a      	ldr	r2, [r7, #0]
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d910      	bls.n	8001b34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b12:	4b67      	ldr	r3, [pc, #412]	@ (8001cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f023 0207 	bic.w	r2, r3, #7
 8001b1a:	4965      	ldr	r1, [pc, #404]	@ (8001cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b22:	4b63      	ldr	r3, [pc, #396]	@ (8001cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 0307 	and.w	r3, r3, #7
 8001b2a:	683a      	ldr	r2, [r7, #0]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d001      	beq.n	8001b34 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	e0b8      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 0302 	and.w	r3, r3, #2
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d020      	beq.n	8001b82 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0304 	and.w	r3, r3, #4
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d005      	beq.n	8001b58 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b4c:	4b59      	ldr	r3, [pc, #356]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	4a58      	ldr	r2, [pc, #352]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b52:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001b56:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0308 	and.w	r3, r3, #8
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d005      	beq.n	8001b70 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b64:	4b53      	ldr	r3, [pc, #332]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	4a52      	ldr	r2, [pc, #328]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b6a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001b6e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b70:	4b50      	ldr	r3, [pc, #320]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	494d      	ldr	r1, [pc, #308]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0301 	and.w	r3, r3, #1
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d040      	beq.n	8001c10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d107      	bne.n	8001ba6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b96:	4b47      	ldr	r3, [pc, #284]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d115      	bne.n	8001bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e07f      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d107      	bne.n	8001bbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bae:	4b41      	ldr	r3, [pc, #260]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d109      	bne.n	8001bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e073      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bbe:	4b3d      	ldr	r3, [pc, #244]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 0302 	and.w	r3, r3, #2
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d101      	bne.n	8001bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e06b      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bce:	4b39      	ldr	r3, [pc, #228]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	f023 0203 	bic.w	r2, r3, #3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	4936      	ldr	r1, [pc, #216]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001be0:	f7ff f840 	bl	8000c64 <HAL_GetTick>
 8001be4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001be6:	e00a      	b.n	8001bfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001be8:	f7ff f83c 	bl	8000c64 <HAL_GetTick>
 8001bec:	4602      	mov	r2, r0
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e053      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bfe:	4b2d      	ldr	r3, [pc, #180]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f003 020c 	and.w	r2, r3, #12
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d1eb      	bne.n	8001be8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c10:	4b27      	ldr	r3, [pc, #156]	@ (8001cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f003 0307 	and.w	r3, r3, #7
 8001c18:	683a      	ldr	r2, [r7, #0]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d210      	bcs.n	8001c40 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c1e:	4b24      	ldr	r3, [pc, #144]	@ (8001cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f023 0207 	bic.w	r2, r3, #7
 8001c26:	4922      	ldr	r1, [pc, #136]	@ (8001cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c2e:	4b20      	ldr	r3, [pc, #128]	@ (8001cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 0307 	and.w	r3, r3, #7
 8001c36:	683a      	ldr	r2, [r7, #0]
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d001      	beq.n	8001c40 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e032      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0304 	and.w	r3, r3, #4
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d008      	beq.n	8001c5e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c4c:	4b19      	ldr	r3, [pc, #100]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	4916      	ldr	r1, [pc, #88]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0308 	and.w	r3, r3, #8
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d009      	beq.n	8001c7e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c6a:	4b12      	ldr	r3, [pc, #72]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	691b      	ldr	r3, [r3, #16]
 8001c76:	00db      	lsls	r3, r3, #3
 8001c78:	490e      	ldr	r1, [pc, #56]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c7e:	f000 f821 	bl	8001cc4 <HAL_RCC_GetSysClockFreq>
 8001c82:	4602      	mov	r2, r0
 8001c84:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	091b      	lsrs	r3, r3, #4
 8001c8a:	f003 030f 	and.w	r3, r3, #15
 8001c8e:	490a      	ldr	r1, [pc, #40]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1c8>)
 8001c90:	5ccb      	ldrb	r3, [r1, r3]
 8001c92:	fa22 f303 	lsr.w	r3, r2, r3
 8001c96:	4a09      	ldr	r2, [pc, #36]	@ (8001cbc <HAL_RCC_ClockConfig+0x1cc>)
 8001c98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001c9a:	4b09      	ldr	r3, [pc, #36]	@ (8001cc0 <HAL_RCC_ClockConfig+0x1d0>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f7fe ff9e 	bl	8000be0 <HAL_InitTick>

  return HAL_OK;
 8001ca4:	2300      	movs	r3, #0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3710      	adds	r7, #16
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40022000 	.word	0x40022000
 8001cb4:	40021000 	.word	0x40021000
 8001cb8:	080035b4 	.word	0x080035b4
 8001cbc:	20000008 	.word	0x20000008
 8001cc0:	2000000c 	.word	0x2000000c

08001cc4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b087      	sub	sp, #28
 8001cc8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	60fb      	str	r3, [r7, #12]
 8001cce:	2300      	movs	r3, #0
 8001cd0:	60bb      	str	r3, [r7, #8]
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	617b      	str	r3, [r7, #20]
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001cde:	4b1e      	ldr	r3, [pc, #120]	@ (8001d58 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	f003 030c 	and.w	r3, r3, #12
 8001cea:	2b04      	cmp	r3, #4
 8001cec:	d002      	beq.n	8001cf4 <HAL_RCC_GetSysClockFreq+0x30>
 8001cee:	2b08      	cmp	r3, #8
 8001cf0:	d003      	beq.n	8001cfa <HAL_RCC_GetSysClockFreq+0x36>
 8001cf2:	e027      	b.n	8001d44 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001cf4:	4b19      	ldr	r3, [pc, #100]	@ (8001d5c <HAL_RCC_GetSysClockFreq+0x98>)
 8001cf6:	613b      	str	r3, [r7, #16]
      break;
 8001cf8:	e027      	b.n	8001d4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	0c9b      	lsrs	r3, r3, #18
 8001cfe:	f003 030f 	and.w	r3, r3, #15
 8001d02:	4a17      	ldr	r2, [pc, #92]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001d04:	5cd3      	ldrb	r3, [r2, r3]
 8001d06:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d010      	beq.n	8001d34 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001d12:	4b11      	ldr	r3, [pc, #68]	@ (8001d58 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	0c5b      	lsrs	r3, r3, #17
 8001d18:	f003 0301 	and.w	r3, r3, #1
 8001d1c:	4a11      	ldr	r2, [pc, #68]	@ (8001d64 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d1e:	5cd3      	ldrb	r3, [r2, r3]
 8001d20:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4a0d      	ldr	r2, [pc, #52]	@ (8001d5c <HAL_RCC_GetSysClockFreq+0x98>)
 8001d26:	fb03 f202 	mul.w	r2, r3, r2
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d30:	617b      	str	r3, [r7, #20]
 8001d32:	e004      	b.n	8001d3e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4a0c      	ldr	r2, [pc, #48]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d38:	fb02 f303 	mul.w	r3, r2, r3
 8001d3c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	613b      	str	r3, [r7, #16]
      break;
 8001d42:	e002      	b.n	8001d4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d44:	4b05      	ldr	r3, [pc, #20]	@ (8001d5c <HAL_RCC_GetSysClockFreq+0x98>)
 8001d46:	613b      	str	r3, [r7, #16]
      break;
 8001d48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d4a:	693b      	ldr	r3, [r7, #16]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	371c      	adds	r7, #28
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bc80      	pop	{r7}
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	007a1200 	.word	0x007a1200
 8001d60:	080035cc 	.word	0x080035cc
 8001d64:	080035dc 	.word	0x080035dc
 8001d68:	003d0900 	.word	0x003d0900

08001d6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d70:	4b02      	ldr	r3, [pc, #8]	@ (8001d7c <HAL_RCC_GetHCLKFreq+0x10>)
 8001d72:	681b      	ldr	r3, [r3, #0]
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bc80      	pop	{r7}
 8001d7a:	4770      	bx	lr
 8001d7c:	20000008 	.word	0x20000008

08001d80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d84:	f7ff fff2 	bl	8001d6c <HAL_RCC_GetHCLKFreq>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	4b05      	ldr	r3, [pc, #20]	@ (8001da0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	0adb      	lsrs	r3, r3, #11
 8001d90:	f003 0307 	and.w	r3, r3, #7
 8001d94:	4903      	ldr	r1, [pc, #12]	@ (8001da4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d96:	5ccb      	ldrb	r3, [r1, r3]
 8001d98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40021000 	.word	0x40021000
 8001da4:	080035c4 	.word	0x080035c4

08001da8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b085      	sub	sp, #20
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001db0:	4b0a      	ldr	r3, [pc, #40]	@ (8001ddc <RCC_Delay+0x34>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a0a      	ldr	r2, [pc, #40]	@ (8001de0 <RCC_Delay+0x38>)
 8001db6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dba:	0a5b      	lsrs	r3, r3, #9
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	fb02 f303 	mul.w	r3, r2, r3
 8001dc2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001dc4:	bf00      	nop
  }
  while (Delay --);
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	1e5a      	subs	r2, r3, #1
 8001dca:	60fa      	str	r2, [r7, #12]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d1f9      	bne.n	8001dc4 <RCC_Delay+0x1c>
}
 8001dd0:	bf00      	nop
 8001dd2:	bf00      	nop
 8001dd4:	3714      	adds	r7, #20
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bc80      	pop	{r7}
 8001dda:	4770      	bx	lr
 8001ddc:	20000008 	.word	0x20000008
 8001de0:	10624dd3 	.word	0x10624dd3

08001de4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001dec:	2300      	movs	r3, #0
 8001dee:	613b      	str	r3, [r7, #16]
 8001df0:	2300      	movs	r3, #0
 8001df2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 0301 	and.w	r3, r3, #1
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d07d      	beq.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001e00:	2300      	movs	r3, #0
 8001e02:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e04:	4b4f      	ldr	r3, [pc, #316]	@ (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e06:	69db      	ldr	r3, [r3, #28]
 8001e08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d10d      	bne.n	8001e2c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e10:	4b4c      	ldr	r3, [pc, #304]	@ (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e12:	69db      	ldr	r3, [r3, #28]
 8001e14:	4a4b      	ldr	r2, [pc, #300]	@ (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e1a:	61d3      	str	r3, [r2, #28]
 8001e1c:	4b49      	ldr	r3, [pc, #292]	@ (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e1e:	69db      	ldr	r3, [r3, #28]
 8001e20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e24:	60bb      	str	r3, [r7, #8]
 8001e26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e2c:	4b46      	ldr	r3, [pc, #280]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d118      	bne.n	8001e6a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e38:	4b43      	ldr	r3, [pc, #268]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a42      	ldr	r2, [pc, #264]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e42:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e44:	f7fe ff0e 	bl	8000c64 <HAL_GetTick>
 8001e48:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e4a:	e008      	b.n	8001e5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e4c:	f7fe ff0a 	bl	8000c64 <HAL_GetTick>
 8001e50:	4602      	mov	r2, r0
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	2b64      	cmp	r3, #100	@ 0x64
 8001e58:	d901      	bls.n	8001e5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e06d      	b.n	8001f3a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e5e:	4b3a      	ldr	r3, [pc, #232]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d0f0      	beq.n	8001e4c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001e6a:	4b36      	ldr	r3, [pc, #216]	@ (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e6c:	6a1b      	ldr	r3, [r3, #32]
 8001e6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e72:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d02e      	beq.n	8001ed8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e82:	68fa      	ldr	r2, [r7, #12]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d027      	beq.n	8001ed8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001e88:	4b2e      	ldr	r3, [pc, #184]	@ (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e8a:	6a1b      	ldr	r3, [r3, #32]
 8001e8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e90:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e92:	4b2e      	ldr	r3, [pc, #184]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001e94:	2201      	movs	r2, #1
 8001e96:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001e98:	4b2c      	ldr	r3, [pc, #176]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001e9e:	4a29      	ldr	r2, [pc, #164]	@ (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f003 0301 	and.w	r3, r3, #1
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d014      	beq.n	8001ed8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eae:	f7fe fed9 	bl	8000c64 <HAL_GetTick>
 8001eb2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eb4:	e00a      	b.n	8001ecc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eb6:	f7fe fed5 	bl	8000c64 <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d901      	bls.n	8001ecc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e036      	b.n	8001f3a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ecc:	4b1d      	ldr	r3, [pc, #116]	@ (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ece:	6a1b      	ldr	r3, [r3, #32]
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d0ee      	beq.n	8001eb6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ed8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001eda:	6a1b      	ldr	r3, [r3, #32]
 8001edc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	4917      	ldr	r1, [pc, #92]	@ (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001eea:	7dfb      	ldrb	r3, [r7, #23]
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d105      	bne.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ef0:	4b14      	ldr	r3, [pc, #80]	@ (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ef2:	69db      	ldr	r3, [r3, #28]
 8001ef4:	4a13      	ldr	r2, [pc, #76]	@ (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ef6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001efa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0302 	and.w	r3, r3, #2
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d008      	beq.n	8001f1a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001f08:	4b0e      	ldr	r3, [pc, #56]	@ (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	490b      	ldr	r1, [pc, #44]	@ (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f16:	4313      	orrs	r3, r2
 8001f18:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0310 	and.w	r3, r3, #16
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d008      	beq.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001f26:	4b07      	ldr	r3, [pc, #28]	@ (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	68db      	ldr	r3, [r3, #12]
 8001f32:	4904      	ldr	r1, [pc, #16]	@ (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f34:	4313      	orrs	r3, r2
 8001f36:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3718      	adds	r7, #24
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40021000 	.word	0x40021000
 8001f48:	40007000 	.word	0x40007000
 8001f4c:	42420440 	.word	0x42420440

08001f50 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b088      	sub	sp, #32
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	617b      	str	r3, [r7, #20]
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	61fb      	str	r3, [r7, #28]
 8001f60:	2300      	movs	r3, #0
 8001f62:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8001f64:	2300      	movs	r3, #0
 8001f66:	60fb      	str	r3, [r7, #12]
 8001f68:	2300      	movs	r3, #0
 8001f6a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2b10      	cmp	r3, #16
 8001f70:	d00a      	beq.n	8001f88 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2b10      	cmp	r3, #16
 8001f76:	f200 808a 	bhi.w	800208e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d045      	beq.n	800200c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d075      	beq.n	8002072 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8001f86:	e082      	b.n	800208e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8001f88:	4b46      	ldr	r3, [pc, #280]	@ (80020a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8001f8e:	4b45      	ldr	r3, [pc, #276]	@ (80020a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d07b      	beq.n	8002092 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	0c9b      	lsrs	r3, r3, #18
 8001f9e:	f003 030f 	and.w	r3, r3, #15
 8001fa2:	4a41      	ldr	r2, [pc, #260]	@ (80020a8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8001fa4:	5cd3      	ldrb	r3, [r2, r3]
 8001fa6:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d015      	beq.n	8001fde <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001fb2:	4b3c      	ldr	r3, [pc, #240]	@ (80020a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	0c5b      	lsrs	r3, r3, #17
 8001fb8:	f003 0301 	and.w	r3, r3, #1
 8001fbc:	4a3b      	ldr	r2, [pc, #236]	@ (80020ac <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8001fbe:	5cd3      	ldrb	r3, [r2, r3]
 8001fc0:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d00d      	beq.n	8001fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001fcc:	4a38      	ldr	r2, [pc, #224]	@ (80020b0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	fbb2 f2f3 	udiv	r2, r2, r3
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	fb02 f303 	mul.w	r3, r2, r3
 8001fda:	61fb      	str	r3, [r7, #28]
 8001fdc:	e004      	b.n	8001fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	4a34      	ldr	r2, [pc, #208]	@ (80020b4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8001fe2:	fb02 f303 	mul.w	r3, r2, r3
 8001fe6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001fe8:	4b2e      	ldr	r3, [pc, #184]	@ (80020a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ff0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ff4:	d102      	bne.n	8001ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	61bb      	str	r3, [r7, #24]
      break;
 8001ffa:	e04a      	b.n	8002092 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	4a2d      	ldr	r2, [pc, #180]	@ (80020b8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002002:	fba2 2303 	umull	r2, r3, r2, r3
 8002006:	085b      	lsrs	r3, r3, #1
 8002008:	61bb      	str	r3, [r7, #24]
      break;
 800200a:	e042      	b.n	8002092 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800200c:	4b25      	ldr	r3, [pc, #148]	@ (80020a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800200e:	6a1b      	ldr	r3, [r3, #32]
 8002010:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002018:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800201c:	d108      	bne.n	8002030 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	f003 0302 	and.w	r3, r3, #2
 8002024:	2b00      	cmp	r3, #0
 8002026:	d003      	beq.n	8002030 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002028:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800202c:	61bb      	str	r3, [r7, #24]
 800202e:	e01f      	b.n	8002070 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002036:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800203a:	d109      	bne.n	8002050 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800203c:	4b19      	ldr	r3, [pc, #100]	@ (80020a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800203e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002040:	f003 0302 	and.w	r3, r3, #2
 8002044:	2b00      	cmp	r3, #0
 8002046:	d003      	beq.n	8002050 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002048:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800204c:	61bb      	str	r3, [r7, #24]
 800204e:	e00f      	b.n	8002070 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002056:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800205a:	d11c      	bne.n	8002096 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800205c:	4b11      	ldr	r3, [pc, #68]	@ (80020a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d016      	beq.n	8002096 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002068:	f24f 4324 	movw	r3, #62500	@ 0xf424
 800206c:	61bb      	str	r3, [r7, #24]
      break;
 800206e:	e012      	b.n	8002096 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002070:	e011      	b.n	8002096 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002072:	f7ff fe85 	bl	8001d80 <HAL_RCC_GetPCLK2Freq>
 8002076:	4602      	mov	r2, r0
 8002078:	4b0a      	ldr	r3, [pc, #40]	@ (80020a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	0b9b      	lsrs	r3, r3, #14
 800207e:	f003 0303 	and.w	r3, r3, #3
 8002082:	3301      	adds	r3, #1
 8002084:	005b      	lsls	r3, r3, #1
 8002086:	fbb2 f3f3 	udiv	r3, r2, r3
 800208a:	61bb      	str	r3, [r7, #24]
      break;
 800208c:	e004      	b.n	8002098 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800208e:	bf00      	nop
 8002090:	e002      	b.n	8002098 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002092:	bf00      	nop
 8002094:	e000      	b.n	8002098 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002096:	bf00      	nop
    }
  }
  return (frequency);
 8002098:	69bb      	ldr	r3, [r7, #24]
}
 800209a:	4618      	mov	r0, r3
 800209c:	3720      	adds	r7, #32
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	40021000 	.word	0x40021000
 80020a8:	080035e0 	.word	0x080035e0
 80020ac:	080035f0 	.word	0x080035f0
 80020b0:	007a1200 	.word	0x007a1200
 80020b4:	003d0900 	.word	0x003d0900
 80020b8:	aaaaaaab 	.word	0xaaaaaaab

080020bc <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b084      	sub	sp, #16
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80020c4:	2300      	movs	r3, #0
 80020c6:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d101      	bne.n	80020d2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e07a      	b.n	80021c8 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	7c5b      	ldrb	r3, [r3, #17]
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d105      	bne.n	80020e8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2200      	movs	r2, #0
 80020e0:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f7fe fcb4 	bl	8000a50 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2202      	movs	r2, #2
 80020ec:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f000 faea 	bl	80026c8 <HAL_RTC_WaitForSynchro>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d004      	beq.n	8002104 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2204      	movs	r2, #4
 80020fe:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e061      	b.n	80021c8 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f000 fba3 	bl	8002850 <RTC_EnterInitMode>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d004      	beq.n	800211a <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2204      	movs	r2, #4
 8002114:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e056      	b.n	80021c8 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	685a      	ldr	r2, [r3, #4]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f022 0207 	bic.w	r2, r2, #7
 8002128:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d005      	beq.n	800213e <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8002132:	4b27      	ldr	r3, [pc, #156]	@ (80021d0 <HAL_RTC_Init+0x114>)
 8002134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002136:	4a26      	ldr	r2, [pc, #152]	@ (80021d0 <HAL_RTC_Init+0x114>)
 8002138:	f023 0301 	bic.w	r3, r3, #1
 800213c:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800213e:	4b24      	ldr	r3, [pc, #144]	@ (80021d0 <HAL_RTC_Init+0x114>)
 8002140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002142:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	4921      	ldr	r1, [pc, #132]	@ (80021d0 <HAL_RTC_Init+0x114>)
 800214c:	4313      	orrs	r3, r2
 800214e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002158:	d003      	beq.n	8002162 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	60fb      	str	r3, [r7, #12]
 8002160:	e00e      	b.n	8002180 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8002162:	2001      	movs	r0, #1
 8002164:	f7ff fef4 	bl	8001f50 <HAL_RCCEx_GetPeriphCLKFreq>
 8002168:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d104      	bne.n	800217a <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2204      	movs	r2, #4
 8002174:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e026      	b.n	80021c8 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	3b01      	subs	r3, #1
 800217e:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	0c1a      	lsrs	r2, r3, #16
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f002 020f 	and.w	r2, r2, #15
 800218c:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	68fa      	ldr	r2, [r7, #12]
 8002194:	b292      	uxth	r2, r2
 8002196:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f000 fb81 	bl	80028a0 <RTC_ExitInitMode>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d004      	beq.n	80021ae <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2204      	movs	r2, #4
 80021a8:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e00c      	b.n	80021c8 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2200      	movs	r2, #0
 80021b2:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2201      	movs	r2, #1
 80021b8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2201      	movs	r2, #1
 80021be:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2201      	movs	r2, #1
 80021c4:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 80021c6:	2300      	movs	r3, #0
  }
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3710      	adds	r7, #16
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	40006c00 	.word	0x40006c00

080021d4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80021d4:	b590      	push	{r4, r7, lr}
 80021d6:	b087      	sub	sp, #28
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 80021e0:	2300      	movs	r3, #0
 80021e2:	617b      	str	r3, [r7, #20]
 80021e4:	2300      	movs	r3, #0
 80021e6:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d002      	beq.n	80021f4 <HAL_RTC_SetTime+0x20>
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d101      	bne.n	80021f8 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	e080      	b.n	80022fa <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	7c1b      	ldrb	r3, [r3, #16]
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d101      	bne.n	8002204 <HAL_RTC_SetTime+0x30>
 8002200:	2302      	movs	r3, #2
 8002202:	e07a      	b.n	80022fa <HAL_RTC_SetTime+0x126>
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	2201      	movs	r2, #1
 8002208:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2202      	movs	r2, #2
 800220e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d113      	bne.n	800223e <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	461a      	mov	r2, r3
 800221c:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8002220:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	785b      	ldrb	r3, [r3, #1]
 8002228:	4619      	mov	r1, r3
 800222a:	460b      	mov	r3, r1
 800222c:	011b      	lsls	r3, r3, #4
 800222e:	1a5b      	subs	r3, r3, r1
 8002230:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8002232:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8002234:	68ba      	ldr	r2, [r7, #8]
 8002236:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8002238:	4413      	add	r3, r2
 800223a:	617b      	str	r3, [r7, #20]
 800223c:	e01e      	b.n	800227c <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	4618      	mov	r0, r3
 8002244:	f000 fb71 	bl	800292a <RTC_Bcd2ToByte>
 8002248:	4603      	mov	r3, r0
 800224a:	461a      	mov	r2, r3
 800224c:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8002250:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	785b      	ldrb	r3, [r3, #1]
 8002258:	4618      	mov	r0, r3
 800225a:	f000 fb66 	bl	800292a <RTC_Bcd2ToByte>
 800225e:	4603      	mov	r3, r0
 8002260:	461a      	mov	r2, r3
 8002262:	4613      	mov	r3, r2
 8002264:	011b      	lsls	r3, r3, #4
 8002266:	1a9b      	subs	r3, r3, r2
 8002268:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800226a:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	789b      	ldrb	r3, [r3, #2]
 8002270:	4618      	mov	r0, r3
 8002272:	f000 fb5a 	bl	800292a <RTC_Bcd2ToByte>
 8002276:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8002278:	4423      	add	r3, r4
 800227a:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800227c:	6979      	ldr	r1, [r7, #20]
 800227e:	68f8      	ldr	r0, [r7, #12]
 8002280:	f000 fa7f 	bl	8002782 <RTC_WriteTimeCounter>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d007      	beq.n	800229a <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2204      	movs	r2, #4
 800228e:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2200      	movs	r2, #0
 8002294:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e02f      	b.n	80022fa <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	685a      	ldr	r2, [r3, #4]
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f022 0205 	bic.w	r2, r2, #5
 80022a8:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80022aa:	68f8      	ldr	r0, [r7, #12]
 80022ac:	f000 fa90 	bl	80027d0 <RTC_ReadAlarmCounter>
 80022b0:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022b8:	d018      	beq.n	80022ec <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 80022ba:	693a      	ldr	r2, [r7, #16]
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d214      	bcs.n	80022ec <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80022c8:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80022cc:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80022ce:	6939      	ldr	r1, [r7, #16]
 80022d0:	68f8      	ldr	r0, [r7, #12]
 80022d2:	f000 fa96 	bl	8002802 <RTC_WriteAlarmCounter>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d007      	beq.n	80022ec <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2204      	movs	r2, #4
 80022e0:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2200      	movs	r2, #0
 80022e6:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e006      	b.n	80022fa <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2201      	movs	r2, #1
 80022f0:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2200      	movs	r2, #0
 80022f6:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 80022f8:	2300      	movs	r3, #0
  }
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	371c      	adds	r7, #28
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd90      	pop	{r4, r7, pc}
	...

08002304 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b088      	sub	sp, #32
 8002308:	af00      	add	r7, sp, #0
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	60b9      	str	r1, [r7, #8]
 800230e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8002310:	2300      	movs	r3, #0
 8002312:	61bb      	str	r3, [r7, #24]
 8002314:	2300      	movs	r3, #0
 8002316:	61fb      	str	r3, [r7, #28]
 8002318:	2300      	movs	r3, #0
 800231a:	617b      	str	r3, [r7, #20]
 800231c:	2300      	movs	r3, #0
 800231e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d002      	beq.n	800232c <HAL_RTC_GetTime+0x28>
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d101      	bne.n	8002330 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e0b5      	b.n	800249c <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f003 0304 	and.w	r3, r3, #4
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e0ac      	b.n	800249c <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8002342:	68f8      	ldr	r0, [r7, #12]
 8002344:	f000 f9ed 	bl	8002722 <RTC_ReadTimeCounter>
 8002348:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	4a55      	ldr	r2, [pc, #340]	@ (80024a4 <HAL_RTC_GetTime+0x1a0>)
 800234e:	fba2 2303 	umull	r2, r3, r2, r3
 8002352:	0adb      	lsrs	r3, r3, #11
 8002354:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8002356:	69ba      	ldr	r2, [r7, #24]
 8002358:	4b52      	ldr	r3, [pc, #328]	@ (80024a4 <HAL_RTC_GetTime+0x1a0>)
 800235a:	fba3 1302 	umull	r1, r3, r3, r2
 800235e:	0adb      	lsrs	r3, r3, #11
 8002360:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8002364:	fb01 f303 	mul.w	r3, r1, r3
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	4a4f      	ldr	r2, [pc, #316]	@ (80024a8 <HAL_RTC_GetTime+0x1a4>)
 800236c:	fba2 2303 	umull	r2, r3, r2, r3
 8002370:	095b      	lsrs	r3, r3, #5
 8002372:	b2da      	uxtb	r2, r3
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	4a4a      	ldr	r2, [pc, #296]	@ (80024a4 <HAL_RTC_GetTime+0x1a0>)
 800237c:	fba2 1203 	umull	r1, r2, r2, r3
 8002380:	0ad2      	lsrs	r2, r2, #11
 8002382:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8002386:	fb01 f202 	mul.w	r2, r1, r2
 800238a:	1a9a      	subs	r2, r3, r2
 800238c:	4b46      	ldr	r3, [pc, #280]	@ (80024a8 <HAL_RTC_GetTime+0x1a4>)
 800238e:	fba3 1302 	umull	r1, r3, r3, r2
 8002392:	0959      	lsrs	r1, r3, #5
 8002394:	460b      	mov	r3, r1
 8002396:	011b      	lsls	r3, r3, #4
 8002398:	1a5b      	subs	r3, r3, r1
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	1ad1      	subs	r1, r2, r3
 800239e:	b2ca      	uxtb	r2, r1
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	2b17      	cmp	r3, #23
 80023a8:	d955      	bls.n	8002456 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	4a3f      	ldr	r2, [pc, #252]	@ (80024ac <HAL_RTC_GetTime+0x1a8>)
 80023ae:	fba2 2303 	umull	r2, r3, r2, r3
 80023b2:	091b      	lsrs	r3, r3, #4
 80023b4:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 80023b6:	6939      	ldr	r1, [r7, #16]
 80023b8:	4b3c      	ldr	r3, [pc, #240]	@ (80024ac <HAL_RTC_GetTime+0x1a8>)
 80023ba:	fba3 2301 	umull	r2, r3, r3, r1
 80023be:	091a      	lsrs	r2, r3, #4
 80023c0:	4613      	mov	r3, r2
 80023c2:	005b      	lsls	r3, r3, #1
 80023c4:	4413      	add	r3, r2
 80023c6:	00db      	lsls	r3, r3, #3
 80023c8:	1aca      	subs	r2, r1, r3
 80023ca:	b2d2      	uxtb	r2, r2
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	f000 f9fd 	bl	80027d0 <RTC_ReadAlarmCounter>
 80023d6:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023de:	d008      	beq.n	80023f2 <HAL_RTC_GetTime+0xee>
 80023e0:	69fa      	ldr	r2, [r7, #28]
 80023e2:	69bb      	ldr	r3, [r7, #24]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d904      	bls.n	80023f2 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 80023e8:	69fa      	ldr	r2, [r7, #28]
 80023ea:	69bb      	ldr	r3, [r7, #24]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	61fb      	str	r3, [r7, #28]
 80023f0:	e002      	b.n	80023f8 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 80023f2:	f04f 33ff 	mov.w	r3, #4294967295
 80023f6:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	4a2d      	ldr	r2, [pc, #180]	@ (80024b0 <HAL_RTC_GetTime+0x1ac>)
 80023fc:	fb02 f303 	mul.w	r3, r2, r3
 8002400:	69ba      	ldr	r2, [r7, #24]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8002406:	69b9      	ldr	r1, [r7, #24]
 8002408:	68f8      	ldr	r0, [r7, #12]
 800240a:	f000 f9ba 	bl	8002782 <RTC_WriteTimeCounter>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e041      	b.n	800249c <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800241e:	d00c      	beq.n	800243a <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8002420:	69fa      	ldr	r2, [r7, #28]
 8002422:	69bb      	ldr	r3, [r7, #24]
 8002424:	4413      	add	r3, r2
 8002426:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002428:	69f9      	ldr	r1, [r7, #28]
 800242a:	68f8      	ldr	r0, [r7, #12]
 800242c:	f000 f9e9 	bl	8002802 <RTC_WriteAlarmCounter>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d00a      	beq.n	800244c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e030      	b.n	800249c <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800243a:	69f9      	ldr	r1, [r7, #28]
 800243c:	68f8      	ldr	r0, [r7, #12]
 800243e:	f000 f9e0 	bl	8002802 <RTC_WriteAlarmCounter>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d001      	beq.n	800244c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e027      	b.n	800249c <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 800244c:	6979      	ldr	r1, [r7, #20]
 800244e:	68f8      	ldr	r0, [r7, #12]
 8002450:	f000 fa88 	bl	8002964 <RTC_DateUpdate>
 8002454:	e003      	b.n	800245e <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	b2da      	uxtb	r2, r3
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d01a      	beq.n	800249a <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	4618      	mov	r0, r3
 800246a:	f000 fa41 	bl	80028f0 <RTC_ByteToBcd2>
 800246e:	4603      	mov	r3, r0
 8002470:	461a      	mov	r2, r3
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	785b      	ldrb	r3, [r3, #1]
 800247a:	4618      	mov	r0, r3
 800247c:	f000 fa38 	bl	80028f0 <RTC_ByteToBcd2>
 8002480:	4603      	mov	r3, r0
 8002482:	461a      	mov	r2, r3
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	789b      	ldrb	r3, [r3, #2]
 800248c:	4618      	mov	r0, r3
 800248e:	f000 fa2f 	bl	80028f0 <RTC_ByteToBcd2>
 8002492:	4603      	mov	r3, r0
 8002494:	461a      	mov	r2, r3
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	3720      	adds	r7, #32
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	91a2b3c5 	.word	0x91a2b3c5
 80024a8:	88888889 	.word	0x88888889
 80024ac:	aaaaaaab 	.word	0xaaaaaaab
 80024b0:	00015180 	.word	0x00015180

080024b4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b088      	sub	sp, #32
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 80024c0:	2300      	movs	r3, #0
 80024c2:	61fb      	str	r3, [r7, #28]
 80024c4:	2300      	movs	r3, #0
 80024c6:	61bb      	str	r3, [r7, #24]
 80024c8:	2300      	movs	r3, #0
 80024ca:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d002      	beq.n	80024d8 <HAL_RTC_SetDate+0x24>
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d101      	bne.n	80024dc <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e097      	b.n	800260c <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	7c1b      	ldrb	r3, [r3, #16]
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d101      	bne.n	80024e8 <HAL_RTC_SetDate+0x34>
 80024e4:	2302      	movs	r3, #2
 80024e6:	e091      	b.n	800260c <HAL_RTC_SetDate+0x158>
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	2201      	movs	r2, #1
 80024ec:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2202      	movs	r2, #2
 80024f2:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d10c      	bne.n	8002514 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	78da      	ldrb	r2, [r3, #3]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	785a      	ldrb	r2, [r3, #1]
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	789a      	ldrb	r2, [r3, #2]
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	739a      	strb	r2, [r3, #14]
 8002512:	e01a      	b.n	800254a <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	78db      	ldrb	r3, [r3, #3]
 8002518:	4618      	mov	r0, r3
 800251a:	f000 fa06 	bl	800292a <RTC_Bcd2ToByte>
 800251e:	4603      	mov	r3, r0
 8002520:	461a      	mov	r2, r3
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	785b      	ldrb	r3, [r3, #1]
 800252a:	4618      	mov	r0, r3
 800252c:	f000 f9fd 	bl	800292a <RTC_Bcd2ToByte>
 8002530:	4603      	mov	r3, r0
 8002532:	461a      	mov	r2, r3
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	789b      	ldrb	r3, [r3, #2]
 800253c:	4618      	mov	r0, r3
 800253e:	f000 f9f4 	bl	800292a <RTC_Bcd2ToByte>
 8002542:	4603      	mov	r3, r0
 8002544:	461a      	mov	r2, r3
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	7bdb      	ldrb	r3, [r3, #15]
 800254e:	4618      	mov	r0, r3
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	7b59      	ldrb	r1, [r3, #13]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	7b9b      	ldrb	r3, [r3, #14]
 8002558:	461a      	mov	r2, r3
 800255a:	f000 fadf 	bl	8002b1c <RTC_WeekDayNum>
 800255e:	4603      	mov	r3, r0
 8002560:	461a      	mov	r2, r3
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	7b1a      	ldrb	r2, [r3, #12]
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800256e:	68f8      	ldr	r0, [r7, #12]
 8002570:	f000 f8d7 	bl	8002722 <RTC_ReadTimeCounter>
 8002574:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	4a26      	ldr	r2, [pc, #152]	@ (8002614 <HAL_RTC_SetDate+0x160>)
 800257a:	fba2 2303 	umull	r2, r3, r2, r3
 800257e:	0adb      	lsrs	r3, r3, #11
 8002580:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	2b18      	cmp	r3, #24
 8002586:	d93a      	bls.n	80025fe <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	4a23      	ldr	r2, [pc, #140]	@ (8002618 <HAL_RTC_SetDate+0x164>)
 800258c:	fba2 2303 	umull	r2, r3, r2, r3
 8002590:	091b      	lsrs	r3, r3, #4
 8002592:	4a22      	ldr	r2, [pc, #136]	@ (800261c <HAL_RTC_SetDate+0x168>)
 8002594:	fb02 f303 	mul.w	r3, r2, r3
 8002598:	69fa      	ldr	r2, [r7, #28]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800259e:	69f9      	ldr	r1, [r7, #28]
 80025a0:	68f8      	ldr	r0, [r7, #12]
 80025a2:	f000 f8ee 	bl	8002782 <RTC_WriteTimeCounter>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d007      	beq.n	80025bc <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2204      	movs	r2, #4
 80025b0:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2200      	movs	r2, #0
 80025b6:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e027      	b.n	800260c <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80025bc:	68f8      	ldr	r0, [r7, #12]
 80025be:	f000 f907 	bl	80027d0 <RTC_ReadAlarmCounter>
 80025c2:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ca:	d018      	beq.n	80025fe <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 80025cc:	69ba      	ldr	r2, [r7, #24]
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d214      	bcs.n	80025fe <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80025da:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80025de:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80025e0:	69b9      	ldr	r1, [r7, #24]
 80025e2:	68f8      	ldr	r0, [r7, #12]
 80025e4:	f000 f90d 	bl	8002802 <RTC_WriteAlarmCounter>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d007      	beq.n	80025fe <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2204      	movs	r2, #4
 80025f2:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2200      	movs	r2, #0
 80025f8:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e006      	b.n	800260c <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2201      	movs	r2, #1
 8002602:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2200      	movs	r2, #0
 8002608:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800260a:	2300      	movs	r3, #0
}
 800260c:	4618      	mov	r0, r3
 800260e:	3720      	adds	r7, #32
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	91a2b3c5 	.word	0x91a2b3c5
 8002618:	aaaaaaab 	.word	0xaaaaaaab
 800261c:	00015180 	.word	0x00015180

08002620 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b086      	sub	sp, #24
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 800262c:	f107 0314 	add.w	r3, r7, #20
 8002630:	2100      	movs	r1, #0
 8002632:	460a      	mov	r2, r1
 8002634:	801a      	strh	r2, [r3, #0]
 8002636:	460a      	mov	r2, r1
 8002638:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d002      	beq.n	8002646 <HAL_RTC_GetDate+0x26>
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e03a      	b.n	80026c0 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 800264a:	f107 0314 	add.w	r3, r7, #20
 800264e:	2200      	movs	r2, #0
 8002650:	4619      	mov	r1, r3
 8002652:	68f8      	ldr	r0, [r7, #12]
 8002654:	f7ff fe56 	bl	8002304 <HAL_RTC_GetTime>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e02e      	b.n	80026c0 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	7b1a      	ldrb	r2, [r3, #12]
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	7bda      	ldrb	r2, [r3, #15]
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	7b5a      	ldrb	r2, [r3, #13]
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	7b9a      	ldrb	r2, [r3, #14]
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d01a      	beq.n	80026be <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	78db      	ldrb	r3, [r3, #3]
 800268c:	4618      	mov	r0, r3
 800268e:	f000 f92f 	bl	80028f0 <RTC_ByteToBcd2>
 8002692:	4603      	mov	r3, r0
 8002694:	461a      	mov	r2, r3
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	785b      	ldrb	r3, [r3, #1]
 800269e:	4618      	mov	r0, r3
 80026a0:	f000 f926 	bl	80028f0 <RTC_ByteToBcd2>
 80026a4:	4603      	mov	r3, r0
 80026a6:	461a      	mov	r2, r3
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	789b      	ldrb	r3, [r3, #2]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f000 f91d 	bl	80028f0 <RTC_ByteToBcd2>
 80026b6:	4603      	mov	r3, r0
 80026b8:	461a      	mov	r2, r3
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80026be:	2300      	movs	r3, #0
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3718      	adds	r7, #24
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80026d0:	2300      	movs	r3, #0
 80026d2:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d101      	bne.n	80026de <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e01d      	b.n	800271a <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	685a      	ldr	r2, [r3, #4]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f022 0208 	bic.w	r2, r2, #8
 80026ec:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80026ee:	f7fe fab9 	bl	8000c64 <HAL_GetTick>
 80026f2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80026f4:	e009      	b.n	800270a <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80026f6:	f7fe fab5 	bl	8000c64 <HAL_GetTick>
 80026fa:	4602      	mov	r2, r0
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	1ad3      	subs	r3, r2, r3
 8002700:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002704:	d901      	bls.n	800270a <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e007      	b.n	800271a <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f003 0308 	and.w	r3, r3, #8
 8002714:	2b00      	cmp	r3, #0
 8002716:	d0ee      	beq.n	80026f6 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8002718:	2300      	movs	r3, #0
}
 800271a:	4618      	mov	r0, r3
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}

08002722 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8002722:	b480      	push	{r7}
 8002724:	b087      	sub	sp, #28
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 800272a:	2300      	movs	r3, #0
 800272c:	827b      	strh	r3, [r7, #18]
 800272e:	2300      	movs	r3, #0
 8002730:	823b      	strh	r3, [r7, #16]
 8002732:	2300      	movs	r3, #0
 8002734:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8002736:	2300      	movs	r3, #0
 8002738:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	699b      	ldr	r3, [r3, #24]
 8002740:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	69db      	ldr	r3, [r3, #28]
 8002748:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	699b      	ldr	r3, [r3, #24]
 8002750:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8002752:	8a7a      	ldrh	r2, [r7, #18]
 8002754:	8a3b      	ldrh	r3, [r7, #16]
 8002756:	429a      	cmp	r2, r3
 8002758:	d008      	beq.n	800276c <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800275a:	8a3b      	ldrh	r3, [r7, #16]
 800275c:	041a      	lsls	r2, r3, #16
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	69db      	ldr	r3, [r3, #28]
 8002764:	b29b      	uxth	r3, r3
 8002766:	4313      	orrs	r3, r2
 8002768:	617b      	str	r3, [r7, #20]
 800276a:	e004      	b.n	8002776 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800276c:	8a7b      	ldrh	r3, [r7, #18]
 800276e:	041a      	lsls	r2, r3, #16
 8002770:	89fb      	ldrh	r3, [r7, #14]
 8002772:	4313      	orrs	r3, r2
 8002774:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8002776:	697b      	ldr	r3, [r7, #20]
}
 8002778:	4618      	mov	r0, r3
 800277a:	371c      	adds	r7, #28
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr

08002782 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8002782:	b580      	push	{r7, lr}
 8002784:	b084      	sub	sp, #16
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
 800278a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800278c:	2300      	movs	r3, #0
 800278e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f000 f85d 	bl	8002850 <RTC_EnterInitMode>
 8002796:	4603      	mov	r3, r0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d002      	beq.n	80027a2 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	73fb      	strb	r3, [r7, #15]
 80027a0:	e011      	b.n	80027c6 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	683a      	ldr	r2, [r7, #0]
 80027a8:	0c12      	lsrs	r2, r2, #16
 80027aa:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	683a      	ldr	r2, [r7, #0]
 80027b2:	b292      	uxth	r2, r2
 80027b4:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f000 f872 	bl	80028a0 <RTC_ExitInitMode>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d001      	beq.n	80027c6 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80027c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3710      	adds	r7, #16
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80027d8:	2300      	movs	r3, #0
 80027da:	81fb      	strh	r3, [r7, #14]
 80027dc:	2300      	movs	r3, #0
 80027de:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	6a1b      	ldr	r3, [r3, #32]
 80027e6:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ee:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80027f0:	89fb      	ldrh	r3, [r7, #14]
 80027f2:	041a      	lsls	r2, r3, #16
 80027f4:	89bb      	ldrh	r3, [r7, #12]
 80027f6:	4313      	orrs	r3, r2
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3714      	adds	r7, #20
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bc80      	pop	{r7}
 8002800:	4770      	bx	lr

08002802 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8002802:	b580      	push	{r7, lr}
 8002804:	b084      	sub	sp, #16
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
 800280a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800280c:	2300      	movs	r3, #0
 800280e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f000 f81d 	bl	8002850 <RTC_EnterInitMode>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d002      	beq.n	8002822 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	73fb      	strb	r3, [r7, #15]
 8002820:	e011      	b.n	8002846 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	683a      	ldr	r2, [r7, #0]
 8002828:	0c12      	lsrs	r2, r2, #16
 800282a:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	683a      	ldr	r2, [r7, #0]
 8002832:	b292      	uxth	r2, r2
 8002834:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f000 f832 	bl	80028a0 <RTC_ExitInitMode>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d001      	beq.n	8002846 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002846:	7bfb      	ldrb	r3, [r7, #15]
}
 8002848:	4618      	mov	r0, r3
 800284a:	3710      	adds	r7, #16
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}

08002850 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002858:	2300      	movs	r3, #0
 800285a:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800285c:	f7fe fa02 	bl	8000c64 <HAL_GetTick>
 8002860:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002862:	e009      	b.n	8002878 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002864:	f7fe f9fe 	bl	8000c64 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002872:	d901      	bls.n	8002878 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8002874:	2303      	movs	r3, #3
 8002876:	e00f      	b.n	8002898 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f003 0320 	and.w	r3, r3, #32
 8002882:	2b00      	cmp	r3, #0
 8002884:	d0ee      	beq.n	8002864 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	685a      	ldr	r2, [r3, #4]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f042 0210 	orr.w	r2, r2, #16
 8002894:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8002896:	2300      	movs	r3, #0
}
 8002898:	4618      	mov	r0, r3
 800289a:	3710      	adds	r7, #16
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}

080028a0 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028a8:	2300      	movs	r3, #0
 80028aa:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	685a      	ldr	r2, [r3, #4]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f022 0210 	bic.w	r2, r2, #16
 80028ba:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80028bc:	f7fe f9d2 	bl	8000c64 <HAL_GetTick>
 80028c0:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80028c2:	e009      	b.n	80028d8 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80028c4:	f7fe f9ce 	bl	8000c64 <HAL_GetTick>
 80028c8:	4602      	mov	r2, r0
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80028d2:	d901      	bls.n	80028d8 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80028d4:	2303      	movs	r3, #3
 80028d6:	e007      	b.n	80028e8 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f003 0320 	and.w	r3, r3, #32
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d0ee      	beq.n	80028c4 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80028e6:	2300      	movs	r3, #0
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3710      	adds	r7, #16
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b085      	sub	sp, #20
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	4603      	mov	r3, r0
 80028f8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80028fa:	2300      	movs	r3, #0
 80028fc:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80028fe:	e005      	b.n	800290c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	3301      	adds	r3, #1
 8002904:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8002906:	79fb      	ldrb	r3, [r7, #7]
 8002908:	3b0a      	subs	r3, #10
 800290a:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 800290c:	79fb      	ldrb	r3, [r7, #7]
 800290e:	2b09      	cmp	r3, #9
 8002910:	d8f6      	bhi.n	8002900 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	b2db      	uxtb	r3, r3
 8002916:	011b      	lsls	r3, r3, #4
 8002918:	b2da      	uxtb	r2, r3
 800291a:	79fb      	ldrb	r3, [r7, #7]
 800291c:	4313      	orrs	r3, r2
 800291e:	b2db      	uxtb	r3, r3
}
 8002920:	4618      	mov	r0, r3
 8002922:	3714      	adds	r7, #20
 8002924:	46bd      	mov	sp, r7
 8002926:	bc80      	pop	{r7}
 8002928:	4770      	bx	lr

0800292a <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800292a:	b480      	push	{r7}
 800292c:	b085      	sub	sp, #20
 800292e:	af00      	add	r7, sp, #0
 8002930:	4603      	mov	r3, r0
 8002932:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8002934:	2300      	movs	r3, #0
 8002936:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8002938:	79fb      	ldrb	r3, [r7, #7]
 800293a:	091b      	lsrs	r3, r3, #4
 800293c:	b2db      	uxtb	r3, r3
 800293e:	461a      	mov	r2, r3
 8002940:	4613      	mov	r3, r2
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	4413      	add	r3, r2
 8002946:	005b      	lsls	r3, r3, #1
 8002948:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800294a:	79fb      	ldrb	r3, [r7, #7]
 800294c:	f003 030f 	and.w	r3, r3, #15
 8002950:	b2da      	uxtb	r2, r3
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	b2db      	uxtb	r3, r3
 8002956:	4413      	add	r3, r2
 8002958:	b2db      	uxtb	r3, r3
}
 800295a:	4618      	mov	r0, r3
 800295c:	3714      	adds	r7, #20
 800295e:	46bd      	mov	sp, r7
 8002960:	bc80      	pop	{r7}
 8002962:	4770      	bx	lr

08002964 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b086      	sub	sp, #24
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800296e:	2300      	movs	r3, #0
 8002970:	617b      	str	r3, [r7, #20]
 8002972:	2300      	movs	r3, #0
 8002974:	613b      	str	r3, [r7, #16]
 8002976:	2300      	movs	r3, #0
 8002978:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800297a:	2300      	movs	r3, #0
 800297c:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	7bdb      	ldrb	r3, [r3, #15]
 8002982:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	7b5b      	ldrb	r3, [r3, #13]
 8002988:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	7b9b      	ldrb	r3, [r3, #14]
 800298e:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8002990:	2300      	movs	r3, #0
 8002992:	60bb      	str	r3, [r7, #8]
 8002994:	e06f      	b.n	8002a76 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	2b01      	cmp	r3, #1
 800299a:	d011      	beq.n	80029c0 <RTC_DateUpdate+0x5c>
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	2b03      	cmp	r3, #3
 80029a0:	d00e      	beq.n	80029c0 <RTC_DateUpdate+0x5c>
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	2b05      	cmp	r3, #5
 80029a6:	d00b      	beq.n	80029c0 <RTC_DateUpdate+0x5c>
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	2b07      	cmp	r3, #7
 80029ac:	d008      	beq.n	80029c0 <RTC_DateUpdate+0x5c>
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	2b08      	cmp	r3, #8
 80029b2:	d005      	beq.n	80029c0 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	2b0a      	cmp	r3, #10
 80029b8:	d002      	beq.n	80029c0 <RTC_DateUpdate+0x5c>
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	2b0c      	cmp	r3, #12
 80029be:	d117      	bne.n	80029f0 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2b1e      	cmp	r3, #30
 80029c4:	d803      	bhi.n	80029ce <RTC_DateUpdate+0x6a>
      {
        day++;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	3301      	adds	r3, #1
 80029ca:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80029cc:	e050      	b.n	8002a70 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	2b0c      	cmp	r3, #12
 80029d2:	d005      	beq.n	80029e0 <RTC_DateUpdate+0x7c>
        {
          month++;
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	3301      	adds	r3, #1
 80029d8:	613b      	str	r3, [r7, #16]
          day = 1U;
 80029da:	2301      	movs	r3, #1
 80029dc:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80029de:	e047      	b.n	8002a70 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80029e0:	2301      	movs	r3, #1
 80029e2:	613b      	str	r3, [r7, #16]
          day = 1U;
 80029e4:	2301      	movs	r3, #1
 80029e6:	60fb      	str	r3, [r7, #12]
          year++;
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	3301      	adds	r3, #1
 80029ec:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80029ee:	e03f      	b.n	8002a70 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	2b04      	cmp	r3, #4
 80029f4:	d008      	beq.n	8002a08 <RTC_DateUpdate+0xa4>
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	2b06      	cmp	r3, #6
 80029fa:	d005      	beq.n	8002a08 <RTC_DateUpdate+0xa4>
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	2b09      	cmp	r3, #9
 8002a00:	d002      	beq.n	8002a08 <RTC_DateUpdate+0xa4>
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	2b0b      	cmp	r3, #11
 8002a06:	d10c      	bne.n	8002a22 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2b1d      	cmp	r3, #29
 8002a0c:	d803      	bhi.n	8002a16 <RTC_DateUpdate+0xb2>
      {
        day++;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	3301      	adds	r3, #1
 8002a12:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8002a14:	e02c      	b.n	8002a70 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	3301      	adds	r3, #1
 8002a1a:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8002a20:	e026      	b.n	8002a70 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d123      	bne.n	8002a70 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2b1b      	cmp	r3, #27
 8002a2c:	d803      	bhi.n	8002a36 <RTC_DateUpdate+0xd2>
      {
        day++;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	3301      	adds	r3, #1
 8002a32:	60fb      	str	r3, [r7, #12]
 8002a34:	e01c      	b.n	8002a70 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2b1c      	cmp	r3, #28
 8002a3a:	d111      	bne.n	8002a60 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	b29b      	uxth	r3, r3
 8002a40:	4618      	mov	r0, r3
 8002a42:	f000 f839 	bl	8002ab8 <RTC_IsLeapYear>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d003      	beq.n	8002a54 <RTC_DateUpdate+0xf0>
        {
          day++;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	3301      	adds	r3, #1
 8002a50:	60fb      	str	r3, [r7, #12]
 8002a52:	e00d      	b.n	8002a70 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	3301      	adds	r3, #1
 8002a58:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	60fb      	str	r3, [r7, #12]
 8002a5e:	e007      	b.n	8002a70 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2b1d      	cmp	r3, #29
 8002a64:	d104      	bne.n	8002a70 <RTC_DateUpdate+0x10c>
      {
        month++;
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	3301      	adds	r3, #1
 8002a6a:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	3301      	adds	r3, #1
 8002a74:	60bb      	str	r3, [r7, #8]
 8002a76:	68ba      	ldr	r2, [r7, #8]
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d38b      	bcc.n	8002996 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	b2da      	uxtb	r2, r3
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	b2da      	uxtb	r2, r3
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	b2da      	uxtb	r2, r3
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	68fa      	ldr	r2, [r7, #12]
 8002a9c:	b2d2      	uxtb	r2, r2
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	6978      	ldr	r0, [r7, #20]
 8002aa2:	f000 f83b 	bl	8002b1c <RTC_WeekDayNum>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	731a      	strb	r2, [r3, #12]
}
 8002aae:	bf00      	nop
 8002ab0:	3718      	adds	r7, #24
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
	...

08002ab8 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	4603      	mov	r3, r0
 8002ac0:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8002ac2:	88fb      	ldrh	r3, [r7, #6]
 8002ac4:	f003 0303 	and.w	r3, r3, #3
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	e01d      	b.n	8002b0e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8002ad2:	88fb      	ldrh	r3, [r7, #6]
 8002ad4:	4a10      	ldr	r2, [pc, #64]	@ (8002b18 <RTC_IsLeapYear+0x60>)
 8002ad6:	fba2 1203 	umull	r1, r2, r2, r3
 8002ada:	0952      	lsrs	r2, r2, #5
 8002adc:	2164      	movs	r1, #100	@ 0x64
 8002ade:	fb01 f202 	mul.w	r2, r1, r2
 8002ae2:	1a9b      	subs	r3, r3, r2
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d001      	beq.n	8002aee <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e00f      	b.n	8002b0e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8002aee:	88fb      	ldrh	r3, [r7, #6]
 8002af0:	4a09      	ldr	r2, [pc, #36]	@ (8002b18 <RTC_IsLeapYear+0x60>)
 8002af2:	fba2 1203 	umull	r1, r2, r2, r3
 8002af6:	09d2      	lsrs	r2, r2, #7
 8002af8:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8002afc:	fb01 f202 	mul.w	r2, r1, r2
 8002b00:	1a9b      	subs	r3, r3, r2
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d101      	bne.n	8002b0c <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e000      	b.n	8002b0e <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8002b0c:	2300      	movs	r3, #0
  }
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bc80      	pop	{r7}
 8002b16:	4770      	bx	lr
 8002b18:	51eb851f 	.word	0x51eb851f

08002b1c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b085      	sub	sp, #20
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	460b      	mov	r3, r1
 8002b26:	70fb      	strb	r3, [r7, #3]
 8002b28:	4613      	mov	r3, r2
 8002b2a:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	60bb      	str	r3, [r7, #8]
 8002b30:	2300      	movs	r3, #0
 8002b32:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8002b3a:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8002b3c:	78fb      	ldrb	r3, [r7, #3]
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d82d      	bhi.n	8002b9e <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8002b42:	78fa      	ldrb	r2, [r7, #3]
 8002b44:	4613      	mov	r3, r2
 8002b46:	005b      	lsls	r3, r3, #1
 8002b48:	4413      	add	r3, r2
 8002b4a:	00db      	lsls	r3, r3, #3
 8002b4c:	1a9b      	subs	r3, r3, r2
 8002b4e:	4a2c      	ldr	r2, [pc, #176]	@ (8002c00 <RTC_WeekDayNum+0xe4>)
 8002b50:	fba2 2303 	umull	r2, r3, r2, r3
 8002b54:	085a      	lsrs	r2, r3, #1
 8002b56:	78bb      	ldrb	r3, [r7, #2]
 8002b58:	441a      	add	r2, r3
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	441a      	add	r2, r3
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	3b01      	subs	r3, #1
 8002b62:	089b      	lsrs	r3, r3, #2
 8002b64:	441a      	add	r2, r3
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	3b01      	subs	r3, #1
 8002b6a:	4926      	ldr	r1, [pc, #152]	@ (8002c04 <RTC_WeekDayNum+0xe8>)
 8002b6c:	fba1 1303 	umull	r1, r3, r1, r3
 8002b70:	095b      	lsrs	r3, r3, #5
 8002b72:	1ad2      	subs	r2, r2, r3
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	3b01      	subs	r3, #1
 8002b78:	4922      	ldr	r1, [pc, #136]	@ (8002c04 <RTC_WeekDayNum+0xe8>)
 8002b7a:	fba1 1303 	umull	r1, r3, r1, r3
 8002b7e:	09db      	lsrs	r3, r3, #7
 8002b80:	4413      	add	r3, r2
 8002b82:	1d1a      	adds	r2, r3, #4
 8002b84:	4b20      	ldr	r3, [pc, #128]	@ (8002c08 <RTC_WeekDayNum+0xec>)
 8002b86:	fba3 1302 	umull	r1, r3, r3, r2
 8002b8a:	1ad1      	subs	r1, r2, r3
 8002b8c:	0849      	lsrs	r1, r1, #1
 8002b8e:	440b      	add	r3, r1
 8002b90:	0899      	lsrs	r1, r3, #2
 8002b92:	460b      	mov	r3, r1
 8002b94:	00db      	lsls	r3, r3, #3
 8002b96:	1a5b      	subs	r3, r3, r1
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	60fb      	str	r3, [r7, #12]
 8002b9c:	e029      	b.n	8002bf2 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8002b9e:	78fa      	ldrb	r2, [r7, #3]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	4413      	add	r3, r2
 8002ba6:	00db      	lsls	r3, r3, #3
 8002ba8:	1a9b      	subs	r3, r3, r2
 8002baa:	4a15      	ldr	r2, [pc, #84]	@ (8002c00 <RTC_WeekDayNum+0xe4>)
 8002bac:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb0:	085a      	lsrs	r2, r3, #1
 8002bb2:	78bb      	ldrb	r3, [r7, #2]
 8002bb4:	441a      	add	r2, r3
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	441a      	add	r2, r3
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	089b      	lsrs	r3, r3, #2
 8002bbe:	441a      	add	r2, r3
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	4910      	ldr	r1, [pc, #64]	@ (8002c04 <RTC_WeekDayNum+0xe8>)
 8002bc4:	fba1 1303 	umull	r1, r3, r1, r3
 8002bc8:	095b      	lsrs	r3, r3, #5
 8002bca:	1ad2      	subs	r2, r2, r3
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	490d      	ldr	r1, [pc, #52]	@ (8002c04 <RTC_WeekDayNum+0xe8>)
 8002bd0:	fba1 1303 	umull	r1, r3, r1, r3
 8002bd4:	09db      	lsrs	r3, r3, #7
 8002bd6:	4413      	add	r3, r2
 8002bd8:	1c9a      	adds	r2, r3, #2
 8002bda:	4b0b      	ldr	r3, [pc, #44]	@ (8002c08 <RTC_WeekDayNum+0xec>)
 8002bdc:	fba3 1302 	umull	r1, r3, r3, r2
 8002be0:	1ad1      	subs	r1, r2, r3
 8002be2:	0849      	lsrs	r1, r1, #1
 8002be4:	440b      	add	r3, r1
 8002be6:	0899      	lsrs	r1, r3, #2
 8002be8:	460b      	mov	r3, r1
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	1a5b      	subs	r3, r3, r1
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	b2db      	uxtb	r3, r3
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3714      	adds	r7, #20
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bc80      	pop	{r7}
 8002bfe:	4770      	bx	lr
 8002c00:	38e38e39 	.word	0x38e38e39
 8002c04:	51eb851f 	.word	0x51eb851f
 8002c08:	24924925 	.word	0x24924925

08002c0c <siprintf>:
 8002c0c:	b40e      	push	{r1, r2, r3}
 8002c0e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002c12:	b510      	push	{r4, lr}
 8002c14:	2400      	movs	r4, #0
 8002c16:	b09d      	sub	sp, #116	@ 0x74
 8002c18:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002c1a:	9002      	str	r0, [sp, #8]
 8002c1c:	9006      	str	r0, [sp, #24]
 8002c1e:	9107      	str	r1, [sp, #28]
 8002c20:	9104      	str	r1, [sp, #16]
 8002c22:	4809      	ldr	r0, [pc, #36]	@ (8002c48 <siprintf+0x3c>)
 8002c24:	4909      	ldr	r1, [pc, #36]	@ (8002c4c <siprintf+0x40>)
 8002c26:	f853 2b04 	ldr.w	r2, [r3], #4
 8002c2a:	9105      	str	r1, [sp, #20]
 8002c2c:	6800      	ldr	r0, [r0, #0]
 8002c2e:	a902      	add	r1, sp, #8
 8002c30:	9301      	str	r3, [sp, #4]
 8002c32:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002c34:	f000 f992 	bl	8002f5c <_svfiprintf_r>
 8002c38:	9b02      	ldr	r3, [sp, #8]
 8002c3a:	701c      	strb	r4, [r3, #0]
 8002c3c:	b01d      	add	sp, #116	@ 0x74
 8002c3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c42:	b003      	add	sp, #12
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	20000014 	.word	0x20000014
 8002c4c:	ffff0208 	.word	0xffff0208

08002c50 <memset>:
 8002c50:	4603      	mov	r3, r0
 8002c52:	4402      	add	r2, r0
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d100      	bne.n	8002c5a <memset+0xa>
 8002c58:	4770      	bx	lr
 8002c5a:	f803 1b01 	strb.w	r1, [r3], #1
 8002c5e:	e7f9      	b.n	8002c54 <memset+0x4>

08002c60 <__errno>:
 8002c60:	4b01      	ldr	r3, [pc, #4]	@ (8002c68 <__errno+0x8>)
 8002c62:	6818      	ldr	r0, [r3, #0]
 8002c64:	4770      	bx	lr
 8002c66:	bf00      	nop
 8002c68:	20000014 	.word	0x20000014

08002c6c <__libc_init_array>:
 8002c6c:	b570      	push	{r4, r5, r6, lr}
 8002c6e:	2600      	movs	r6, #0
 8002c70:	4d0c      	ldr	r5, [pc, #48]	@ (8002ca4 <__libc_init_array+0x38>)
 8002c72:	4c0d      	ldr	r4, [pc, #52]	@ (8002ca8 <__libc_init_array+0x3c>)
 8002c74:	1b64      	subs	r4, r4, r5
 8002c76:	10a4      	asrs	r4, r4, #2
 8002c78:	42a6      	cmp	r6, r4
 8002c7a:	d109      	bne.n	8002c90 <__libc_init_array+0x24>
 8002c7c:	f000 fc76 	bl	800356c <_init>
 8002c80:	2600      	movs	r6, #0
 8002c82:	4d0a      	ldr	r5, [pc, #40]	@ (8002cac <__libc_init_array+0x40>)
 8002c84:	4c0a      	ldr	r4, [pc, #40]	@ (8002cb0 <__libc_init_array+0x44>)
 8002c86:	1b64      	subs	r4, r4, r5
 8002c88:	10a4      	asrs	r4, r4, #2
 8002c8a:	42a6      	cmp	r6, r4
 8002c8c:	d105      	bne.n	8002c9a <__libc_init_array+0x2e>
 8002c8e:	bd70      	pop	{r4, r5, r6, pc}
 8002c90:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c94:	4798      	blx	r3
 8002c96:	3601      	adds	r6, #1
 8002c98:	e7ee      	b.n	8002c78 <__libc_init_array+0xc>
 8002c9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c9e:	4798      	blx	r3
 8002ca0:	3601      	adds	r6, #1
 8002ca2:	e7f2      	b.n	8002c8a <__libc_init_array+0x1e>
 8002ca4:	08003628 	.word	0x08003628
 8002ca8:	08003628 	.word	0x08003628
 8002cac:	08003628 	.word	0x08003628
 8002cb0:	0800362c 	.word	0x0800362c

08002cb4 <__retarget_lock_acquire_recursive>:
 8002cb4:	4770      	bx	lr

08002cb6 <__retarget_lock_release_recursive>:
 8002cb6:	4770      	bx	lr

08002cb8 <_free_r>:
 8002cb8:	b538      	push	{r3, r4, r5, lr}
 8002cba:	4605      	mov	r5, r0
 8002cbc:	2900      	cmp	r1, #0
 8002cbe:	d040      	beq.n	8002d42 <_free_r+0x8a>
 8002cc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002cc4:	1f0c      	subs	r4, r1, #4
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	bfb8      	it	lt
 8002cca:	18e4      	addlt	r4, r4, r3
 8002ccc:	f000 f8de 	bl	8002e8c <__malloc_lock>
 8002cd0:	4a1c      	ldr	r2, [pc, #112]	@ (8002d44 <_free_r+0x8c>)
 8002cd2:	6813      	ldr	r3, [r2, #0]
 8002cd4:	b933      	cbnz	r3, 8002ce4 <_free_r+0x2c>
 8002cd6:	6063      	str	r3, [r4, #4]
 8002cd8:	6014      	str	r4, [r2, #0]
 8002cda:	4628      	mov	r0, r5
 8002cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002ce0:	f000 b8da 	b.w	8002e98 <__malloc_unlock>
 8002ce4:	42a3      	cmp	r3, r4
 8002ce6:	d908      	bls.n	8002cfa <_free_r+0x42>
 8002ce8:	6820      	ldr	r0, [r4, #0]
 8002cea:	1821      	adds	r1, r4, r0
 8002cec:	428b      	cmp	r3, r1
 8002cee:	bf01      	itttt	eq
 8002cf0:	6819      	ldreq	r1, [r3, #0]
 8002cf2:	685b      	ldreq	r3, [r3, #4]
 8002cf4:	1809      	addeq	r1, r1, r0
 8002cf6:	6021      	streq	r1, [r4, #0]
 8002cf8:	e7ed      	b.n	8002cd6 <_free_r+0x1e>
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	b10b      	cbz	r3, 8002d04 <_free_r+0x4c>
 8002d00:	42a3      	cmp	r3, r4
 8002d02:	d9fa      	bls.n	8002cfa <_free_r+0x42>
 8002d04:	6811      	ldr	r1, [r2, #0]
 8002d06:	1850      	adds	r0, r2, r1
 8002d08:	42a0      	cmp	r0, r4
 8002d0a:	d10b      	bne.n	8002d24 <_free_r+0x6c>
 8002d0c:	6820      	ldr	r0, [r4, #0]
 8002d0e:	4401      	add	r1, r0
 8002d10:	1850      	adds	r0, r2, r1
 8002d12:	4283      	cmp	r3, r0
 8002d14:	6011      	str	r1, [r2, #0]
 8002d16:	d1e0      	bne.n	8002cda <_free_r+0x22>
 8002d18:	6818      	ldr	r0, [r3, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	4408      	add	r0, r1
 8002d1e:	6010      	str	r0, [r2, #0]
 8002d20:	6053      	str	r3, [r2, #4]
 8002d22:	e7da      	b.n	8002cda <_free_r+0x22>
 8002d24:	d902      	bls.n	8002d2c <_free_r+0x74>
 8002d26:	230c      	movs	r3, #12
 8002d28:	602b      	str	r3, [r5, #0]
 8002d2a:	e7d6      	b.n	8002cda <_free_r+0x22>
 8002d2c:	6820      	ldr	r0, [r4, #0]
 8002d2e:	1821      	adds	r1, r4, r0
 8002d30:	428b      	cmp	r3, r1
 8002d32:	bf01      	itttt	eq
 8002d34:	6819      	ldreq	r1, [r3, #0]
 8002d36:	685b      	ldreq	r3, [r3, #4]
 8002d38:	1809      	addeq	r1, r1, r0
 8002d3a:	6021      	streq	r1, [r4, #0]
 8002d3c:	6063      	str	r3, [r4, #4]
 8002d3e:	6054      	str	r4, [r2, #4]
 8002d40:	e7cb      	b.n	8002cda <_free_r+0x22>
 8002d42:	bd38      	pop	{r3, r4, r5, pc}
 8002d44:	20000234 	.word	0x20000234

08002d48 <sbrk_aligned>:
 8002d48:	b570      	push	{r4, r5, r6, lr}
 8002d4a:	4e0f      	ldr	r6, [pc, #60]	@ (8002d88 <sbrk_aligned+0x40>)
 8002d4c:	460c      	mov	r4, r1
 8002d4e:	6831      	ldr	r1, [r6, #0]
 8002d50:	4605      	mov	r5, r0
 8002d52:	b911      	cbnz	r1, 8002d5a <sbrk_aligned+0x12>
 8002d54:	f000 fba8 	bl	80034a8 <_sbrk_r>
 8002d58:	6030      	str	r0, [r6, #0]
 8002d5a:	4621      	mov	r1, r4
 8002d5c:	4628      	mov	r0, r5
 8002d5e:	f000 fba3 	bl	80034a8 <_sbrk_r>
 8002d62:	1c43      	adds	r3, r0, #1
 8002d64:	d103      	bne.n	8002d6e <sbrk_aligned+0x26>
 8002d66:	f04f 34ff 	mov.w	r4, #4294967295
 8002d6a:	4620      	mov	r0, r4
 8002d6c:	bd70      	pop	{r4, r5, r6, pc}
 8002d6e:	1cc4      	adds	r4, r0, #3
 8002d70:	f024 0403 	bic.w	r4, r4, #3
 8002d74:	42a0      	cmp	r0, r4
 8002d76:	d0f8      	beq.n	8002d6a <sbrk_aligned+0x22>
 8002d78:	1a21      	subs	r1, r4, r0
 8002d7a:	4628      	mov	r0, r5
 8002d7c:	f000 fb94 	bl	80034a8 <_sbrk_r>
 8002d80:	3001      	adds	r0, #1
 8002d82:	d1f2      	bne.n	8002d6a <sbrk_aligned+0x22>
 8002d84:	e7ef      	b.n	8002d66 <sbrk_aligned+0x1e>
 8002d86:	bf00      	nop
 8002d88:	20000230 	.word	0x20000230

08002d8c <_malloc_r>:
 8002d8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002d90:	1ccd      	adds	r5, r1, #3
 8002d92:	f025 0503 	bic.w	r5, r5, #3
 8002d96:	3508      	adds	r5, #8
 8002d98:	2d0c      	cmp	r5, #12
 8002d9a:	bf38      	it	cc
 8002d9c:	250c      	movcc	r5, #12
 8002d9e:	2d00      	cmp	r5, #0
 8002da0:	4606      	mov	r6, r0
 8002da2:	db01      	blt.n	8002da8 <_malloc_r+0x1c>
 8002da4:	42a9      	cmp	r1, r5
 8002da6:	d904      	bls.n	8002db2 <_malloc_r+0x26>
 8002da8:	230c      	movs	r3, #12
 8002daa:	6033      	str	r3, [r6, #0]
 8002dac:	2000      	movs	r0, #0
 8002dae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002db2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002e88 <_malloc_r+0xfc>
 8002db6:	f000 f869 	bl	8002e8c <__malloc_lock>
 8002dba:	f8d8 3000 	ldr.w	r3, [r8]
 8002dbe:	461c      	mov	r4, r3
 8002dc0:	bb44      	cbnz	r4, 8002e14 <_malloc_r+0x88>
 8002dc2:	4629      	mov	r1, r5
 8002dc4:	4630      	mov	r0, r6
 8002dc6:	f7ff ffbf 	bl	8002d48 <sbrk_aligned>
 8002dca:	1c43      	adds	r3, r0, #1
 8002dcc:	4604      	mov	r4, r0
 8002dce:	d158      	bne.n	8002e82 <_malloc_r+0xf6>
 8002dd0:	f8d8 4000 	ldr.w	r4, [r8]
 8002dd4:	4627      	mov	r7, r4
 8002dd6:	2f00      	cmp	r7, #0
 8002dd8:	d143      	bne.n	8002e62 <_malloc_r+0xd6>
 8002dda:	2c00      	cmp	r4, #0
 8002ddc:	d04b      	beq.n	8002e76 <_malloc_r+0xea>
 8002dde:	6823      	ldr	r3, [r4, #0]
 8002de0:	4639      	mov	r1, r7
 8002de2:	4630      	mov	r0, r6
 8002de4:	eb04 0903 	add.w	r9, r4, r3
 8002de8:	f000 fb5e 	bl	80034a8 <_sbrk_r>
 8002dec:	4581      	cmp	r9, r0
 8002dee:	d142      	bne.n	8002e76 <_malloc_r+0xea>
 8002df0:	6821      	ldr	r1, [r4, #0]
 8002df2:	4630      	mov	r0, r6
 8002df4:	1a6d      	subs	r5, r5, r1
 8002df6:	4629      	mov	r1, r5
 8002df8:	f7ff ffa6 	bl	8002d48 <sbrk_aligned>
 8002dfc:	3001      	adds	r0, #1
 8002dfe:	d03a      	beq.n	8002e76 <_malloc_r+0xea>
 8002e00:	6823      	ldr	r3, [r4, #0]
 8002e02:	442b      	add	r3, r5
 8002e04:	6023      	str	r3, [r4, #0]
 8002e06:	f8d8 3000 	ldr.w	r3, [r8]
 8002e0a:	685a      	ldr	r2, [r3, #4]
 8002e0c:	bb62      	cbnz	r2, 8002e68 <_malloc_r+0xdc>
 8002e0e:	f8c8 7000 	str.w	r7, [r8]
 8002e12:	e00f      	b.n	8002e34 <_malloc_r+0xa8>
 8002e14:	6822      	ldr	r2, [r4, #0]
 8002e16:	1b52      	subs	r2, r2, r5
 8002e18:	d420      	bmi.n	8002e5c <_malloc_r+0xd0>
 8002e1a:	2a0b      	cmp	r2, #11
 8002e1c:	d917      	bls.n	8002e4e <_malloc_r+0xc2>
 8002e1e:	1961      	adds	r1, r4, r5
 8002e20:	42a3      	cmp	r3, r4
 8002e22:	6025      	str	r5, [r4, #0]
 8002e24:	bf18      	it	ne
 8002e26:	6059      	strne	r1, [r3, #4]
 8002e28:	6863      	ldr	r3, [r4, #4]
 8002e2a:	bf08      	it	eq
 8002e2c:	f8c8 1000 	streq.w	r1, [r8]
 8002e30:	5162      	str	r2, [r4, r5]
 8002e32:	604b      	str	r3, [r1, #4]
 8002e34:	4630      	mov	r0, r6
 8002e36:	f000 f82f 	bl	8002e98 <__malloc_unlock>
 8002e3a:	f104 000b 	add.w	r0, r4, #11
 8002e3e:	1d23      	adds	r3, r4, #4
 8002e40:	f020 0007 	bic.w	r0, r0, #7
 8002e44:	1ac2      	subs	r2, r0, r3
 8002e46:	bf1c      	itt	ne
 8002e48:	1a1b      	subne	r3, r3, r0
 8002e4a:	50a3      	strne	r3, [r4, r2]
 8002e4c:	e7af      	b.n	8002dae <_malloc_r+0x22>
 8002e4e:	6862      	ldr	r2, [r4, #4]
 8002e50:	42a3      	cmp	r3, r4
 8002e52:	bf0c      	ite	eq
 8002e54:	f8c8 2000 	streq.w	r2, [r8]
 8002e58:	605a      	strne	r2, [r3, #4]
 8002e5a:	e7eb      	b.n	8002e34 <_malloc_r+0xa8>
 8002e5c:	4623      	mov	r3, r4
 8002e5e:	6864      	ldr	r4, [r4, #4]
 8002e60:	e7ae      	b.n	8002dc0 <_malloc_r+0x34>
 8002e62:	463c      	mov	r4, r7
 8002e64:	687f      	ldr	r7, [r7, #4]
 8002e66:	e7b6      	b.n	8002dd6 <_malloc_r+0x4a>
 8002e68:	461a      	mov	r2, r3
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	42a3      	cmp	r3, r4
 8002e6e:	d1fb      	bne.n	8002e68 <_malloc_r+0xdc>
 8002e70:	2300      	movs	r3, #0
 8002e72:	6053      	str	r3, [r2, #4]
 8002e74:	e7de      	b.n	8002e34 <_malloc_r+0xa8>
 8002e76:	230c      	movs	r3, #12
 8002e78:	4630      	mov	r0, r6
 8002e7a:	6033      	str	r3, [r6, #0]
 8002e7c:	f000 f80c 	bl	8002e98 <__malloc_unlock>
 8002e80:	e794      	b.n	8002dac <_malloc_r+0x20>
 8002e82:	6005      	str	r5, [r0, #0]
 8002e84:	e7d6      	b.n	8002e34 <_malloc_r+0xa8>
 8002e86:	bf00      	nop
 8002e88:	20000234 	.word	0x20000234

08002e8c <__malloc_lock>:
 8002e8c:	4801      	ldr	r0, [pc, #4]	@ (8002e94 <__malloc_lock+0x8>)
 8002e8e:	f7ff bf11 	b.w	8002cb4 <__retarget_lock_acquire_recursive>
 8002e92:	bf00      	nop
 8002e94:	2000022c 	.word	0x2000022c

08002e98 <__malloc_unlock>:
 8002e98:	4801      	ldr	r0, [pc, #4]	@ (8002ea0 <__malloc_unlock+0x8>)
 8002e9a:	f7ff bf0c 	b.w	8002cb6 <__retarget_lock_release_recursive>
 8002e9e:	bf00      	nop
 8002ea0:	2000022c 	.word	0x2000022c

08002ea4 <__ssputs_r>:
 8002ea4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ea8:	461f      	mov	r7, r3
 8002eaa:	688e      	ldr	r6, [r1, #8]
 8002eac:	4682      	mov	sl, r0
 8002eae:	42be      	cmp	r6, r7
 8002eb0:	460c      	mov	r4, r1
 8002eb2:	4690      	mov	r8, r2
 8002eb4:	680b      	ldr	r3, [r1, #0]
 8002eb6:	d82d      	bhi.n	8002f14 <__ssputs_r+0x70>
 8002eb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002ebc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002ec0:	d026      	beq.n	8002f10 <__ssputs_r+0x6c>
 8002ec2:	6965      	ldr	r5, [r4, #20]
 8002ec4:	6909      	ldr	r1, [r1, #16]
 8002ec6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002eca:	eba3 0901 	sub.w	r9, r3, r1
 8002ece:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002ed2:	1c7b      	adds	r3, r7, #1
 8002ed4:	444b      	add	r3, r9
 8002ed6:	106d      	asrs	r5, r5, #1
 8002ed8:	429d      	cmp	r5, r3
 8002eda:	bf38      	it	cc
 8002edc:	461d      	movcc	r5, r3
 8002ede:	0553      	lsls	r3, r2, #21
 8002ee0:	d527      	bpl.n	8002f32 <__ssputs_r+0x8e>
 8002ee2:	4629      	mov	r1, r5
 8002ee4:	f7ff ff52 	bl	8002d8c <_malloc_r>
 8002ee8:	4606      	mov	r6, r0
 8002eea:	b360      	cbz	r0, 8002f46 <__ssputs_r+0xa2>
 8002eec:	464a      	mov	r2, r9
 8002eee:	6921      	ldr	r1, [r4, #16]
 8002ef0:	f000 faf8 	bl	80034e4 <memcpy>
 8002ef4:	89a3      	ldrh	r3, [r4, #12]
 8002ef6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002efa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002efe:	81a3      	strh	r3, [r4, #12]
 8002f00:	6126      	str	r6, [r4, #16]
 8002f02:	444e      	add	r6, r9
 8002f04:	6026      	str	r6, [r4, #0]
 8002f06:	463e      	mov	r6, r7
 8002f08:	6165      	str	r5, [r4, #20]
 8002f0a:	eba5 0509 	sub.w	r5, r5, r9
 8002f0e:	60a5      	str	r5, [r4, #8]
 8002f10:	42be      	cmp	r6, r7
 8002f12:	d900      	bls.n	8002f16 <__ssputs_r+0x72>
 8002f14:	463e      	mov	r6, r7
 8002f16:	4632      	mov	r2, r6
 8002f18:	4641      	mov	r1, r8
 8002f1a:	6820      	ldr	r0, [r4, #0]
 8002f1c:	f000 faaa 	bl	8003474 <memmove>
 8002f20:	2000      	movs	r0, #0
 8002f22:	68a3      	ldr	r3, [r4, #8]
 8002f24:	1b9b      	subs	r3, r3, r6
 8002f26:	60a3      	str	r3, [r4, #8]
 8002f28:	6823      	ldr	r3, [r4, #0]
 8002f2a:	4433      	add	r3, r6
 8002f2c:	6023      	str	r3, [r4, #0]
 8002f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f32:	462a      	mov	r2, r5
 8002f34:	f000 fae4 	bl	8003500 <_realloc_r>
 8002f38:	4606      	mov	r6, r0
 8002f3a:	2800      	cmp	r0, #0
 8002f3c:	d1e0      	bne.n	8002f00 <__ssputs_r+0x5c>
 8002f3e:	4650      	mov	r0, sl
 8002f40:	6921      	ldr	r1, [r4, #16]
 8002f42:	f7ff feb9 	bl	8002cb8 <_free_r>
 8002f46:	230c      	movs	r3, #12
 8002f48:	f8ca 3000 	str.w	r3, [sl]
 8002f4c:	89a3      	ldrh	r3, [r4, #12]
 8002f4e:	f04f 30ff 	mov.w	r0, #4294967295
 8002f52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f56:	81a3      	strh	r3, [r4, #12]
 8002f58:	e7e9      	b.n	8002f2e <__ssputs_r+0x8a>
	...

08002f5c <_svfiprintf_r>:
 8002f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f60:	4698      	mov	r8, r3
 8002f62:	898b      	ldrh	r3, [r1, #12]
 8002f64:	4607      	mov	r7, r0
 8002f66:	061b      	lsls	r3, r3, #24
 8002f68:	460d      	mov	r5, r1
 8002f6a:	4614      	mov	r4, r2
 8002f6c:	b09d      	sub	sp, #116	@ 0x74
 8002f6e:	d510      	bpl.n	8002f92 <_svfiprintf_r+0x36>
 8002f70:	690b      	ldr	r3, [r1, #16]
 8002f72:	b973      	cbnz	r3, 8002f92 <_svfiprintf_r+0x36>
 8002f74:	2140      	movs	r1, #64	@ 0x40
 8002f76:	f7ff ff09 	bl	8002d8c <_malloc_r>
 8002f7a:	6028      	str	r0, [r5, #0]
 8002f7c:	6128      	str	r0, [r5, #16]
 8002f7e:	b930      	cbnz	r0, 8002f8e <_svfiprintf_r+0x32>
 8002f80:	230c      	movs	r3, #12
 8002f82:	603b      	str	r3, [r7, #0]
 8002f84:	f04f 30ff 	mov.w	r0, #4294967295
 8002f88:	b01d      	add	sp, #116	@ 0x74
 8002f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f8e:	2340      	movs	r3, #64	@ 0x40
 8002f90:	616b      	str	r3, [r5, #20]
 8002f92:	2300      	movs	r3, #0
 8002f94:	9309      	str	r3, [sp, #36]	@ 0x24
 8002f96:	2320      	movs	r3, #32
 8002f98:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002f9c:	2330      	movs	r3, #48	@ 0x30
 8002f9e:	f04f 0901 	mov.w	r9, #1
 8002fa2:	f8cd 800c 	str.w	r8, [sp, #12]
 8002fa6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003140 <_svfiprintf_r+0x1e4>
 8002faa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002fae:	4623      	mov	r3, r4
 8002fb0:	469a      	mov	sl, r3
 8002fb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002fb6:	b10a      	cbz	r2, 8002fbc <_svfiprintf_r+0x60>
 8002fb8:	2a25      	cmp	r2, #37	@ 0x25
 8002fba:	d1f9      	bne.n	8002fb0 <_svfiprintf_r+0x54>
 8002fbc:	ebba 0b04 	subs.w	fp, sl, r4
 8002fc0:	d00b      	beq.n	8002fda <_svfiprintf_r+0x7e>
 8002fc2:	465b      	mov	r3, fp
 8002fc4:	4622      	mov	r2, r4
 8002fc6:	4629      	mov	r1, r5
 8002fc8:	4638      	mov	r0, r7
 8002fca:	f7ff ff6b 	bl	8002ea4 <__ssputs_r>
 8002fce:	3001      	adds	r0, #1
 8002fd0:	f000 80a7 	beq.w	8003122 <_svfiprintf_r+0x1c6>
 8002fd4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002fd6:	445a      	add	r2, fp
 8002fd8:	9209      	str	r2, [sp, #36]	@ 0x24
 8002fda:	f89a 3000 	ldrb.w	r3, [sl]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	f000 809f 	beq.w	8003122 <_svfiprintf_r+0x1c6>
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	f04f 32ff 	mov.w	r2, #4294967295
 8002fea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002fee:	f10a 0a01 	add.w	sl, sl, #1
 8002ff2:	9304      	str	r3, [sp, #16]
 8002ff4:	9307      	str	r3, [sp, #28]
 8002ff6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002ffa:	931a      	str	r3, [sp, #104]	@ 0x68
 8002ffc:	4654      	mov	r4, sl
 8002ffe:	2205      	movs	r2, #5
 8003000:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003004:	484e      	ldr	r0, [pc, #312]	@ (8003140 <_svfiprintf_r+0x1e4>)
 8003006:	f000 fa5f 	bl	80034c8 <memchr>
 800300a:	9a04      	ldr	r2, [sp, #16]
 800300c:	b9d8      	cbnz	r0, 8003046 <_svfiprintf_r+0xea>
 800300e:	06d0      	lsls	r0, r2, #27
 8003010:	bf44      	itt	mi
 8003012:	2320      	movmi	r3, #32
 8003014:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003018:	0711      	lsls	r1, r2, #28
 800301a:	bf44      	itt	mi
 800301c:	232b      	movmi	r3, #43	@ 0x2b
 800301e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003022:	f89a 3000 	ldrb.w	r3, [sl]
 8003026:	2b2a      	cmp	r3, #42	@ 0x2a
 8003028:	d015      	beq.n	8003056 <_svfiprintf_r+0xfa>
 800302a:	4654      	mov	r4, sl
 800302c:	2000      	movs	r0, #0
 800302e:	f04f 0c0a 	mov.w	ip, #10
 8003032:	9a07      	ldr	r2, [sp, #28]
 8003034:	4621      	mov	r1, r4
 8003036:	f811 3b01 	ldrb.w	r3, [r1], #1
 800303a:	3b30      	subs	r3, #48	@ 0x30
 800303c:	2b09      	cmp	r3, #9
 800303e:	d94b      	bls.n	80030d8 <_svfiprintf_r+0x17c>
 8003040:	b1b0      	cbz	r0, 8003070 <_svfiprintf_r+0x114>
 8003042:	9207      	str	r2, [sp, #28]
 8003044:	e014      	b.n	8003070 <_svfiprintf_r+0x114>
 8003046:	eba0 0308 	sub.w	r3, r0, r8
 800304a:	fa09 f303 	lsl.w	r3, r9, r3
 800304e:	4313      	orrs	r3, r2
 8003050:	46a2      	mov	sl, r4
 8003052:	9304      	str	r3, [sp, #16]
 8003054:	e7d2      	b.n	8002ffc <_svfiprintf_r+0xa0>
 8003056:	9b03      	ldr	r3, [sp, #12]
 8003058:	1d19      	adds	r1, r3, #4
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	9103      	str	r1, [sp, #12]
 800305e:	2b00      	cmp	r3, #0
 8003060:	bfbb      	ittet	lt
 8003062:	425b      	neglt	r3, r3
 8003064:	f042 0202 	orrlt.w	r2, r2, #2
 8003068:	9307      	strge	r3, [sp, #28]
 800306a:	9307      	strlt	r3, [sp, #28]
 800306c:	bfb8      	it	lt
 800306e:	9204      	strlt	r2, [sp, #16]
 8003070:	7823      	ldrb	r3, [r4, #0]
 8003072:	2b2e      	cmp	r3, #46	@ 0x2e
 8003074:	d10a      	bne.n	800308c <_svfiprintf_r+0x130>
 8003076:	7863      	ldrb	r3, [r4, #1]
 8003078:	2b2a      	cmp	r3, #42	@ 0x2a
 800307a:	d132      	bne.n	80030e2 <_svfiprintf_r+0x186>
 800307c:	9b03      	ldr	r3, [sp, #12]
 800307e:	3402      	adds	r4, #2
 8003080:	1d1a      	adds	r2, r3, #4
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	9203      	str	r2, [sp, #12]
 8003086:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800308a:	9305      	str	r3, [sp, #20]
 800308c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003144 <_svfiprintf_r+0x1e8>
 8003090:	2203      	movs	r2, #3
 8003092:	4650      	mov	r0, sl
 8003094:	7821      	ldrb	r1, [r4, #0]
 8003096:	f000 fa17 	bl	80034c8 <memchr>
 800309a:	b138      	cbz	r0, 80030ac <_svfiprintf_r+0x150>
 800309c:	2240      	movs	r2, #64	@ 0x40
 800309e:	9b04      	ldr	r3, [sp, #16]
 80030a0:	eba0 000a 	sub.w	r0, r0, sl
 80030a4:	4082      	lsls	r2, r0
 80030a6:	4313      	orrs	r3, r2
 80030a8:	3401      	adds	r4, #1
 80030aa:	9304      	str	r3, [sp, #16]
 80030ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80030b0:	2206      	movs	r2, #6
 80030b2:	4825      	ldr	r0, [pc, #148]	@ (8003148 <_svfiprintf_r+0x1ec>)
 80030b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80030b8:	f000 fa06 	bl	80034c8 <memchr>
 80030bc:	2800      	cmp	r0, #0
 80030be:	d036      	beq.n	800312e <_svfiprintf_r+0x1d2>
 80030c0:	4b22      	ldr	r3, [pc, #136]	@ (800314c <_svfiprintf_r+0x1f0>)
 80030c2:	bb1b      	cbnz	r3, 800310c <_svfiprintf_r+0x1b0>
 80030c4:	9b03      	ldr	r3, [sp, #12]
 80030c6:	3307      	adds	r3, #7
 80030c8:	f023 0307 	bic.w	r3, r3, #7
 80030cc:	3308      	adds	r3, #8
 80030ce:	9303      	str	r3, [sp, #12]
 80030d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80030d2:	4433      	add	r3, r6
 80030d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80030d6:	e76a      	b.n	8002fae <_svfiprintf_r+0x52>
 80030d8:	460c      	mov	r4, r1
 80030da:	2001      	movs	r0, #1
 80030dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80030e0:	e7a8      	b.n	8003034 <_svfiprintf_r+0xd8>
 80030e2:	2300      	movs	r3, #0
 80030e4:	f04f 0c0a 	mov.w	ip, #10
 80030e8:	4619      	mov	r1, r3
 80030ea:	3401      	adds	r4, #1
 80030ec:	9305      	str	r3, [sp, #20]
 80030ee:	4620      	mov	r0, r4
 80030f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80030f4:	3a30      	subs	r2, #48	@ 0x30
 80030f6:	2a09      	cmp	r2, #9
 80030f8:	d903      	bls.n	8003102 <_svfiprintf_r+0x1a6>
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d0c6      	beq.n	800308c <_svfiprintf_r+0x130>
 80030fe:	9105      	str	r1, [sp, #20]
 8003100:	e7c4      	b.n	800308c <_svfiprintf_r+0x130>
 8003102:	4604      	mov	r4, r0
 8003104:	2301      	movs	r3, #1
 8003106:	fb0c 2101 	mla	r1, ip, r1, r2
 800310a:	e7f0      	b.n	80030ee <_svfiprintf_r+0x192>
 800310c:	ab03      	add	r3, sp, #12
 800310e:	9300      	str	r3, [sp, #0]
 8003110:	462a      	mov	r2, r5
 8003112:	4638      	mov	r0, r7
 8003114:	4b0e      	ldr	r3, [pc, #56]	@ (8003150 <_svfiprintf_r+0x1f4>)
 8003116:	a904      	add	r1, sp, #16
 8003118:	f3af 8000 	nop.w
 800311c:	1c42      	adds	r2, r0, #1
 800311e:	4606      	mov	r6, r0
 8003120:	d1d6      	bne.n	80030d0 <_svfiprintf_r+0x174>
 8003122:	89ab      	ldrh	r3, [r5, #12]
 8003124:	065b      	lsls	r3, r3, #25
 8003126:	f53f af2d 	bmi.w	8002f84 <_svfiprintf_r+0x28>
 800312a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800312c:	e72c      	b.n	8002f88 <_svfiprintf_r+0x2c>
 800312e:	ab03      	add	r3, sp, #12
 8003130:	9300      	str	r3, [sp, #0]
 8003132:	462a      	mov	r2, r5
 8003134:	4638      	mov	r0, r7
 8003136:	4b06      	ldr	r3, [pc, #24]	@ (8003150 <_svfiprintf_r+0x1f4>)
 8003138:	a904      	add	r1, sp, #16
 800313a:	f000 f87d 	bl	8003238 <_printf_i>
 800313e:	e7ed      	b.n	800311c <_svfiprintf_r+0x1c0>
 8003140:	080035f2 	.word	0x080035f2
 8003144:	080035f8 	.word	0x080035f8
 8003148:	080035fc 	.word	0x080035fc
 800314c:	00000000 	.word	0x00000000
 8003150:	08002ea5 	.word	0x08002ea5

08003154 <_printf_common>:
 8003154:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003158:	4616      	mov	r6, r2
 800315a:	4698      	mov	r8, r3
 800315c:	688a      	ldr	r2, [r1, #8]
 800315e:	690b      	ldr	r3, [r1, #16]
 8003160:	4607      	mov	r7, r0
 8003162:	4293      	cmp	r3, r2
 8003164:	bfb8      	it	lt
 8003166:	4613      	movlt	r3, r2
 8003168:	6033      	str	r3, [r6, #0]
 800316a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800316e:	460c      	mov	r4, r1
 8003170:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003174:	b10a      	cbz	r2, 800317a <_printf_common+0x26>
 8003176:	3301      	adds	r3, #1
 8003178:	6033      	str	r3, [r6, #0]
 800317a:	6823      	ldr	r3, [r4, #0]
 800317c:	0699      	lsls	r1, r3, #26
 800317e:	bf42      	ittt	mi
 8003180:	6833      	ldrmi	r3, [r6, #0]
 8003182:	3302      	addmi	r3, #2
 8003184:	6033      	strmi	r3, [r6, #0]
 8003186:	6825      	ldr	r5, [r4, #0]
 8003188:	f015 0506 	ands.w	r5, r5, #6
 800318c:	d106      	bne.n	800319c <_printf_common+0x48>
 800318e:	f104 0a19 	add.w	sl, r4, #25
 8003192:	68e3      	ldr	r3, [r4, #12]
 8003194:	6832      	ldr	r2, [r6, #0]
 8003196:	1a9b      	subs	r3, r3, r2
 8003198:	42ab      	cmp	r3, r5
 800319a:	dc2b      	bgt.n	80031f4 <_printf_common+0xa0>
 800319c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80031a0:	6822      	ldr	r2, [r4, #0]
 80031a2:	3b00      	subs	r3, #0
 80031a4:	bf18      	it	ne
 80031a6:	2301      	movne	r3, #1
 80031a8:	0692      	lsls	r2, r2, #26
 80031aa:	d430      	bmi.n	800320e <_printf_common+0xba>
 80031ac:	4641      	mov	r1, r8
 80031ae:	4638      	mov	r0, r7
 80031b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80031b4:	47c8      	blx	r9
 80031b6:	3001      	adds	r0, #1
 80031b8:	d023      	beq.n	8003202 <_printf_common+0xae>
 80031ba:	6823      	ldr	r3, [r4, #0]
 80031bc:	6922      	ldr	r2, [r4, #16]
 80031be:	f003 0306 	and.w	r3, r3, #6
 80031c2:	2b04      	cmp	r3, #4
 80031c4:	bf14      	ite	ne
 80031c6:	2500      	movne	r5, #0
 80031c8:	6833      	ldreq	r3, [r6, #0]
 80031ca:	f04f 0600 	mov.w	r6, #0
 80031ce:	bf08      	it	eq
 80031d0:	68e5      	ldreq	r5, [r4, #12]
 80031d2:	f104 041a 	add.w	r4, r4, #26
 80031d6:	bf08      	it	eq
 80031d8:	1aed      	subeq	r5, r5, r3
 80031da:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80031de:	bf08      	it	eq
 80031e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80031e4:	4293      	cmp	r3, r2
 80031e6:	bfc4      	itt	gt
 80031e8:	1a9b      	subgt	r3, r3, r2
 80031ea:	18ed      	addgt	r5, r5, r3
 80031ec:	42b5      	cmp	r5, r6
 80031ee:	d11a      	bne.n	8003226 <_printf_common+0xd2>
 80031f0:	2000      	movs	r0, #0
 80031f2:	e008      	b.n	8003206 <_printf_common+0xb2>
 80031f4:	2301      	movs	r3, #1
 80031f6:	4652      	mov	r2, sl
 80031f8:	4641      	mov	r1, r8
 80031fa:	4638      	mov	r0, r7
 80031fc:	47c8      	blx	r9
 80031fe:	3001      	adds	r0, #1
 8003200:	d103      	bne.n	800320a <_printf_common+0xb6>
 8003202:	f04f 30ff 	mov.w	r0, #4294967295
 8003206:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800320a:	3501      	adds	r5, #1
 800320c:	e7c1      	b.n	8003192 <_printf_common+0x3e>
 800320e:	2030      	movs	r0, #48	@ 0x30
 8003210:	18e1      	adds	r1, r4, r3
 8003212:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003216:	1c5a      	adds	r2, r3, #1
 8003218:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800321c:	4422      	add	r2, r4
 800321e:	3302      	adds	r3, #2
 8003220:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003224:	e7c2      	b.n	80031ac <_printf_common+0x58>
 8003226:	2301      	movs	r3, #1
 8003228:	4622      	mov	r2, r4
 800322a:	4641      	mov	r1, r8
 800322c:	4638      	mov	r0, r7
 800322e:	47c8      	blx	r9
 8003230:	3001      	adds	r0, #1
 8003232:	d0e6      	beq.n	8003202 <_printf_common+0xae>
 8003234:	3601      	adds	r6, #1
 8003236:	e7d9      	b.n	80031ec <_printf_common+0x98>

08003238 <_printf_i>:
 8003238:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800323c:	7e0f      	ldrb	r7, [r1, #24]
 800323e:	4691      	mov	r9, r2
 8003240:	2f78      	cmp	r7, #120	@ 0x78
 8003242:	4680      	mov	r8, r0
 8003244:	460c      	mov	r4, r1
 8003246:	469a      	mov	sl, r3
 8003248:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800324a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800324e:	d807      	bhi.n	8003260 <_printf_i+0x28>
 8003250:	2f62      	cmp	r7, #98	@ 0x62
 8003252:	d80a      	bhi.n	800326a <_printf_i+0x32>
 8003254:	2f00      	cmp	r7, #0
 8003256:	f000 80d1 	beq.w	80033fc <_printf_i+0x1c4>
 800325a:	2f58      	cmp	r7, #88	@ 0x58
 800325c:	f000 80b8 	beq.w	80033d0 <_printf_i+0x198>
 8003260:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003264:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003268:	e03a      	b.n	80032e0 <_printf_i+0xa8>
 800326a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800326e:	2b15      	cmp	r3, #21
 8003270:	d8f6      	bhi.n	8003260 <_printf_i+0x28>
 8003272:	a101      	add	r1, pc, #4	@ (adr r1, 8003278 <_printf_i+0x40>)
 8003274:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003278:	080032d1 	.word	0x080032d1
 800327c:	080032e5 	.word	0x080032e5
 8003280:	08003261 	.word	0x08003261
 8003284:	08003261 	.word	0x08003261
 8003288:	08003261 	.word	0x08003261
 800328c:	08003261 	.word	0x08003261
 8003290:	080032e5 	.word	0x080032e5
 8003294:	08003261 	.word	0x08003261
 8003298:	08003261 	.word	0x08003261
 800329c:	08003261 	.word	0x08003261
 80032a0:	08003261 	.word	0x08003261
 80032a4:	080033e3 	.word	0x080033e3
 80032a8:	0800330f 	.word	0x0800330f
 80032ac:	0800339d 	.word	0x0800339d
 80032b0:	08003261 	.word	0x08003261
 80032b4:	08003261 	.word	0x08003261
 80032b8:	08003405 	.word	0x08003405
 80032bc:	08003261 	.word	0x08003261
 80032c0:	0800330f 	.word	0x0800330f
 80032c4:	08003261 	.word	0x08003261
 80032c8:	08003261 	.word	0x08003261
 80032cc:	080033a5 	.word	0x080033a5
 80032d0:	6833      	ldr	r3, [r6, #0]
 80032d2:	1d1a      	adds	r2, r3, #4
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	6032      	str	r2, [r6, #0]
 80032d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80032dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80032e0:	2301      	movs	r3, #1
 80032e2:	e09c      	b.n	800341e <_printf_i+0x1e6>
 80032e4:	6833      	ldr	r3, [r6, #0]
 80032e6:	6820      	ldr	r0, [r4, #0]
 80032e8:	1d19      	adds	r1, r3, #4
 80032ea:	6031      	str	r1, [r6, #0]
 80032ec:	0606      	lsls	r6, r0, #24
 80032ee:	d501      	bpl.n	80032f4 <_printf_i+0xbc>
 80032f0:	681d      	ldr	r5, [r3, #0]
 80032f2:	e003      	b.n	80032fc <_printf_i+0xc4>
 80032f4:	0645      	lsls	r5, r0, #25
 80032f6:	d5fb      	bpl.n	80032f0 <_printf_i+0xb8>
 80032f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80032fc:	2d00      	cmp	r5, #0
 80032fe:	da03      	bge.n	8003308 <_printf_i+0xd0>
 8003300:	232d      	movs	r3, #45	@ 0x2d
 8003302:	426d      	negs	r5, r5
 8003304:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003308:	230a      	movs	r3, #10
 800330a:	4858      	ldr	r0, [pc, #352]	@ (800346c <_printf_i+0x234>)
 800330c:	e011      	b.n	8003332 <_printf_i+0xfa>
 800330e:	6821      	ldr	r1, [r4, #0]
 8003310:	6833      	ldr	r3, [r6, #0]
 8003312:	0608      	lsls	r0, r1, #24
 8003314:	f853 5b04 	ldr.w	r5, [r3], #4
 8003318:	d402      	bmi.n	8003320 <_printf_i+0xe8>
 800331a:	0649      	lsls	r1, r1, #25
 800331c:	bf48      	it	mi
 800331e:	b2ad      	uxthmi	r5, r5
 8003320:	2f6f      	cmp	r7, #111	@ 0x6f
 8003322:	6033      	str	r3, [r6, #0]
 8003324:	bf14      	ite	ne
 8003326:	230a      	movne	r3, #10
 8003328:	2308      	moveq	r3, #8
 800332a:	4850      	ldr	r0, [pc, #320]	@ (800346c <_printf_i+0x234>)
 800332c:	2100      	movs	r1, #0
 800332e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003332:	6866      	ldr	r6, [r4, #4]
 8003334:	2e00      	cmp	r6, #0
 8003336:	60a6      	str	r6, [r4, #8]
 8003338:	db05      	blt.n	8003346 <_printf_i+0x10e>
 800333a:	6821      	ldr	r1, [r4, #0]
 800333c:	432e      	orrs	r6, r5
 800333e:	f021 0104 	bic.w	r1, r1, #4
 8003342:	6021      	str	r1, [r4, #0]
 8003344:	d04b      	beq.n	80033de <_printf_i+0x1a6>
 8003346:	4616      	mov	r6, r2
 8003348:	fbb5 f1f3 	udiv	r1, r5, r3
 800334c:	fb03 5711 	mls	r7, r3, r1, r5
 8003350:	5dc7      	ldrb	r7, [r0, r7]
 8003352:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003356:	462f      	mov	r7, r5
 8003358:	42bb      	cmp	r3, r7
 800335a:	460d      	mov	r5, r1
 800335c:	d9f4      	bls.n	8003348 <_printf_i+0x110>
 800335e:	2b08      	cmp	r3, #8
 8003360:	d10b      	bne.n	800337a <_printf_i+0x142>
 8003362:	6823      	ldr	r3, [r4, #0]
 8003364:	07df      	lsls	r7, r3, #31
 8003366:	d508      	bpl.n	800337a <_printf_i+0x142>
 8003368:	6923      	ldr	r3, [r4, #16]
 800336a:	6861      	ldr	r1, [r4, #4]
 800336c:	4299      	cmp	r1, r3
 800336e:	bfde      	ittt	le
 8003370:	2330      	movle	r3, #48	@ 0x30
 8003372:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003376:	f106 36ff 	addle.w	r6, r6, #4294967295
 800337a:	1b92      	subs	r2, r2, r6
 800337c:	6122      	str	r2, [r4, #16]
 800337e:	464b      	mov	r3, r9
 8003380:	4621      	mov	r1, r4
 8003382:	4640      	mov	r0, r8
 8003384:	f8cd a000 	str.w	sl, [sp]
 8003388:	aa03      	add	r2, sp, #12
 800338a:	f7ff fee3 	bl	8003154 <_printf_common>
 800338e:	3001      	adds	r0, #1
 8003390:	d14a      	bne.n	8003428 <_printf_i+0x1f0>
 8003392:	f04f 30ff 	mov.w	r0, #4294967295
 8003396:	b004      	add	sp, #16
 8003398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800339c:	6823      	ldr	r3, [r4, #0]
 800339e:	f043 0320 	orr.w	r3, r3, #32
 80033a2:	6023      	str	r3, [r4, #0]
 80033a4:	2778      	movs	r7, #120	@ 0x78
 80033a6:	4832      	ldr	r0, [pc, #200]	@ (8003470 <_printf_i+0x238>)
 80033a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80033ac:	6823      	ldr	r3, [r4, #0]
 80033ae:	6831      	ldr	r1, [r6, #0]
 80033b0:	061f      	lsls	r7, r3, #24
 80033b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80033b6:	d402      	bmi.n	80033be <_printf_i+0x186>
 80033b8:	065f      	lsls	r7, r3, #25
 80033ba:	bf48      	it	mi
 80033bc:	b2ad      	uxthmi	r5, r5
 80033be:	6031      	str	r1, [r6, #0]
 80033c0:	07d9      	lsls	r1, r3, #31
 80033c2:	bf44      	itt	mi
 80033c4:	f043 0320 	orrmi.w	r3, r3, #32
 80033c8:	6023      	strmi	r3, [r4, #0]
 80033ca:	b11d      	cbz	r5, 80033d4 <_printf_i+0x19c>
 80033cc:	2310      	movs	r3, #16
 80033ce:	e7ad      	b.n	800332c <_printf_i+0xf4>
 80033d0:	4826      	ldr	r0, [pc, #152]	@ (800346c <_printf_i+0x234>)
 80033d2:	e7e9      	b.n	80033a8 <_printf_i+0x170>
 80033d4:	6823      	ldr	r3, [r4, #0]
 80033d6:	f023 0320 	bic.w	r3, r3, #32
 80033da:	6023      	str	r3, [r4, #0]
 80033dc:	e7f6      	b.n	80033cc <_printf_i+0x194>
 80033de:	4616      	mov	r6, r2
 80033e0:	e7bd      	b.n	800335e <_printf_i+0x126>
 80033e2:	6833      	ldr	r3, [r6, #0]
 80033e4:	6825      	ldr	r5, [r4, #0]
 80033e6:	1d18      	adds	r0, r3, #4
 80033e8:	6961      	ldr	r1, [r4, #20]
 80033ea:	6030      	str	r0, [r6, #0]
 80033ec:	062e      	lsls	r6, r5, #24
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	d501      	bpl.n	80033f6 <_printf_i+0x1be>
 80033f2:	6019      	str	r1, [r3, #0]
 80033f4:	e002      	b.n	80033fc <_printf_i+0x1c4>
 80033f6:	0668      	lsls	r0, r5, #25
 80033f8:	d5fb      	bpl.n	80033f2 <_printf_i+0x1ba>
 80033fa:	8019      	strh	r1, [r3, #0]
 80033fc:	2300      	movs	r3, #0
 80033fe:	4616      	mov	r6, r2
 8003400:	6123      	str	r3, [r4, #16]
 8003402:	e7bc      	b.n	800337e <_printf_i+0x146>
 8003404:	6833      	ldr	r3, [r6, #0]
 8003406:	2100      	movs	r1, #0
 8003408:	1d1a      	adds	r2, r3, #4
 800340a:	6032      	str	r2, [r6, #0]
 800340c:	681e      	ldr	r6, [r3, #0]
 800340e:	6862      	ldr	r2, [r4, #4]
 8003410:	4630      	mov	r0, r6
 8003412:	f000 f859 	bl	80034c8 <memchr>
 8003416:	b108      	cbz	r0, 800341c <_printf_i+0x1e4>
 8003418:	1b80      	subs	r0, r0, r6
 800341a:	6060      	str	r0, [r4, #4]
 800341c:	6863      	ldr	r3, [r4, #4]
 800341e:	6123      	str	r3, [r4, #16]
 8003420:	2300      	movs	r3, #0
 8003422:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003426:	e7aa      	b.n	800337e <_printf_i+0x146>
 8003428:	4632      	mov	r2, r6
 800342a:	4649      	mov	r1, r9
 800342c:	4640      	mov	r0, r8
 800342e:	6923      	ldr	r3, [r4, #16]
 8003430:	47d0      	blx	sl
 8003432:	3001      	adds	r0, #1
 8003434:	d0ad      	beq.n	8003392 <_printf_i+0x15a>
 8003436:	6823      	ldr	r3, [r4, #0]
 8003438:	079b      	lsls	r3, r3, #30
 800343a:	d413      	bmi.n	8003464 <_printf_i+0x22c>
 800343c:	68e0      	ldr	r0, [r4, #12]
 800343e:	9b03      	ldr	r3, [sp, #12]
 8003440:	4298      	cmp	r0, r3
 8003442:	bfb8      	it	lt
 8003444:	4618      	movlt	r0, r3
 8003446:	e7a6      	b.n	8003396 <_printf_i+0x15e>
 8003448:	2301      	movs	r3, #1
 800344a:	4632      	mov	r2, r6
 800344c:	4649      	mov	r1, r9
 800344e:	4640      	mov	r0, r8
 8003450:	47d0      	blx	sl
 8003452:	3001      	adds	r0, #1
 8003454:	d09d      	beq.n	8003392 <_printf_i+0x15a>
 8003456:	3501      	adds	r5, #1
 8003458:	68e3      	ldr	r3, [r4, #12]
 800345a:	9903      	ldr	r1, [sp, #12]
 800345c:	1a5b      	subs	r3, r3, r1
 800345e:	42ab      	cmp	r3, r5
 8003460:	dcf2      	bgt.n	8003448 <_printf_i+0x210>
 8003462:	e7eb      	b.n	800343c <_printf_i+0x204>
 8003464:	2500      	movs	r5, #0
 8003466:	f104 0619 	add.w	r6, r4, #25
 800346a:	e7f5      	b.n	8003458 <_printf_i+0x220>
 800346c:	08003603 	.word	0x08003603
 8003470:	08003614 	.word	0x08003614

08003474 <memmove>:
 8003474:	4288      	cmp	r0, r1
 8003476:	b510      	push	{r4, lr}
 8003478:	eb01 0402 	add.w	r4, r1, r2
 800347c:	d902      	bls.n	8003484 <memmove+0x10>
 800347e:	4284      	cmp	r4, r0
 8003480:	4623      	mov	r3, r4
 8003482:	d807      	bhi.n	8003494 <memmove+0x20>
 8003484:	1e43      	subs	r3, r0, #1
 8003486:	42a1      	cmp	r1, r4
 8003488:	d008      	beq.n	800349c <memmove+0x28>
 800348a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800348e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003492:	e7f8      	b.n	8003486 <memmove+0x12>
 8003494:	4601      	mov	r1, r0
 8003496:	4402      	add	r2, r0
 8003498:	428a      	cmp	r2, r1
 800349a:	d100      	bne.n	800349e <memmove+0x2a>
 800349c:	bd10      	pop	{r4, pc}
 800349e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80034a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80034a6:	e7f7      	b.n	8003498 <memmove+0x24>

080034a8 <_sbrk_r>:
 80034a8:	b538      	push	{r3, r4, r5, lr}
 80034aa:	2300      	movs	r3, #0
 80034ac:	4d05      	ldr	r5, [pc, #20]	@ (80034c4 <_sbrk_r+0x1c>)
 80034ae:	4604      	mov	r4, r0
 80034b0:	4608      	mov	r0, r1
 80034b2:	602b      	str	r3, [r5, #0]
 80034b4:	f7fd fb1c 	bl	8000af0 <_sbrk>
 80034b8:	1c43      	adds	r3, r0, #1
 80034ba:	d102      	bne.n	80034c2 <_sbrk_r+0x1a>
 80034bc:	682b      	ldr	r3, [r5, #0]
 80034be:	b103      	cbz	r3, 80034c2 <_sbrk_r+0x1a>
 80034c0:	6023      	str	r3, [r4, #0]
 80034c2:	bd38      	pop	{r3, r4, r5, pc}
 80034c4:	20000228 	.word	0x20000228

080034c8 <memchr>:
 80034c8:	4603      	mov	r3, r0
 80034ca:	b510      	push	{r4, lr}
 80034cc:	b2c9      	uxtb	r1, r1
 80034ce:	4402      	add	r2, r0
 80034d0:	4293      	cmp	r3, r2
 80034d2:	4618      	mov	r0, r3
 80034d4:	d101      	bne.n	80034da <memchr+0x12>
 80034d6:	2000      	movs	r0, #0
 80034d8:	e003      	b.n	80034e2 <memchr+0x1a>
 80034da:	7804      	ldrb	r4, [r0, #0]
 80034dc:	3301      	adds	r3, #1
 80034de:	428c      	cmp	r4, r1
 80034e0:	d1f6      	bne.n	80034d0 <memchr+0x8>
 80034e2:	bd10      	pop	{r4, pc}

080034e4 <memcpy>:
 80034e4:	440a      	add	r2, r1
 80034e6:	4291      	cmp	r1, r2
 80034e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80034ec:	d100      	bne.n	80034f0 <memcpy+0xc>
 80034ee:	4770      	bx	lr
 80034f0:	b510      	push	{r4, lr}
 80034f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80034f6:	4291      	cmp	r1, r2
 80034f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80034fc:	d1f9      	bne.n	80034f2 <memcpy+0xe>
 80034fe:	bd10      	pop	{r4, pc}

08003500 <_realloc_r>:
 8003500:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003504:	4607      	mov	r7, r0
 8003506:	4614      	mov	r4, r2
 8003508:	460d      	mov	r5, r1
 800350a:	b921      	cbnz	r1, 8003516 <_realloc_r+0x16>
 800350c:	4611      	mov	r1, r2
 800350e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003512:	f7ff bc3b 	b.w	8002d8c <_malloc_r>
 8003516:	b92a      	cbnz	r2, 8003524 <_realloc_r+0x24>
 8003518:	f7ff fbce 	bl	8002cb8 <_free_r>
 800351c:	4625      	mov	r5, r4
 800351e:	4628      	mov	r0, r5
 8003520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003524:	f000 f81a 	bl	800355c <_malloc_usable_size_r>
 8003528:	4284      	cmp	r4, r0
 800352a:	4606      	mov	r6, r0
 800352c:	d802      	bhi.n	8003534 <_realloc_r+0x34>
 800352e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003532:	d8f4      	bhi.n	800351e <_realloc_r+0x1e>
 8003534:	4621      	mov	r1, r4
 8003536:	4638      	mov	r0, r7
 8003538:	f7ff fc28 	bl	8002d8c <_malloc_r>
 800353c:	4680      	mov	r8, r0
 800353e:	b908      	cbnz	r0, 8003544 <_realloc_r+0x44>
 8003540:	4645      	mov	r5, r8
 8003542:	e7ec      	b.n	800351e <_realloc_r+0x1e>
 8003544:	42b4      	cmp	r4, r6
 8003546:	4622      	mov	r2, r4
 8003548:	4629      	mov	r1, r5
 800354a:	bf28      	it	cs
 800354c:	4632      	movcs	r2, r6
 800354e:	f7ff ffc9 	bl	80034e4 <memcpy>
 8003552:	4629      	mov	r1, r5
 8003554:	4638      	mov	r0, r7
 8003556:	f7ff fbaf 	bl	8002cb8 <_free_r>
 800355a:	e7f1      	b.n	8003540 <_realloc_r+0x40>

0800355c <_malloc_usable_size_r>:
 800355c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003560:	1f18      	subs	r0, r3, #4
 8003562:	2b00      	cmp	r3, #0
 8003564:	bfbc      	itt	lt
 8003566:	580b      	ldrlt	r3, [r1, r0]
 8003568:	18c0      	addlt	r0, r0, r3
 800356a:	4770      	bx	lr

0800356c <_init>:
 800356c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800356e:	bf00      	nop
 8003570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003572:	bc08      	pop	{r3}
 8003574:	469e      	mov	lr, r3
 8003576:	4770      	bx	lr

08003578 <_fini>:
 8003578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800357a:	bf00      	nop
 800357c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800357e:	bc08      	pop	{r3}
 8003580:	469e      	mov	lr, r3
 8003582:	4770      	bx	lr
