{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493844867534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493844867570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  3 17:54:27 2017 " "Processing started: Wed May  3 17:54:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493844867570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493844867570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex2a -c Divisor50Clk " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex2a -c Divisor50Clk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493844867571 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493844868048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divisor50Clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Divisor50Clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor50Clk-Behavior " "Found design unit 1: Divisor50Clk-Behavior" {  } { { "Divisor50Clk.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 8/ex 2a/Divisor50Clk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493844868784 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor50Clk " "Found entity 1: Divisor50Clk" {  } { { "Divisor50Clk.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 8/ex 2a/Divisor50Clk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493844868784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493844868784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Divisor50Clk " "Elaborating entity \"Divisor50Clk\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493844869003 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count Divisor50Clk.vhd(26) " "VHDL Process Statement warning at Divisor50Clk.vhd(26): signal \"Count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divisor50Clk.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 8/ex 2a/Divisor50Clk.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1493844869005 "|Divisor50Clk"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "clk_temp Divisor50Clk.vhd(17) " "Can't infer register for \"clk_temp\" at Divisor50Clk.vhd(17) because it does not hold its value outside the clock edge" {  } { { "Divisor50Clk.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 8/ex 2a/Divisor50Clk.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1493844869006 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_temp Divisor50Clk.vhd(14) " "Inferred latch for \"clk_temp\" at Divisor50Clk.vhd(14)" {  } { { "Divisor50Clk.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 8/ex 2a/Divisor50Clk.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493844869006 "|Divisor50Clk"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "Divisor50Clk.vhd(17) " "HDL error at Divisor50Clk.vhd(17): couldn't implement registers for assignments on this clock edge" {  } { { "Divisor50Clk.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 8/ex 2a/Divisor50Clk.vhd" 17 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1493844869006 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1493844869007 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "385 " "Peak virtual memory: 385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493844870352 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May  3 17:54:30 2017 " "Processing ended: Wed May  3 17:54:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493844870352 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493844870352 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493844870352 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493844870352 ""}
