<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="top_auto_pc_1_synth_1" LaunchDir="F:/intel_project/AX7021_SDK_UPDATE/09_dma_loopback/dma_test.runs/top_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_auto_us_0_synth_1" LaunchDir="F:/intel_project/AX7021_SDK_UPDATE/09_dma_loopback/dma_test.runs/top_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_xbar_0_synth_1" LaunchDir="F:/intel_project/AX7021_SDK_UPDATE/09_dma_loopback/dma_test.runs/top_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_auto_us_1_synth_1" LaunchDir="F:/intel_project/AX7021_SDK_UPDATE/09_dma_loopback/dma_test.runs/top_auto_us_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_auto_pc_0_synth_1" LaunchDir="F:/intel_project/AX7021_SDK_UPDATE/09_dma_loopback/dma_test.runs/top_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_axi_dma_0_0_synth_1" LaunchDir="F:/intel_project/AX7021_SDK_UPDATE/09_dma_loopback/dma_test.runs/top_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_axis_data_fifo_0_0_synth_1" LaunchDir="F:/intel_project/AX7021_SDK_UPDATE/09_dma_loopback/dma_test.runs/top_axis_data_fifo_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_processing_system7_0_0_synth_1" LaunchDir="F:/intel_project/AX7021_SDK_UPDATE/09_dma_loopback/dma_test.runs/top_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_xlconcat_0_0_synth_1" LaunchDir="F:/intel_project/AX7021_SDK_UPDATE/09_dma_loopback/dma_test.runs/top_xlconcat_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_rst_clk_wiz_100M_0_synth_1" LaunchDir="F:/intel_project/AX7021_SDK_UPDATE/09_dma_loopback/dma_test.runs/top_rst_clk_wiz_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="F:/intel_project/AX7021_SDK_UPDATE/09_dma_loopback/dma_test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="top_auto_pc_1_synth_1"/>
		<Parent Id="top_auto_us_0_synth_1"/>
		<Parent Id="top_xbar_0_synth_1"/>
		<Parent Id="top_auto_us_1_synth_1"/>
		<Parent Id="top_auto_pc_0_synth_1"/>
		<Parent Id="top_axi_dma_0_0_synth_1"/>
		<Parent Id="top_axis_data_fifo_0_0_synth_1"/>
		<Parent Id="top_processing_system7_0_0_synth_1"/>
		<Parent Id="top_xlconcat_0_0_synth_1"/>
		<Parent Id="top_rst_clk_wiz_100M_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="F:/intel_project/AX7021_SDK_UPDATE/09_dma_loopback/dma_test.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="top_auto_pc_1_synth_1"/>
		<Parent Id="top_auto_us_0_synth_1"/>
		<Parent Id="top_xbar_0_synth_1"/>
		<Parent Id="top_auto_us_1_synth_1"/>
		<Parent Id="top_auto_pc_0_synth_1"/>
		<Parent Id="top_axi_dma_0_0_synth_1"/>
		<Parent Id="top_axis_data_fifo_0_0_synth_1"/>
		<Parent Id="top_processing_system7_0_0_synth_1"/>
		<Parent Id="top_xlconcat_0_0_synth_1"/>
		<Parent Id="top_rst_clk_wiz_100M_0_synth_1"/>
	</Run>
</Runs>

