{"vcs1":{"timestamp_begin":1679133688.522721711, "rt":1.00, "ut":0.30, "st":0.15}}
{"vcselab":{"timestamp_begin":1679133689.553361876, "rt":1.42, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1679133690.999731341, "rt":1.00, "ut":0.07, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679133688.248651192}
{"VCS_COMP_START_TIME": 1679133688.248651192}
{"VCS_COMP_END_TIME": 1679133692.877405861}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 340992}}
{"stitch_vcselab": {"peak_mem": 238992}}
