{
	"acmid": "2755755",
	"author": [
		"Jianfeng Liu",
		"Mi-Suk Hong",
		"Kyung Tae Do",
		"Jung Yun Choi",
		"Jaehong Park",
		"Mohit Kumar",
		"Manish Kumar",
		"Nikhil Tripathi",
		"Abhishek Ranjan"
	],
	"booktitle": "Proceedings of the 19th Conference and Exhibition on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2015",
	"dblpkey": "conf/date/LiuHDCPKKTR15",
	"ieeearid": 7092349,
	"pages": "1-6",
	"publisher": "ACM",
	"stemmed": [
		"clock",
		"domain",
		"cross",
		"awar",
		"sequenti",
		"clock",
		"gate"
	],
	"title": "Clock domain crossing aware sequential clock gating",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2015
}