{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79969,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79989,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000314526,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000149748,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 4.98073e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000149748,
	"finish__design__instance__count__class:buffer": 31,
	"finish__design__instance__area__class:buffer": 227.718,
	"finish__design__instance__count__class:timing_repair_buffer": 219,
	"finish__design__instance__area__class:timing_repair_buffer": 883.347,
	"finish__design__instance__count__class:inverter": 11,
	"finish__design__instance__area__class:inverter": 41.2896,
	"finish__design__instance__count__class:sequential_cell": 124,
	"finish__design__instance__area__class:sequential_cell": 3128,
	"finish__design__instance__count__class:multi_input_combinational_cell": 421,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3131.75,
	"finish__design__instance__count": 806,
	"finish__design__instance__area": 7412.11,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.587542,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.677728,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000936885,
	"finish__power__switching__total": 0.000986138,
	"finish__power__leakage__total": 3.08913e-09,
	"finish__power__total": 0.00192303,
	"finish__design__io": 219,
	"finish__design__die__area": 12029.7,
	"finish__design__core__area": 11078.1,
	"finish__design__instance__count": 946,
	"finish__design__instance__area": 7587.28,
	"finish__design__instance__count__stdcell": 946,
	"finish__design__instance__area__stdcell": 7587.28,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.684888,
	"finish__design__instance__utilization__stdcell": 0.684888,
	"finish__design__rows": 38,
	"finish__design__rows:unithd": 38,
	"finish__design__sites": 8854,
	"finish__design__sites:unithd": 8854,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}