Welcome to my personal repository, where digital designs come to life through Verilog! 

Repository Overview:

This repository is my playground for exploring the intricacies of digital design using Verilog. From simple logic gates to complex circuits, find all my digital design experiments here. 

Projects Featured:

-Digital Clock - Timekeeping reimagined with digital logic.

-FSM Digital Lock - A security solution powered by state machines, responding to specific input sequences.
