set a(0-446) {NAME asn(regs.regs(1))#1 TYPE ASSIGN PAR 0-445 XREFS 68922 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-455 {}}} SUCCS {{258 0 0-455 {}}} CYCLES {}}
set a(0-447) {NAME asn(regs.regs(0))#1 TYPE ASSIGN PAR 0-445 XREFS 68923 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-455 {}}} SUCCS {{258 0 0-455 {}}} CYCLES {}}
set a(0-448) {NAME asn(acc#15(0))#1 TYPE ASSIGN PAR 0-445 XREFS 68924 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-455 {}}} SUCCS {{258 0 0-455 {}}} CYCLES {}}
set a(0-449) {NAME asn(acc#15(1))#1 TYPE ASSIGN PAR 0-445 XREFS 68925 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-455 {}}} SUCCS {{258 0 0-455 {}}} CYCLES {}}
set a(0-450) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-445 XREFS 68926 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-455 {}}} SUCCS {{258 0 0-455 {}}} CYCLES {}}
set a(0-451) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-445 XREFS 68927 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-455 {}}} SUCCS {{258 0 0-455 {}}} CYCLES {}}
set a(0-452) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-445 XREFS 68928 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-455 {}}} SUCCS {{258 0 0-455 {}}} CYCLES {}}
set a(0-453) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-445 XREFS 68929 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-455 {}}} SUCCS {{258 0 0-455 {}}} CYCLES {}}
set a(0-454) {NAME volume_previous:asn(volume_previous) TYPE ASSIGN PAR 0-445 XREFS 68930 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-455 {}}} SUCCS {{259 0 0-455 {}}} CYCLES {}}
set a(0-456) {NAME oif#5:asn(lor#2.sva#1) TYPE ASSIGN PAR 0-455 XREFS 68931 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-1049 {}}} CYCLES {}}
set a(0-457) {NAME oif#4:asn(lor#3.sva#1) TYPE ASSIGN PAR 0-455 XREFS 68932 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-1025 {}}} CYCLES {}}
set a(0-458) {NAME oif#3:asn(lor#4.sva#1) TYPE ASSIGN PAR 0-455 XREFS 68933 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-1001 {}}} CYCLES {}}
set a(0-459) {NAME oif#2:asn(lor#5.sva#1) TYPE ASSIGN PAR 0-455 XREFS 68934 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-977 {}}} CYCLES {}}
set a(0-460) {NAME aif#51:aif:asn(land#15.sva#1) TYPE ASSIGN PAR 0-455 XREFS 68935 LOC {0 1.0 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {} SUCCS {{258 0 0-951 {}}} CYCLES {}}
set a(0-461) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-455 XREFS 68936 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-880 {}}} CYCLES {}}
set a(0-462) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-455 XREFS 68937 LOC {0 1.0 1 1.0 1 1.0 2 0.7919105999999999} PREDS {} SUCCS {{258 0 0-861 {}}} CYCLES {}}
set a(0-463) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-455 XREFS 68938 LOC {0 1.0 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {} SUCCS {{258 0 0-850 {}}} CYCLES {}}
set a(0-464) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-455 XREFS 68939 LOC {0 1.0 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {} SUCCS {{258 0 0-831 {}}} CYCLES {}}
set a(0-465) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-455 XREFS 68940 LOC {0 1.0 1 0.80595675 1 0.80595675 2 0.32945094999999996} PREDS {} SUCCS {{258 0 0-806 {}}} CYCLES {}}
set a(0-466) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-455 XREFS 68941 LOC {0 1.0 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {} SUCCS {{258 0 0-804 {}}} CYCLES {}}
set a(0-467) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-455 XREFS 68942 LOC {0 1.0 1 0.80595675 1 0.80595675 2 0.32945094999999996} PREDS {} SUCCS {{258 0 0-771 {}}} CYCLES {}}
set a(0-468) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-455 XREFS 68943 LOC {0 1.0 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {} SUCCS {{258 0 0-769 {}}} CYCLES {}}
set a(0-469) {NAME acc:asn(acc#15(1).sva#2) TYPE ASSIGN PAR 0-455 XREFS 68944 LOC {0 1.0 1 0.73015835 1 0.73015835 2 0.257945725} PREDS {} SUCCS {{258 0 0-736 {}}} CYCLES {}}
set a(0-470) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-455 XREFS 68945 LOC {0 1.0 1 0.6766346249999999 1 0.6766346249999999 2 0.204422} PREDS {} SUCCS {{258 0 0-733 {}}} CYCLES {}}
set a(0-471) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-455 XREFS 68946 LOC {0 1.0 1 0.53307445 1 0.53307445 2 0.060861824999999994} PREDS {} SUCCS {{258 0 0-721 {}}} CYCLES {}}
set a(0-472) {NAME acc:asn(acc#15(0).sva#2) TYPE ASSIGN PAR 0-455 XREFS 68947 LOC {0 1.0 1 0.640514975 1 0.640514975 2 0.257945725} PREDS {} SUCCS {{258 0 0-709 {}}} CYCLES {}}
set a(0-473) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-455 XREFS 68948 LOC {0 1.0 1 0.58699125 1 0.58699125 2 0.204422} PREDS {} SUCCS {{258 0 0-706 {}}} CYCLES {}}
set a(0-474) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-455 XREFS 68949 LOC {0 1.0 1 0.5013588 1 0.5013588 2 0.11878955} PREDS {} SUCCS {{258 0 0-699 {}}} CYCLES {}}
set a(0-475) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-455 XREFS 68950 LOC {0 1.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {} SUCCS {{258 0 0-672 {}}} CYCLES {}}
set a(0-476) {NAME SHIFT:if:else:else:else:asn(regs.regs(1)) TYPE ASSIGN PAR 0-455 XREFS 68951 LOC {0 1.0 1 0.09293755 1 0.09293755 2 0.47852382499999996} PREDS {{262 0 0-1072 {}}} SUCCS {{256 0 0-1072 {}} {258 0 0-1073 {}}} CYCLES {}}
set a(0-477) {NAME MAC1:asn TYPE ASSIGN PAR 0-455 XREFS 68952 LOC {0 1.0 0 1.0 0 1.0 1 0.47852382499999996} PREDS {{262 0 0-1073 {}}} SUCCS {{259 0 0-478 {}} {256 0 0-1073 {}}} CYCLES {}}
set a(0-478) {NAME MAC1:slc(regs.regs(2)) TYPE READSLICE PAR 0-455 XREFS 68953 LOC {0 1.0 0 1.0 0 1.0 1 0.47852382499999996} PREDS {{259 0 0-477 {}}} SUCCS {{258 0 0-481 {}}} CYCLES {}}
set a(0-479) {NAME MAC1:asn#16 TYPE ASSIGN PAR 0-455 XREFS 68954 LOC {0 1.0 0 1.0 0 1.0 1 0.47852382499999996} PREDS {{262 0 0-1073 {}}} SUCCS {{259 0 0-480 {}} {256 0 0-1073 {}}} CYCLES {}}
set a(0-480) {NAME MAC1:slc(regs.regs(2))#22 TYPE READSLICE PAR 0-455 XREFS 68955 LOC {0 1.0 0 1.0 0 1.0 1 0.47852382499999996} PREDS {{259 0 0-479 {}}} SUCCS {{259 0 0-481 {}}} CYCLES {}}
set a(0-481) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#42 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-455 XREFS 68956 LOC {1 0.0 1 0.011598275 1 0.011598275 1 0.09293750333641132 1 0.5598630533364113} PREDS {{258 0 0-478 {}} {259 0 0-480 {}}} SUCCS {{258 0 0-487 {}}} CYCLES {}}
set a(0-482) {NAME MAC1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 68957 LOC {1 0.0 1 0.011598275 1 0.011598275 1 0.47852382499999996} PREDS {} SUCCS {{259 0 0-483 {}}} CYCLES {}}
set a(0-483) {NAME MAC1:slc(vin) TYPE READSLICE PAR 0-455 XREFS 68958 LOC {1 0.0 1 0.011598275 1 0.011598275 1 0.47852382499999996} PREDS {{259 0 0-482 {}}} SUCCS {{258 0 0-486 {}}} CYCLES {}}
set a(0-484) {NAME MAC1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 68959 LOC {1 0.0 1 0.011598275 1 0.011598275 1 0.47852382499999996} PREDS {} SUCCS {{259 0 0-485 {}}} CYCLES {}}
set a(0-485) {NAME MAC1:slc(vin)#9 TYPE READSLICE PAR 0-455 XREFS 68960 LOC {1 0.0 1 0.011598275 1 0.011598275 1 0.47852382499999996} PREDS {{259 0 0-484 {}}} SUCCS {{259 0 0-486 {}}} CYCLES {}}
set a(0-486) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#41 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-455 XREFS 68961 LOC {1 0.0 1 0.011598275 1 0.011598275 1 0.09293750333641132 1 0.5598630533364113} PREDS {{258 0 0-483 {}} {259 0 0-485 {}}} SUCCS {{259 0 0-487 {}}} CYCLES {}}
set a(0-487) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#45 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-455 XREFS 68962 LOC {1 0.081339275 1 0.09293755 1 0.09293755 1 0.17846343137342835 1 0.6453889813734284} PREDS {{258 0 0-481 {}} {259 0 0-486 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-488) {NAME MAC1:asn#19 TYPE ASSIGN PAR 0-455 XREFS 68963 LOC {0 1.0 0 1.0 0 1.0 1 0.5598631} PREDS {{262 0 0-1073 {}}} SUCCS {{259 0 0-489 {}} {256 0 0-1073 {}}} CYCLES {}}
set a(0-489) {NAME MAC1:slc(regs.regs(2))#23 TYPE READSLICE PAR 0-455 XREFS 68964 LOC {0 1.0 0 1.0 0 1.0 1 0.5598631} PREDS {{259 0 0-488 {}}} SUCCS {{259 0 0-490 {}}} CYCLES {}}
set a(0-490) {NAME MAC1:conc#79 TYPE CONCATENATE PAR 0-455 XREFS 68965 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.5598631} PREDS {{259 0 0-489 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-491) {NAME MAC1:asn#20 TYPE ASSIGN PAR 0-455 XREFS 68966 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.5598631} PREDS {{262 0 0-1072 {}}} SUCCS {{259 0 0-492 {}} {256 0 0-1072 {}}} CYCLES {}}
set a(0-492) {NAME MAC1:slc(regs.regs(1)) TYPE READSLICE PAR 0-455 XREFS 68967 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.5598631} PREDS {{259 0 0-491 {}}} SUCCS {{259 0 0-493 {}}} CYCLES {}}
set a(0-493) {NAME MAC1:conc#80 TYPE CONCATENATE PAR 0-455 XREFS 68968 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.5598631} PREDS {{259 0 0-492 {}}} SUCCS {{259 0 0-494 {}}} CYCLES {}}
set a(0-494) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#44 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-455 XREFS 68969 LOC {1 0.0 1 0.09293755 1 0.09293755 1 0.17846343137342835 1 0.6453889813734284} PREDS {{258 0 0-490 {}} {259 0 0-493 {}}} SUCCS {{259 0 0-495 {}}} CYCLES {}}
set a(0-495) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#47 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-455 XREFS 68970 LOC {1 0.1668652 1 0.17846347499999998 1 0.17846347499999998 1 0.26810680349977767 1 0.7350323534997776} PREDS {{258 0 0-487 {}} {259 0 0-494 {}}} SUCCS {{258 0 0-507 {}}} CYCLES {}}
set a(0-496) {NAME MAC1:asn#21 TYPE ASSIGN PAR 0-455 XREFS 68971 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.5598631} PREDS {{262 0 0-1072 {}}} SUCCS {{259 0 0-497 {}} {256 0 0-1072 {}}} CYCLES {}}
set a(0-497) {NAME MAC1:slc(regs.regs(1))#22 TYPE READSLICE PAR 0-455 XREFS 68972 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.5598631} PREDS {{259 0 0-496 {}}} SUCCS {{259 0 0-498 {}}} CYCLES {}}
set a(0-498) {NAME MAC1:conc#81 TYPE CONCATENATE PAR 0-455 XREFS 68973 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.5598631} PREDS {{259 0 0-497 {}}} SUCCS {{258 0 0-502 {}}} CYCLES {}}
set a(0-499) {NAME MAC1:asn#22 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 68974 LOC {1 0.0 1 0.09293755 1 0.09293755 1 0.5598631} PREDS {} SUCCS {{259 0 0-500 {}}} CYCLES {}}
set a(0-500) {NAME MAC1:slc(vin)#10 TYPE READSLICE PAR 0-455 XREFS 68975 LOC {1 0.0 1 0.09293755 1 0.09293755 1 0.5598631} PREDS {{259 0 0-499 {}}} SUCCS {{259 0 0-501 {}}} CYCLES {}}
set a(0-501) {NAME MAC1:conc#82 TYPE CONCATENATE PAR 0-455 XREFS 68976 LOC {1 0.0 1 0.09293755 1 0.09293755 1 0.5598631} PREDS {{259 0 0-500 {}}} SUCCS {{259 0 0-502 {}}} CYCLES {}}
set a(0-502) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#43 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-455 XREFS 68977 LOC {1 0.0 1 0.09293755 1 0.09293755 1 0.17846343137342835 1 0.6453889813734284} PREDS {{258 0 0-498 {}} {259 0 0-501 {}}} SUCCS {{258 0 0-506 {}}} CYCLES {}}
set a(0-503) {NAME MAC1:asn#23 TYPE ASSIGN PAR 0-455 XREFS 68978 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.645389025} PREDS {{262 0 0-1072 {}}} SUCCS {{259 0 0-504 {}} {256 0 0-1072 {}}} CYCLES {}}
set a(0-504) {NAME MAC1:slc(regs.regs(1))#23 TYPE READSLICE PAR 0-455 XREFS 68979 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.645389025} PREDS {{259 0 0-503 {}}} SUCCS {{259 0 0-505 {}}} CYCLES {}}
set a(0-505) {NAME MAC1:conc#83 TYPE CONCATENATE PAR 0-455 XREFS 68980 LOC {0 1.0 1 0.17846347499999998 1 0.17846347499999998 1 0.645389025} PREDS {{259 0 0-504 {}}} SUCCS {{259 0 0-506 {}}} CYCLES {}}
set a(0-506) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#46 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-455 XREFS 68981 LOC {1 0.085525925 1 0.17846347499999998 1 0.17846347499999998 1 0.26810680349977767 1 0.7350323534997776} PREDS {{258 0 0-502 {}} {259 0 0-505 {}}} SUCCS {{259 0 0-507 {}}} CYCLES {}}
set a(0-507) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-455 XREFS 68982 LOC {1 0.25650857499999996 1 0.26810685 1 0.26810685 1 0.36180951205035816 1 0.8287350620503581} PREDS {{258 0 0-495 {}} {259 0 0-506 {}}} SUCCS {{259 0 0-508 {}}} CYCLES {}}
set a(0-508) {NAME MAC1:slc TYPE READSLICE PAR 0-455 XREFS 68983 LOC {1 0.350211275 1 0.36180955 1 0.36180955 1 0.8287351} PREDS {{259 0 0-507 {}}} SUCCS {{258 0 0-689 {}} {258 0 0-693 {}} {258 0 0-710 {}} {258 0 0-1051 {}}} CYCLES {}}
set a(0-509) {NAME MAC1:asn#24 TYPE ASSIGN PAR 0-455 XREFS 68984 LOC {0 1.0 0 1.0 0 1.0 1 0.564156275} PREDS {{262 0 0-1073 {}}} SUCCS {{259 0 0-510 {}} {256 0 0-1073 {}}} CYCLES {}}
set a(0-510) {NAME MAC1:slc(regs.regs(2))#24 TYPE READSLICE PAR 0-455 XREFS 68985 LOC {0 1.0 0 1.0 0 1.0 1 0.564156275} PREDS {{259 0 0-509 {}}} SUCCS {{258 0 0-513 {}}} CYCLES {}}
set a(0-511) {NAME MAC1:asn#25 TYPE ASSIGN PAR 0-455 XREFS 68986 LOC {0 1.0 0 1.0 0 1.0 1 0.564156275} PREDS {{262 0 0-1073 {}}} SUCCS {{259 0 0-512 {}} {256 0 0-1073 {}}} CYCLES {}}
set a(0-512) {NAME MAC1:slc(regs.regs(2))#25 TYPE READSLICE PAR 0-455 XREFS 68987 LOC {0 1.0 0 1.0 0 1.0 1 0.564156275} PREDS {{259 0 0-511 {}}} SUCCS {{259 0 0-513 {}}} CYCLES {}}
set a(0-513) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#49 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-455 XREFS 68988 LOC {1 0.0 1 0.09723072499999999 1 0.09723072499999999 1 0.1785699533364113 1 0.6454955033364113} PREDS {{258 0 0-510 {}} {259 0 0-512 {}}} SUCCS {{258 0 0-519 {}}} CYCLES {}}
set a(0-514) {NAME MAC1:asn#26 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 68989 LOC {1 0.0 1 0.09723072499999999 1 0.09723072499999999 1 0.564156275} PREDS {} SUCCS {{259 0 0-515 {}}} CYCLES {}}
set a(0-515) {NAME MAC1:slc(vin)#11 TYPE READSLICE PAR 0-455 XREFS 68990 LOC {1 0.0 1 0.09723072499999999 1 0.09723072499999999 1 0.564156275} PREDS {{259 0 0-514 {}}} SUCCS {{258 0 0-518 {}}} CYCLES {}}
set a(0-516) {NAME MAC1:asn#27 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 68991 LOC {1 0.0 1 0.09723072499999999 1 0.09723072499999999 1 0.564156275} PREDS {} SUCCS {{259 0 0-517 {}}} CYCLES {}}
set a(0-517) {NAME MAC1:slc(vin)#12 TYPE READSLICE PAR 0-455 XREFS 68992 LOC {1 0.0 1 0.09723072499999999 1 0.09723072499999999 1 0.564156275} PREDS {{259 0 0-516 {}}} SUCCS {{259 0 0-518 {}}} CYCLES {}}
set a(0-518) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#48 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-455 XREFS 68993 LOC {1 0.0 1 0.09723072499999999 1 0.09723072499999999 1 0.1785699533364113 1 0.6454955033364113} PREDS {{258 0 0-515 {}} {259 0 0-517 {}}} SUCCS {{259 0 0-519 {}}} CYCLES {}}
set a(0-519) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#52 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-455 XREFS 68994 LOC {1 0.081339275 1 0.17856999999999998 1 0.17856999999999998 1 0.2640958813734283 1 0.7310214313734282} PREDS {{258 0 0-513 {}} {259 0 0-518 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-520) {NAME MAC1:asn#28 TYPE ASSIGN PAR 0-455 XREFS 68995 LOC {0 1.0 0 1.0 0 1.0 1 0.6454955499999999} PREDS {{262 0 0-1073 {}}} SUCCS {{259 0 0-521 {}} {256 0 0-1073 {}}} CYCLES {}}
set a(0-521) {NAME MAC1:slc(regs.regs(2))#26 TYPE READSLICE PAR 0-455 XREFS 68996 LOC {0 1.0 0 1.0 0 1.0 1 0.6454955499999999} PREDS {{259 0 0-520 {}}} SUCCS {{259 0 0-522 {}}} CYCLES {}}
set a(0-522) {NAME MAC1:conc TYPE CONCATENATE PAR 0-455 XREFS 68997 LOC {0 1.0 1 0.17856999999999998 1 0.17856999999999998 1 0.6454955499999999} PREDS {{259 0 0-521 {}}} SUCCS {{258 0 0-526 {}}} CYCLES {}}
set a(0-523) {NAME MAC1:asn#29 TYPE ASSIGN PAR 0-455 XREFS 68998 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.6454955499999999} PREDS {{262 0 0-1072 {}}} SUCCS {{259 0 0-524 {}} {256 0 0-1072 {}}} CYCLES {}}
set a(0-524) {NAME MAC1:slc(regs.regs(1))#24 TYPE READSLICE PAR 0-455 XREFS 68999 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.6454955499999999} PREDS {{259 0 0-523 {}}} SUCCS {{259 0 0-525 {}}} CYCLES {}}
set a(0-525) {NAME MAC1:conc#84 TYPE CONCATENATE PAR 0-455 XREFS 69000 LOC {0 1.0 1 0.17856999999999998 1 0.17856999999999998 1 0.6454955499999999} PREDS {{259 0 0-524 {}}} SUCCS {{259 0 0-526 {}}} CYCLES {}}
set a(0-526) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#51 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-455 XREFS 69001 LOC {1 0.0 1 0.17856999999999998 1 0.17856999999999998 1 0.2640958813734283 1 0.7310214313734282} PREDS {{258 0 0-522 {}} {259 0 0-525 {}}} SUCCS {{259 0 0-527 {}}} CYCLES {}}
set a(0-527) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#54 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-455 XREFS 69002 LOC {1 0.1668652 1 0.264095925 1 0.264095925 1 0.3537392534997777 1 0.8206648034997776} PREDS {{258 0 0-519 {}} {259 0 0-526 {}}} SUCCS {{258 0 0-539 {}}} CYCLES {}}
set a(0-528) {NAME MAC1:asn#30 TYPE ASSIGN PAR 0-455 XREFS 69003 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.6454955499999999} PREDS {{262 0 0-1072 {}}} SUCCS {{259 0 0-529 {}} {256 0 0-1072 {}}} CYCLES {}}
set a(0-529) {NAME MAC1:slc(regs.regs(1))#25 TYPE READSLICE PAR 0-455 XREFS 69004 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.6454955499999999} PREDS {{259 0 0-528 {}}} SUCCS {{259 0 0-530 {}}} CYCLES {}}
set a(0-530) {NAME MAC1:conc#85 TYPE CONCATENATE PAR 0-455 XREFS 69005 LOC {0 1.0 1 0.17856999999999998 1 0.17856999999999998 1 0.6454955499999999} PREDS {{259 0 0-529 {}}} SUCCS {{258 0 0-534 {}}} CYCLES {}}
set a(0-531) {NAME MAC1:asn#31 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69006 LOC {1 0.0 1 0.17856999999999998 1 0.17856999999999998 1 0.6454955499999999} PREDS {} SUCCS {{259 0 0-532 {}}} CYCLES {}}
set a(0-532) {NAME MAC1:slc(vin)#13 TYPE READSLICE PAR 0-455 XREFS 69007 LOC {1 0.0 1 0.17856999999999998 1 0.17856999999999998 1 0.6454955499999999} PREDS {{259 0 0-531 {}}} SUCCS {{259 0 0-533 {}}} CYCLES {}}
set a(0-533) {NAME MAC1:conc#86 TYPE CONCATENATE PAR 0-455 XREFS 69008 LOC {1 0.0 1 0.17856999999999998 1 0.17856999999999998 1 0.6454955499999999} PREDS {{259 0 0-532 {}}} SUCCS {{259 0 0-534 {}}} CYCLES {}}
set a(0-534) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#50 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-455 XREFS 69009 LOC {1 0.0 1 0.17856999999999998 1 0.17856999999999998 1 0.2640958813734283 1 0.7310214313734282} PREDS {{258 0 0-530 {}} {259 0 0-533 {}}} SUCCS {{258 0 0-538 {}}} CYCLES {}}
set a(0-535) {NAME MAC1:asn#32 TYPE ASSIGN PAR 0-455 XREFS 69010 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.7310214749999999} PREDS {{262 0 0-1072 {}}} SUCCS {{259 0 0-536 {}} {256 0 0-1072 {}}} CYCLES {}}
set a(0-536) {NAME MAC1:slc(regs.regs(1))#26 TYPE READSLICE PAR 0-455 XREFS 69011 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.7310214749999999} PREDS {{259 0 0-535 {}}} SUCCS {{259 0 0-537 {}}} CYCLES {}}
set a(0-537) {NAME MAC1:conc#87 TYPE CONCATENATE PAR 0-455 XREFS 69012 LOC {0 1.0 1 0.264095925 1 0.264095925 1 0.7310214749999999} PREDS {{259 0 0-536 {}}} SUCCS {{259 0 0-538 {}}} CYCLES {}}
set a(0-538) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#53 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-455 XREFS 69013 LOC {1 0.085525925 1 0.264095925 1 0.264095925 1 0.3537392534997777 1 0.8206648034997776} PREDS {{258 0 0-534 {}} {259 0 0-537 {}}} SUCCS {{259 0 0-539 {}}} CYCLES {}}
set a(0-539) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#39 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-455 XREFS 69014 LOC {1 0.25650857499999996 1 0.3537393 1 0.3537393 1 0.44744196205035813 1 0.9143675120503582} PREDS {{258 0 0-527 {}} {259 0 0-538 {}}} SUCCS {{259 0 0-540 {}}} CYCLES {}}
set a(0-540) {NAME MAC1:slc#3 TYPE READSLICE PAR 0-455 XREFS 69015 LOC {1 0.350211275 1 0.447442 1 0.447442 1 0.9143675499999999} PREDS {{259 0 0-539 {}}} SUCCS {{258 0 0-701 {}} {258 0 0-715 {}} {258 0 0-1061 {}}} CYCLES {}}
set a(0-541) {NAME MAC1:asn#33 TYPE ASSIGN PAR 0-455 XREFS 69016 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1073 {}}} SUCCS {{259 0 0-542 {}} {256 0 0-1073 {}}} CYCLES {}}
set a(0-542) {NAME MAC1:slc(regs.regs(2))#27 TYPE READSLICE PAR 0-455 XREFS 69017 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-541 {}}} SUCCS {{258 0 0-545 {}}} CYCLES {}}
set a(0-543) {NAME MAC1:asn#34 TYPE ASSIGN PAR 0-455 XREFS 69018 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1073 {}}} SUCCS {{259 0 0-544 {}} {256 0 0-1073 {}}} CYCLES {}}
set a(0-544) {NAME MAC1:slc(regs.regs(2))#28 TYPE READSLICE PAR 0-455 XREFS 69019 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-543 {}}} SUCCS {{259 0 0-545 {}}} CYCLES {}}
set a(0-545) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#56 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-455 XREFS 69020 LOC {1 0.0 1 0.182863175 1 0.182863175 1 0.2642024033364113 1 0.7311279533364112} PREDS {{258 0 0-542 {}} {259 0 0-544 {}}} SUCCS {{258 0 0-551 {}}} CYCLES {}}
set a(0-546) {NAME MAC1:asn#35 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69021 LOC {1 0.0 1 0.182863175 1 0.182863175 1 0.649788725} PREDS {} SUCCS {{259 0 0-547 {}}} CYCLES {}}
set a(0-547) {NAME MAC1:slc(vin)#14 TYPE READSLICE PAR 0-455 XREFS 69022 LOC {1 0.0 1 0.182863175 1 0.182863175 1 0.649788725} PREDS {{259 0 0-546 {}}} SUCCS {{258 0 0-550 {}}} CYCLES {}}
set a(0-548) {NAME MAC1:asn#36 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69023 LOC {1 0.0 1 0.182863175 1 0.182863175 1 0.649788725} PREDS {} SUCCS {{259 0 0-549 {}}} CYCLES {}}
set a(0-549) {NAME MAC1:slc(vin)#15 TYPE READSLICE PAR 0-455 XREFS 69024 LOC {1 0.0 1 0.182863175 1 0.182863175 1 0.649788725} PREDS {{259 0 0-548 {}}} SUCCS {{259 0 0-550 {}}} CYCLES {}}
set a(0-550) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#55 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-455 XREFS 69025 LOC {1 0.0 1 0.182863175 1 0.182863175 1 0.2642024033364113 1 0.7311279533364112} PREDS {{258 0 0-547 {}} {259 0 0-549 {}}} SUCCS {{259 0 0-551 {}}} CYCLES {}}
set a(0-551) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#59 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-455 XREFS 69026 LOC {1 0.081339275 1 0.26420245 1 0.26420245 1 0.34972833137342835 1 0.8166538813734283} PREDS {{258 0 0-545 {}} {259 0 0-550 {}}} SUCCS {{258 0 0-559 {}}} CYCLES {}}
set a(0-552) {NAME MAC1:asn#37 TYPE ASSIGN PAR 0-455 XREFS 69027 LOC {0 1.0 0 1.0 0 1.0 1 0.731128} PREDS {{262 0 0-1073 {}}} SUCCS {{259 0 0-553 {}} {256 0 0-1073 {}}} CYCLES {}}
set a(0-553) {NAME MAC1:slc(regs.regs(2))#29 TYPE READSLICE PAR 0-455 XREFS 69028 LOC {0 1.0 0 1.0 0 1.0 1 0.731128} PREDS {{259 0 0-552 {}}} SUCCS {{259 0 0-554 {}}} CYCLES {}}
set a(0-554) {NAME MAC1:conc#88 TYPE CONCATENATE PAR 0-455 XREFS 69029 LOC {0 1.0 1 0.26420245 1 0.26420245 1 0.731128} PREDS {{259 0 0-553 {}}} SUCCS {{258 0 0-558 {}}} CYCLES {}}
set a(0-555) {NAME MAC1:asn#38 TYPE ASSIGN PAR 0-455 XREFS 69030 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.731128} PREDS {{262 0 0-1072 {}}} SUCCS {{259 0 0-556 {}} {256 0 0-1072 {}}} CYCLES {}}
set a(0-556) {NAME MAC1:slc(regs.regs(1))#27 TYPE READSLICE PAR 0-455 XREFS 69031 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.731128} PREDS {{259 0 0-555 {}}} SUCCS {{259 0 0-557 {}}} CYCLES {}}
set a(0-557) {NAME MAC1:conc#89 TYPE CONCATENATE PAR 0-455 XREFS 69032 LOC {0 1.0 1 0.26420245 1 0.26420245 1 0.731128} PREDS {{259 0 0-556 {}}} SUCCS {{259 0 0-558 {}}} CYCLES {}}
set a(0-558) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#58 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-455 XREFS 69033 LOC {1 0.0 1 0.26420245 1 0.26420245 1 0.34972833137342835 1 0.8166538813734283} PREDS {{258 0 0-554 {}} {259 0 0-557 {}}} SUCCS {{259 0 0-559 {}}} CYCLES {}}
set a(0-559) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#61 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-455 XREFS 69034 LOC {1 0.1668652 1 0.349728375 1 0.349728375 1 0.43937170349977767 1 0.9062972534997776} PREDS {{258 0 0-551 {}} {259 0 0-558 {}}} SUCCS {{258 0 0-571 {}}} CYCLES {}}
set a(0-560) {NAME MAC1:asn#39 TYPE ASSIGN PAR 0-455 XREFS 69035 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.731128} PREDS {{262 0 0-1072 {}}} SUCCS {{259 0 0-561 {}} {256 0 0-1072 {}}} CYCLES {}}
set a(0-561) {NAME MAC1:slc(regs.regs(1))#28 TYPE READSLICE PAR 0-455 XREFS 69036 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.731128} PREDS {{259 0 0-560 {}}} SUCCS {{259 0 0-562 {}}} CYCLES {}}
set a(0-562) {NAME MAC1:conc#90 TYPE CONCATENATE PAR 0-455 XREFS 69037 LOC {0 1.0 1 0.26420245 1 0.26420245 1 0.731128} PREDS {{259 0 0-561 {}}} SUCCS {{258 0 0-566 {}}} CYCLES {}}
set a(0-563) {NAME MAC1:asn#40 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69038 LOC {1 0.0 1 0.26420245 1 0.26420245 1 0.731128} PREDS {} SUCCS {{259 0 0-564 {}}} CYCLES {}}
set a(0-564) {NAME MAC1:slc(vin)#16 TYPE READSLICE PAR 0-455 XREFS 69039 LOC {1 0.0 1 0.26420245 1 0.26420245 1 0.731128} PREDS {{259 0 0-563 {}}} SUCCS {{259 0 0-565 {}}} CYCLES {}}
set a(0-565) {NAME MAC1:conc#91 TYPE CONCATENATE PAR 0-455 XREFS 69040 LOC {1 0.0 1 0.26420245 1 0.26420245 1 0.731128} PREDS {{259 0 0-564 {}}} SUCCS {{259 0 0-566 {}}} CYCLES {}}
set a(0-566) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#57 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-455 XREFS 69041 LOC {1 0.0 1 0.26420245 1 0.26420245 1 0.34972833137342835 1 0.8166538813734283} PREDS {{258 0 0-562 {}} {259 0 0-565 {}}} SUCCS {{258 0 0-570 {}}} CYCLES {}}
set a(0-567) {NAME MAC1:asn#41 TYPE ASSIGN PAR 0-455 XREFS 69042 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.816653925} PREDS {{262 0 0-1072 {}}} SUCCS {{259 0 0-568 {}} {256 0 0-1072 {}}} CYCLES {}}
set a(0-568) {NAME MAC1:slc(regs.regs(1))#29 TYPE READSLICE PAR 0-455 XREFS 69043 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.816653925} PREDS {{259 0 0-567 {}}} SUCCS {{259 0 0-569 {}}} CYCLES {}}
set a(0-569) {NAME MAC1:conc#92 TYPE CONCATENATE PAR 0-455 XREFS 69044 LOC {0 1.0 1 0.349728375 1 0.349728375 1 0.816653925} PREDS {{259 0 0-568 {}}} SUCCS {{259 0 0-570 {}}} CYCLES {}}
set a(0-570) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#60 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-455 XREFS 69045 LOC {1 0.085525925 1 0.349728375 1 0.349728375 1 0.43937170349977767 1 0.9062972534997776} PREDS {{258 0 0-566 {}} {259 0 0-569 {}}} SUCCS {{259 0 0-571 {}}} CYCLES {}}
set a(0-571) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#40 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-455 XREFS 69046 LOC {1 0.25650857499999996 1 0.43937175 1 0.43937175 1 0.5330744120503581 1 0.9999999620503581} PREDS {{258 0 0-559 {}} {259 0 0-570 {}}} SUCCS {{259 0 0-572 {}}} CYCLES {}}
set a(0-572) {NAME MAC1:slc#4 TYPE READSLICE PAR 0-455 XREFS 69047 LOC {1 0.350211275 1 0.53307445 1 0.53307445 2 0.060861824999999994} PREDS {{259 0 0-571 {}}} SUCCS {{258 0 0-723 {}} {258 0 0-727 {}} {258 0 0-1064 {}}} CYCLES {}}
set a(0-573) {NAME asn#277 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69048 LOC {1 0.0 1 0.3183798 1 0.3183798 1 0.90311075} PREDS {} SUCCS {{259 0 0-574 {}}} CYCLES {}}
set a(0-574) {NAME slc(vga_xy#1)#17 TYPE READSLICE PAR 0-455 XREFS 69049 LOC {1 0.0 1 0.3183798 1 0.3183798 1 0.90311075} PREDS {{259 0 0-573 {}}} SUCCS {{259 0 0-575 {}}} CYCLES {}}
set a(0-575) {NAME if#3:conc#3 TYPE CONCATENATE PAR 0-455 XREFS 69050 LOC {1 0.0 1 0.3183798 1 0.3183798 1 0.90311075} PREDS {{259 0 0-574 {}}} SUCCS {{258 0 0-586 {}}} CYCLES {}}
set a(0-576) {NAME asn#278 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69051 LOC {1 0.0 1 0.26503272499999997 1 0.26503272499999997 1 0.8497636749999999} PREDS {} SUCCS {{259 0 0-577 {}}} CYCLES {}}
set a(0-577) {NAME slc(vga_xy#1)#18 TYPE READSLICE PAR 0-455 XREFS 69052 LOC {1 0.0 1 0.26503272499999997 1 0.26503272499999997 1 0.8497636749999999} PREDS {{259 0 0-576 {}}} SUCCS {{259 0 0-578 {}}} CYCLES {}}
set a(0-578) {NAME if#3:conc#4 TYPE CONCATENATE PAR 0-455 XREFS 69053 LOC {1 0.0 1 0.26503272499999997 1 0.26503272499999997 1 0.8497636749999999} PREDS {{259 0 0-577 {}}} SUCCS {{258 0 0-584 {}}} CYCLES {}}
set a(0-579) {NAME asn#279 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69054 LOC {1 0.0 1 0.26503272499999997 1 0.26503272499999997 1 0.8497636749999999} PREDS {} SUCCS {{259 0 0-580 {}}} CYCLES {}}
set a(0-580) {NAME slc(vga_xy#1)#19 TYPE READSLICE PAR 0-455 XREFS 69055 LOC {1 0.0 1 0.26503272499999997 1 0.26503272499999997 1 0.8497636749999999} PREDS {{259 0 0-579 {}}} SUCCS {{258 0 0-583 {}}} CYCLES {}}
set a(0-581) {NAME asn#280 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69056 LOC {1 0.0 1 0.26503272499999997 1 0.26503272499999997 1 0.8497636749999999} PREDS {} SUCCS {{259 0 0-582 {}}} CYCLES {}}
set a(0-582) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-455 XREFS 69057 LOC {1 0.0 1 0.26503272499999997 1 0.26503272499999997 1 0.8497636749999999} PREDS {{259 0 0-581 {}}} SUCCS {{259 0 0-583 {}}} CYCLES {}}
set a(0-583) {NAME if#3:conc#5 TYPE CONCATENATE PAR 0-455 XREFS 69058 LOC {1 0.0 1 0.26503272499999997 1 0.26503272499999997 1 0.8497636749999999} PREDS {{258 0 0-580 {}} {259 0 0-582 {}}} SUCCS {{259 0 0-584 {}}} CYCLES {}}
set a(0-584) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-455 XREFS 69059 LOC {1 0.0 1 0.26503272499999997 1 0.26503272499999997 1 0.31837974517895046 1 0.9031106951789505} PREDS {{258 0 0-578 {}} {259 0 0-583 {}}} SUCCS {{259 0 0-585 {}}} CYCLES {}}
set a(0-585) {NAME if#3:slc TYPE READSLICE PAR 0-455 XREFS 69060 LOC {1 0.053347075 1 0.3183798 1 0.3183798 1 0.90311075} PREDS {{259 0 0-584 {}}} SUCCS {{259 0 0-586 {}}} CYCLES {}}
set a(0-586) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-455 XREFS 69061 LOC {1 0.053347075 1 0.3183798 1 0.3183798 1 0.36682438449693605 1 0.9515553344969361} PREDS {{258 0 0-575 {}} {259 0 0-585 {}}} SUCCS {{258 0 0-601 {}}} CYCLES {}}
set a(0-587) {NAME asn#281 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69062 LOC {1 0.0 1 0.308224675 1 0.308224675 1 0.8929556249999999} PREDS {} SUCCS {{259 0 0-588 {}}} CYCLES {}}
set a(0-588) {NAME slc(vga_xy#1)#20 TYPE READSLICE PAR 0-455 XREFS 69063 LOC {1 0.0 1 0.308224675 1 0.308224675 1 0.8929556249999999} PREDS {{259 0 0-587 {}}} SUCCS {{259 0 0-589 {}}} CYCLES {}}
set a(0-589) {NAME if#3:not#1 TYPE NOT PAR 0-455 XREFS 69064 LOC {1 0.0 1 0.308224675 1 0.308224675 1 0.8929556249999999} PREDS {{259 0 0-588 {}}} SUCCS {{259 0 0-590 {}}} CYCLES {}}
set a(0-590) {NAME if#3:conc#6 TYPE CONCATENATE PAR 0-455 XREFS 69065 LOC {1 0.0 1 0.308224675 1 0.308224675 1 0.8929556249999999} PREDS {{259 0 0-589 {}}} SUCCS {{259 0 0-591 {}}} CYCLES {}}
set a(0-591) {NAME if#3:conc TYPE CONCATENATE PAR 0-455 XREFS 69066 LOC {1 0.0 1 0.308224675 1 0.308224675 1 0.8929556249999999} PREDS {{259 0 0-590 {}}} SUCCS {{258 0 0-599 {}}} CYCLES {}}
set a(0-592) {NAME asn#282 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69067 LOC {1 0.0 1 0.308224675 1 0.308224675 1 0.8929556249999999} PREDS {} SUCCS {{259 0 0-593 {}}} CYCLES {}}
set a(0-593) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-455 XREFS 69068 LOC {1 0.0 1 0.308224675 1 0.308224675 1 0.8929556249999999} PREDS {{259 0 0-592 {}}} SUCCS {{259 0 0-594 {}}} CYCLES {}}
set a(0-594) {NAME if#3:not#2 TYPE NOT PAR 0-455 XREFS 69069 LOC {1 0.0 1 0.308224675 1 0.308224675 1 0.8929556249999999} PREDS {{259 0 0-593 {}}} SUCCS {{259 0 0-595 {}}} CYCLES {}}
set a(0-595) {NAME if#3:conc#1 TYPE CONCATENATE PAR 0-455 XREFS 69070 LOC {1 0.0 1 0.308224675 1 0.308224675 1 0.8929556249999999} PREDS {{259 0 0-594 {}}} SUCCS {{258 0 0-598 {}}} CYCLES {}}
set a(0-596) {NAME asn#283 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69071 LOC {1 0.0 1 0.308224675 1 0.308224675 1 0.8929556249999999} PREDS {} SUCCS {{259 0 0-597 {}}} CYCLES {}}
set a(0-597) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-455 XREFS 69072 LOC {1 0.0 1 0.308224675 1 0.308224675 1 0.8929556249999999} PREDS {{259 0 0-596 {}}} SUCCS {{259 0 0-598 {}}} CYCLES {}}
set a(0-598) {NAME if#3:conc#7 TYPE CONCATENATE PAR 0-455 XREFS 69073 LOC {1 0.0 1 0.308224675 1 0.308224675 1 0.8929556249999999} PREDS {{258 0 0-595 {}} {259 0 0-597 {}}} SUCCS {{259 0 0-599 {}}} CYCLES {}}
set a(0-599) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if#3:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-455 XREFS 69074 LOC {1 0.0 1 0.308224675 1 0.308224675 1 0.36682438449693605 1 0.951555334496936} PREDS {{258 0 0-591 {}} {259 0 0-598 {}}} SUCCS {{259 0 0-600 {}}} CYCLES {}}
set a(0-600) {NAME if#3:slc#1 TYPE READSLICE PAR 0-455 XREFS 69075 LOC {1 0.05859975 1 0.366824425 1 0.366824425 1 0.951555375} PREDS {{259 0 0-599 {}}} SUCCS {{259 0 0-601 {}}} CYCLES {}}
set a(0-601) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#16 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-455 XREFS 69076 LOC {1 0.1017917 1 0.366824425 1 0.366824425 1 0.41526900949693607 1 0.999999959496936} PREDS {{258 0 0-586 {}} {259 0 0-600 {}}} SUCCS {{259 0 0-602 {}} {258 0 0-606 {}} {258 0 0-607 {}} {258 0 0-611 {}}} CYCLES {}}
set a(0-602) {NAME if#3:slc(acc.imod#2)#3 TYPE READSLICE PAR 0-455 XREFS 69077 LOC {1 0.150236325 1 0.41526905 1 0.41526905 2 0.0326998} PREDS {{259 0 0-601 {}}} SUCCS {{259 0 0-603 {}}} CYCLES {}}
set a(0-603) {NAME if#3:not#3 TYPE NOT PAR 0-455 XREFS 69078 LOC {1 0.150236325 1 0.41526905 1 0.41526905 2 0.0326998} PREDS {{259 0 0-602 {}}} SUCCS {{259 0 0-604 {}}} CYCLES {}}
set a(0-604) {NAME if#3:conc#2 TYPE CONCATENATE PAR 0-455 XREFS 69079 LOC {1 0.150236325 1 0.41526905 1 0.41526905 2 0.0326998} PREDS {{259 0 0-603 {}}} SUCCS {{259 0 0-605 {}}} CYCLES {}}
set a(0-605) {NAME if#3:conc#9 TYPE CONCATENATE PAR 0-455 XREFS 69080 LOC {1 0.150236325 1 0.41526905 1 0.41526905 2 0.0326998} PREDS {{259 0 0-604 {}}} SUCCS {{258 0 0-609 {}}} CYCLES {}}
set a(0-606) {NAME if#3:slc(acc.imod#2)#1 TYPE READSLICE PAR 0-455 XREFS 69081 LOC {1 0.150236325 1 0.41526905 1 0.41526905 2 0.0326998} PREDS {{258 0 0-601 {}}} SUCCS {{258 0 0-608 {}}} CYCLES {}}
set a(0-607) {NAME if#3:slc(acc.imod#2) TYPE READSLICE PAR 0-455 XREFS 69082 LOC {1 0.150236325 1 0.41526905 1 0.41526905 2 0.0326998} PREDS {{258 0 0-601 {}}} SUCCS {{259 0 0-608 {}}} CYCLES {}}
set a(0-608) {NAME if#3:conc#10 TYPE CONCATENATE PAR 0-455 XREFS 69083 LOC {1 0.150236325 1 0.41526905 1 0.41526905 2 0.0326998} PREDS {{258 0 0-606 {}} {259 0 0-607 {}}} SUCCS {{259 0 0-609 {}}} CYCLES {}}
set a(0-609) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-455 XREFS 69084 LOC {1 0.150236325 1 0.41526905 1 0.41526905 1 0.46371363449693603 2 0.08114438449693606} PREDS {{258 0 0-605 {}} {259 0 0-608 {}}} SUCCS {{259 0 0-610 {}}} CYCLES {}}
set a(0-610) {NAME if#3:slc#2 TYPE READSLICE PAR 0-455 XREFS 69085 LOC {1 0.19868095 1 0.463713675 1 0.463713675 2 0.08114442499999999} PREDS {{259 0 0-609 {}}} SUCCS {{258 0 0-613 {}}} CYCLES {}}
set a(0-611) {NAME if#3:slc(acc.imod#2)#2 TYPE READSLICE PAR 0-455 XREFS 69086 LOC {1 0.150236325 1 0.41526905 1 0.41526905 2 0.08114442499999999} PREDS {{258 0 0-601 {}}} SUCCS {{259 0 0-612 {}}} CYCLES {}}
set a(0-612) {NAME if#3:conc#8 TYPE CONCATENATE PAR 0-455 XREFS 69087 LOC {1 0.150236325 1 0.463713675 1 0.463713675 2 0.08114442499999999} PREDS {{259 0 0-611 {}}} SUCCS {{259 0 0-613 {}}} CYCLES {}}
set a(0-613) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-455 XREFS 69088 LOC {1 0.19868095 1 0.463713675 1 0.463713675 1 0.5170606951789505 2 0.13449144517895048} PREDS {{258 0 0-610 {}} {259 0 0-612 {}}} SUCCS {{259 0 0-614 {}} {258 0 0-617 {}}} CYCLES {}}
set a(0-614) {NAME slc(exs.imod) TYPE READSLICE PAR 0-455 XREFS 69089 LOC {1 0.252028025 1 0.51706075 1 0.51706075 2 0.13449149999999999} PREDS {{259 0 0-613 {}}} SUCCS {{259 0 0-615 {}}} CYCLES {}}
set a(0-615) {NAME if#3:not TYPE NOT PAR 0-455 XREFS 69090 LOC {1 0.252028025 1 0.51706075 1 0.51706075 2 0.13449149999999999} PREDS {{259 0 0-614 {}}} SUCCS {{259 0 0-616 {}}} CYCLES {}}
set a(0-616) {NAME if#3:xor TYPE XOR PAR 0-455 XREFS 69091 LOC {1 0.252028025 1 0.51706075 1 0.51706075 2 0.13449149999999999} PREDS {{259 0 0-615 {}}} SUCCS {{259 0 0-617 {}}} CYCLES {}}
set a(0-617) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 5 NAME if#3:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-455 XREFS 69092 LOC {1 0.252028025 1 0.51706075 1 0.51706075 1 0.5705844149089293 2 0.18801516490892933} PREDS {{258 0 0-613 {}} {259 0 0-616 {}}} SUCCS {{259 0 0-618 {}} {258 0 0-619 {}} {258 0 0-620 {}} {258 0 0-621 {}}} CYCLES {}}
set a(0-618) {NAME slc(if#3:acc.svs) TYPE READSLICE PAR 0-455 XREFS 69093 LOC {1 0.30555175 1 0.570584475 1 0.570584475 2 0.18801522499999998} PREDS {{259 0 0-617 {}}} SUCCS {{258 0 0-622 {}}} CYCLES {}}
set a(0-619) {NAME slc(if#3:acc.svs)#1 TYPE READSLICE PAR 0-455 XREFS 69094 LOC {1 0.30555175 1 0.570584475 1 0.570584475 2 0.18801522499999998} PREDS {{258 0 0-617 {}}} SUCCS {{258 0 0-622 {}}} CYCLES {}}
set a(0-620) {NAME slc(if#3:acc.svs)#2 TYPE READSLICE PAR 0-455 XREFS 69095 LOC {1 0.30555175 1 0.570584475 1 0.570584475 2 0.18801522499999998} PREDS {{258 0 0-617 {}}} SUCCS {{258 0 0-622 {}}} CYCLES {}}
set a(0-621) {NAME slc(if#3:acc.svs)#3 TYPE READSLICE PAR 0-455 XREFS 69096 LOC {1 0.30555175 1 0.570584475 1 0.570584475 2 0.18801522499999998} PREDS {{258 0 0-617 {}}} SUCCS {{259 0 0-622 {}}} CYCLES {}}
set a(0-622) {NAME or TYPE OR PAR 0-455 XREFS 69097 LOC {1 0.30555175 1 0.570584475 1 0.570584475 2 0.18801522499999998} PREDS {{258 0 0-620 {}} {258 0 0-619 {}} {258 0 0-618 {}} {259 0 0-621 {}}} SUCCS {{258 0 0-624 {}} {258 0 0-627 {}}} CYCLES {}}
set a(0-623) {NAME asn#284 TYPE ASSIGN PAR 0-455 XREFS 69098 LOC {0 1.0 1 0.570584475 1 0.570584475 2 0.18801522499999998} PREDS {{262 0 0-1074 {}}} SUCCS {{258 0 0-625 {}} {256 0 0-1074 {}}} CYCLES {}}
set a(0-624) {NAME exs TYPE SIGNEXTEND PAR 0-455 XREFS 69099 LOC {1 0.30555175 1 0.570584475 1 0.570584475 2 0.18801522499999998} PREDS {{258 0 0-622 {}}} SUCCS {{259 0 0-625 {}}} CYCLES {}}
set a(0-625) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-455 XREFS 69100 LOC {1 0.30555175 1 0.570584475 1 0.570584475 1 0.5869912062638539 2 0.2044219562638539} PREDS {{258 0 0-623 {}} {259 0 0-624 {}}} SUCCS {{258 0 0-708 {}} {258 0 0-709 {}}} CYCLES {}}
set a(0-626) {NAME asn#285 TYPE ASSIGN PAR 0-455 XREFS 69101 LOC {0 1.0 1 0.66022785 1 0.66022785 2 0.18801522499999998} PREDS {{262 0 0-1075 {}}} SUCCS {{258 0 0-628 {}} {256 0 0-1075 {}}} CYCLES {}}
set a(0-627) {NAME exs#3 TYPE SIGNEXTEND PAR 0-455 XREFS 69102 LOC {1 0.30555175 1 0.66022785 1 0.66022785 2 0.18801522499999998} PREDS {{258 0 0-622 {}}} SUCCS {{259 0 0-628 {}}} CYCLES {}}
set a(0-628) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-455 XREFS 69103 LOC {1 0.30555175 1 0.66022785 1 0.66022785 1 0.6766345812638539 2 0.2044219562638539} PREDS {{258 0 0-626 {}} {259 0 0-627 {}}} SUCCS {{258 0 0-735 {}} {258 0 0-736 {}}} CYCLES {}}
set a(0-629) {NAME if#4:asn TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69104 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {} SUCCS {{259 0 0-630 {}}} CYCLES {}}
set a(0-630) {NAME if#4:slc(vga_xy#1) TYPE READSLICE PAR 0-455 XREFS 69105 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{259 0 0-629 {}}} SUCCS {{258 0 0-649 {}}} CYCLES {}}
set a(0-631) {NAME if#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69106 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {} SUCCS {{259 0 0-632 {}}} CYCLES {}}
set a(0-632) {NAME if#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-455 XREFS 69107 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{259 0 0-631 {}}} SUCCS {{258 0 0-649 {}}} CYCLES {}}
set a(0-633) {NAME if#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69108 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {} SUCCS {{259 0 0-634 {}}} CYCLES {}}
set a(0-634) {NAME if#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-455 XREFS 69109 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{259 0 0-633 {}}} SUCCS {{258 0 0-649 {}}} CYCLES {}}
set a(0-635) {NAME if#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69110 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {} SUCCS {{259 0 0-636 {}}} CYCLES {}}
set a(0-636) {NAME if#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-455 XREFS 69111 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{259 0 0-635 {}}} SUCCS {{258 0 0-649 {}}} CYCLES {}}
set a(0-637) {NAME if#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69112 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {} SUCCS {{259 0 0-638 {}}} CYCLES {}}
set a(0-638) {NAME if#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-455 XREFS 69113 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{259 0 0-637 {}}} SUCCS {{258 0 0-649 {}}} CYCLES {}}
set a(0-639) {NAME if#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69114 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {} SUCCS {{259 0 0-640 {}}} CYCLES {}}
set a(0-640) {NAME if#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-455 XREFS 69115 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{259 0 0-639 {}}} SUCCS {{258 0 0-649 {}}} CYCLES {}}
set a(0-641) {NAME if#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69116 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {} SUCCS {{259 0 0-642 {}}} CYCLES {}}
set a(0-642) {NAME if#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-455 XREFS 69117 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{259 0 0-641 {}}} SUCCS {{258 0 0-649 {}}} CYCLES {}}
set a(0-643) {NAME if#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69118 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {} SUCCS {{259 0 0-644 {}}} CYCLES {}}
set a(0-644) {NAME if#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-455 XREFS 69119 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{259 0 0-643 {}}} SUCCS {{258 0 0-649 {}}} CYCLES {}}
set a(0-645) {NAME if#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69120 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {} SUCCS {{259 0 0-646 {}}} CYCLES {}}
set a(0-646) {NAME if#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-455 XREFS 69121 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{259 0 0-645 {}}} SUCCS {{258 0 0-649 {}}} CYCLES {}}
set a(0-647) {NAME if#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69122 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {} SUCCS {{259 0 0-648 {}}} CYCLES {}}
set a(0-648) {NAME if#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-455 XREFS 69123 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{259 0 0-647 {}}} SUCCS {{259 0 0-649 {}}} CYCLES {}}
set a(0-649) {NAME if#4:nor TYPE NOR PAR 0-455 XREFS 69124 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{258 0 0-646 {}} {258 0 0-644 {}} {258 0 0-642 {}} {258 0 0-640 {}} {258 0 0-638 {}} {258 0 0-636 {}} {258 0 0-634 {}} {258 0 0-632 {}} {258 0 0-630 {}} {259 0 0-648 {}}} SUCCS {{259 0 0-650 {}} {258 0 0-672 {}} {258 0 0-954 {}} {258 0 0-977 {}}} CYCLES {}}
set a(0-650) {NAME asel TYPE SELECT PAR 0-455 XREFS 69125 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{259 0 0-649 {}}} SUCCS {{146 0 0-651 {}} {146 0 0-652 {}} {146 0 0-653 {}} {146 0 0-654 {}} {146 0 0-655 {}} {146 0 0-656 {}} {146 0 0-657 {}} {146 0 0-658 {}} {146 0 0-659 {}} {146 0 0-660 {}} {146 0 0-661 {}} {146 0 0-662 {}} {146 0 0-663 {}} {146 0 0-664 {}} {146 0 0-665 {}} {146 0 0-666 {}} {146 0 0-667 {}} {146 0 0-668 {}} {146 0 0-669 {}} {146 0 0-670 {}} {146 0 0-671 {}}} CYCLES {}}
set a(0-651) {NAME if#4:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69126 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}}} SUCCS {{259 0 0-652 {}}} CYCLES {}}
set a(0-652) {NAME if#4:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-455 XREFS 69127 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}} {259 0 0-651 {}}} SUCCS {{258 0 0-671 {}}} CYCLES {}}
set a(0-653) {NAME if#4:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69128 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}}} SUCCS {{259 0 0-654 {}}} CYCLES {}}
set a(0-654) {NAME if#4:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-455 XREFS 69129 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}} {259 0 0-653 {}}} SUCCS {{258 0 0-671 {}}} CYCLES {}}
set a(0-655) {NAME if#4:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69130 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}}} SUCCS {{259 0 0-656 {}}} CYCLES {}}
set a(0-656) {NAME if#4:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-455 XREFS 69131 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}} {259 0 0-655 {}}} SUCCS {{258 0 0-671 {}}} CYCLES {}}
set a(0-657) {NAME if#4:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69132 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}}} SUCCS {{259 0 0-658 {}}} CYCLES {}}
set a(0-658) {NAME if#4:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-455 XREFS 69133 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}} {259 0 0-657 {}}} SUCCS {{258 0 0-671 {}}} CYCLES {}}
set a(0-659) {NAME if#4:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69134 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}}} SUCCS {{259 0 0-660 {}}} CYCLES {}}
set a(0-660) {NAME if#4:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-455 XREFS 69135 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}} {259 0 0-659 {}}} SUCCS {{258 0 0-671 {}}} CYCLES {}}
set a(0-661) {NAME if#4:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69136 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}}} SUCCS {{259 0 0-662 {}}} CYCLES {}}
set a(0-662) {NAME if#4:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-455 XREFS 69137 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}} {259 0 0-661 {}}} SUCCS {{258 0 0-671 {}}} CYCLES {}}
set a(0-663) {NAME if#4:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69138 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}}} SUCCS {{259 0 0-664 {}}} CYCLES {}}
set a(0-664) {NAME if#4:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-455 XREFS 69139 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}} {259 0 0-663 {}}} SUCCS {{258 0 0-671 {}}} CYCLES {}}
set a(0-665) {NAME if#4:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69140 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}}} SUCCS {{259 0 0-666 {}}} CYCLES {}}
set a(0-666) {NAME if#4:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-455 XREFS 69141 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}} {259 0 0-665 {}}} SUCCS {{258 0 0-671 {}}} CYCLES {}}
set a(0-667) {NAME if#4:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69142 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}}} SUCCS {{259 0 0-668 {}}} CYCLES {}}
set a(0-668) {NAME if#4:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-455 XREFS 69143 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}} {259 0 0-667 {}}} SUCCS {{258 0 0-671 {}}} CYCLES {}}
set a(0-669) {NAME if#4:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69144 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}}} SUCCS {{259 0 0-670 {}}} CYCLES {}}
set a(0-670) {NAME if#4:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-455 XREFS 69145 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}} {259 0 0-669 {}}} SUCCS {{259 0 0-671 {}}} CYCLES {}}
set a(0-671) {NAME aif:nor TYPE NOR PAR 0-455 XREFS 69146 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{146 0 0-650 {}} {258 0 0-668 {}} {258 0 0-666 {}} {258 0 0-664 {}} {258 0 0-662 {}} {258 0 0-660 {}} {258 0 0-658 {}} {258 0 0-656 {}} {258 0 0-654 {}} {258 0 0-652 {}} {259 0 0-670 {}}} SUCCS {{259 0 0-672 {}}} CYCLES {}}
set a(0-672) {NAME if#4:and TYPE AND PAR 0-455 XREFS 69147 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{258 0 0-649 {}} {258 0 0-475 {}} {259 0 0-671 {}}} SUCCS {{258 0 0-674 {}} {258 0 0-678 {}} {258 0 0-682 {}} {258 0 0-686 {}}} CYCLES {}}
set a(0-673) {NAME asn#286 TYPE ASSIGN PAR 0-455 XREFS 69148 LOC {0 1.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{262 0 0-1076 {}}} SUCCS {{258 0 0-676 {}} {256 0 0-1076 {}}} CYCLES {}}
set a(0-674) {NAME not#33 TYPE NOT PAR 0-455 XREFS 69149 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{258 0 0-672 {}}} SUCCS {{259 0 0-675 {}}} CYCLES {}}
set a(0-675) {NAME exs#4 TYPE SIGNEXTEND PAR 0-455 XREFS 69150 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{259 0 0-674 {}}} SUCCS {{259 0 0-676 {}}} CYCLES {}}
set a(0-676) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-455 XREFS 69151 LOC {1 0.0 1 0.695613425 1 0.695613425 1 0.712020156263854 2 0.32945090626385387} PREDS {{258 0 0-673 {}} {259 0 0-675 {}}} SUCCS {{258 0 0-752 {}} {258 0 0-753 {}} {258 0 0-754 {}} {258 0 0-755 {}} {258 0 0-756 {}} {258 0 0-757 {}} {258 0 0-758 {}} {258 0 0-759 {}} {258 0 0-760 {}} {258 0 0-761 {}} {258 0 0-769 {}}} CYCLES {}}
set a(0-677) {NAME asn#287 TYPE ASSIGN PAR 0-455 XREFS 69152 LOC {0 1.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{262 0 0-1077 {}}} SUCCS {{258 0 0-680 {}} {256 0 0-1077 {}}} CYCLES {}}
set a(0-678) {NAME not#34 TYPE NOT PAR 0-455 XREFS 69153 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{258 0 0-672 {}}} SUCCS {{259 0 0-679 {}}} CYCLES {}}
set a(0-679) {NAME exs#5 TYPE SIGNEXTEND PAR 0-455 XREFS 69154 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.313044175} PREDS {{259 0 0-678 {}}} SUCCS {{259 0 0-680 {}}} CYCLES {}}
set a(0-680) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-455 XREFS 69155 LOC {1 0.0 1 0.695613425 1 0.695613425 1 0.712020156263854 2 0.32945090626385387} PREDS {{258 0 0-677 {}} {259 0 0-679 {}}} SUCCS {{258 0 0-742 {}} {258 0 0-743 {}} {258 0 0-744 {}} {258 0 0-745 {}} {258 0 0-746 {}} {258 0 0-747 {}} {258 0 0-748 {}} {258 0 0-749 {}} {258 0 0-750 {}} {258 0 0-751 {}} {258 0 0-771 {}}} CYCLES {}}
set a(0-681) {NAME asn#288 TYPE ASSIGN PAR 0-455 XREFS 69156 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.313044175} PREDS {{262 0 0-1078 {}}} SUCCS {{258 0 0-684 {}} {256 0 0-1078 {}}} CYCLES {}}
set a(0-682) {NAME not#35 TYPE NOT PAR 0-455 XREFS 69157 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.313044175} PREDS {{258 0 0-672 {}}} SUCCS {{259 0 0-683 {}}} CYCLES {}}
set a(0-683) {NAME exs#6 TYPE SIGNEXTEND PAR 0-455 XREFS 69158 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.313044175} PREDS {{259 0 0-682 {}}} SUCCS {{259 0 0-684 {}}} CYCLES {}}
set a(0-684) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-455 XREFS 69159 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.32945090626385387} PREDS {{258 0 0-681 {}} {259 0 0-683 {}}} SUCCS {{258 0 0-787 {}} {258 0 0-788 {}} {258 0 0-789 {}} {258 0 0-790 {}} {258 0 0-791 {}} {258 0 0-792 {}} {258 0 0-793 {}} {258 0 0-794 {}} {258 0 0-795 {}} {258 0 0-796 {}} {258 0 0-804 {}}} CYCLES {}}
set a(0-685) {NAME asn#289 TYPE ASSIGN PAR 0-455 XREFS 69160 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.313044175} PREDS {{262 0 0-1079 {}}} SUCCS {{258 0 0-688 {}} {256 0 0-1079 {}}} CYCLES {}}
set a(0-686) {NAME not#10 TYPE NOT PAR 0-455 XREFS 69161 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.313044175} PREDS {{258 0 0-672 {}}} SUCCS {{259 0 0-687 {}}} CYCLES {}}
set a(0-687) {NAME exs#7 TYPE SIGNEXTEND PAR 0-455 XREFS 69162 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.313044175} PREDS {{259 0 0-686 {}}} SUCCS {{259 0 0-688 {}}} CYCLES {}}
set a(0-688) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#6 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-455 XREFS 69163 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.32945090626385387} PREDS {{258 0 0-685 {}} {259 0 0-687 {}}} SUCCS {{258 0 0-777 {}} {258 0 0-778 {}} {258 0 0-779 {}} {258 0 0-780 {}} {258 0 0-781 {}} {258 0 0-782 {}} {258 0 0-783 {}} {258 0 0-784 {}} {258 0 0-785 {}} {258 0 0-786 {}} {258 0 0-806 {}}} CYCLES {}}
set a(0-689) {NAME MAC1:slc(MAC1:acc.psp.sg1) TYPE READSLICE PAR 0-455 XREFS 69164 LOC {1 0.350211275 1 0.380266875 1 0.380266875 1 0.946652925} PREDS {{258 0 0-508 {}}} SUCCS {{259 0 0-690 {}}} CYCLES {}}
set a(0-690) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#5:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-455 XREFS 69165 LOC {1 0.350211275 1 0.380266875 1 0.380266875 1 0.4336138951789505 1 0.9999999451789505} PREDS {{259 0 0-689 {}}} SUCCS {{259 0 0-691 {}}} CYCLES {}}
set a(0-691) {NAME slc TYPE READSLICE PAR 0-455 XREFS 69166 LOC {1 0.40355834999999995 1 0.43361394999999997 1 0.43361394999999997 2 0.0510447} PREDS {{259 0 0-690 {}}} SUCCS {{259 0 0-692 {}} {258 0 0-698 {}}} CYCLES {}}
set a(0-692) {NAME asel#1 TYPE SELECT PAR 0-455 XREFS 69167 LOC {1 0.40355834999999995 1 0.43361394999999997 1 0.43361394999999997 2 0.0510447} PREDS {{259 0 0-691 {}}} SUCCS {{146 0 0-693 {}} {146 0 0-694 {}} {146 0 0-695 {}} {146 0 0-696 {}} {146 0 0-697 {}}} CYCLES {}}
set a(0-693) {NAME MAC1:slc(MAC1:acc.psp.sg1)#1 TYPE READSLICE PAR 0-455 XREFS 69168 LOC {1 0.40355834999999995 1 0.43361394999999997 1 0.43361394999999997 2 0.0510447} PREDS {{146 0 0-692 {}} {258 0 0-508 {}}} SUCCS {{259 0 0-694 {}}} CYCLES {}}
set a(0-694) {NAME aif#1:not#1 TYPE NOT PAR 0-455 XREFS 69169 LOC {1 0.40355834999999995 1 0.43361394999999997 1 0.43361394999999997 2 0.0510447} PREDS {{146 0 0-692 {}} {259 0 0-693 {}}} SUCCS {{259 0 0-695 {}}} CYCLES {}}
set a(0-695) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-455 XREFS 69170 LOC {1 0.40355834999999995 1 0.43361394999999997 1 0.43361394999999997 1 0.5013587487783222 2 0.11878949877832225} PREDS {{146 0 0-692 {}} {259 0 0-694 {}}} SUCCS {{259 0 0-696 {}}} CYCLES {}}
set a(0-696) {NAME aif#1:slc TYPE READSLICE PAR 0-455 XREFS 69171 LOC {1 0.4713032 1 0.5013588 1 0.5013588 2 0.11878955} PREDS {{146 0 0-692 {}} {259 0 0-695 {}}} SUCCS {{259 0 0-697 {}}} CYCLES {}}
set a(0-697) {NAME if#5:not TYPE NOT PAR 0-455 XREFS 69172 LOC {1 0.4713032 1 0.5013588 1 0.5013588 2 0.11878955} PREDS {{146 0 0-692 {}} {259 0 0-696 {}}} SUCCS {{258 0 0-699 {}}} CYCLES {}}
set a(0-698) {NAME if#5:not#3 TYPE NOT PAR 0-455 XREFS 69173 LOC {1 0.40355834999999995 1 0.5013588 1 0.5013588 2 0.11878955} PREDS {{258 0 0-691 {}}} SUCCS {{259 0 0-699 {}}} CYCLES {}}
set a(0-699) {NAME if#5:and TYPE AND PAR 0-455 XREFS 69174 LOC {1 0.4713032 1 0.5013588 1 0.5013588 2 0.11878955} PREDS {{258 0 0-697 {}} {258 0 0-474 {}} {259 0 0-698 {}}} SUCCS {{259 0 0-700 {}} {258 0 0-706 {}}} CYCLES {}}
set a(0-700) {NAME asel#3 TYPE SELECT PAR 0-455 XREFS 69175 LOC {1 0.4713032 1 0.5013588 1 0.5013588 2 0.11878955} PREDS {{259 0 0-699 {}}} SUCCS {{146 0 0-701 {}} {146 0 0-702 {}} {146 0 0-703 {}} {146 0 0-704 {}} {146 0 0-705 {}}} CYCLES {}}
set a(0-701) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-455 XREFS 69176 LOC {1 0.4713032 1 0.5013588 1 0.5013588 2 0.11878955} PREDS {{146 0 0-700 {}} {258 0 0-540 {}}} SUCCS {{259 0 0-702 {}}} CYCLES {}}
set a(0-702) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-455 XREFS 69177 LOC {1 0.4713032 1 0.5013588 1 0.5013588 2 0.11878955} PREDS {{146 0 0-700 {}} {259 0 0-701 {}}} SUCCS {{259 0 0-703 {}}} CYCLES {}}
set a(0-703) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-455 XREFS 69178 LOC {1 0.4713032 1 0.5013588 1 0.5013588 1 0.5869912093138832 2 0.20442195931388318} PREDS {{146 0 0-700 {}} {259 0 0-702 {}}} SUCCS {{259 0 0-704 {}}} CYCLES {}}
set a(0-704) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-455 XREFS 69179 LOC {1 0.55693565 1 0.58699125 1 0.58699125 2 0.204422} PREDS {{146 0 0-700 {}} {259 0 0-703 {}}} SUCCS {{259 0 0-705 {}}} CYCLES {}}
set a(0-705) {NAME if#5:not#1 TYPE NOT PAR 0-455 XREFS 69180 LOC {1 0.55693565 1 0.58699125 1 0.58699125 2 0.204422} PREDS {{146 0 0-700 {}} {259 0 0-704 {}}} SUCCS {{259 0 0-706 {}}} CYCLES {}}
set a(0-706) {NAME if#5:and#1 TYPE AND PAR 0-455 XREFS 69181 LOC {1 0.55693565 1 0.58699125 1 0.58699125 2 0.204422} PREDS {{258 0 0-699 {}} {258 0 0-473 {}} {259 0 0-705 {}}} SUCCS {{259 0 0-707 {}} {258 0 0-709 {}}} CYCLES {}}
set a(0-707) {NAME asel#7 TYPE SELECT PAR 0-455 XREFS 69182 LOC {1 0.55693565 1 0.58699125 1 0.58699125 2 0.204422} PREDS {{259 0 0-706 {}}} SUCCS {{146 0 0-708 {}}} CYCLES {}}
set a(0-708) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 5 NAME if#5:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-455 XREFS 69183 LOC {1 0.55693565 1 0.58699125 1 0.58699125 1 0.6405149149089293 2 0.25794566490892934} PREDS {{146 0 0-707 {}} {258 0 0-625 {}}} SUCCS {{259 0 0-709 {}}} CYCLES {}}
set a(0-709) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME if#5:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-455 XREFS 69184 LOC {1 0.610459375 1 0.640514975 1 0.640514975 1 0.6635755375 2 0.2810062875} PREDS {{258 0 0-706 {}} {258 0 0-625 {}} {258 0 0-472 {}} {259 0 0-708 {}}} SUCCS {{258 0 0-737 {}} {258 0 0-1074 {}}} CYCLES {}}
set a(0-710) {NAME aif#11:not#1 TYPE NOT PAR 0-455 XREFS 69185 LOC {1 0.350211275 1 0.36180955 1 0.36180955 1 0.8287351} PREDS {{258 0 0-508 {}}} SUCCS {{259 0 0-711 {}}} CYCLES {}}
set a(0-711) {NAME aif#11:conc TYPE CONCATENATE PAR 0-455 XREFS 69186 LOC {1 0.350211275 1 0.36180955 1 0.36180955 1 0.8287351} PREDS {{259 0 0-710 {}}} SUCCS {{259 0 0-712 {}}} CYCLES {}}
set a(0-712) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-455 XREFS 69187 LOC {1 0.350211275 1 0.36180955 1 0.36180955 1 0.4474419593138832 1 0.9143675093138831} PREDS {{259 0 0-711 {}}} SUCCS {{259 0 0-713 {}}} CYCLES {}}
set a(0-713) {NAME aif#11:slc TYPE READSLICE PAR 0-455 XREFS 69188 LOC {1 0.43584372499999996 1 0.447442 1 0.447442 1 0.9143675499999999} PREDS {{259 0 0-712 {}}} SUCCS {{259 0 0-714 {}} {258 0 0-720 {}}} CYCLES {}}
set a(0-714) {NAME asel#13 TYPE SELECT PAR 0-455 XREFS 69189 LOC {1 0.43584372499999996 1 0.447442 1 0.447442 1 0.9143675499999999} PREDS {{259 0 0-713 {}}} SUCCS {{146 0 0-715 {}} {146 0 0-716 {}} {146 0 0-717 {}} {146 0 0-718 {}} {146 0 0-719 {}}} CYCLES {}}
set a(0-715) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-455 XREFS 69190 LOC {1 0.43584372499999996 1 0.447442 1 0.447442 1 0.9143675499999999} PREDS {{146 0 0-714 {}} {258 0 0-540 {}}} SUCCS {{259 0 0-716 {}}} CYCLES {}}
set a(0-716) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-455 XREFS 69191 LOC {1 0.43584372499999996 1 0.447442 1 0.447442 1 0.9143675499999999} PREDS {{146 0 0-714 {}} {259 0 0-715 {}}} SUCCS {{259 0 0-717 {}}} CYCLES {}}
set a(0-717) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-455 XREFS 69192 LOC {1 0.43584372499999996 1 0.447442 1 0.447442 1 0.5330744093138832 1 0.9999999593138831} PREDS {{146 0 0-714 {}} {259 0 0-716 {}}} SUCCS {{259 0 0-718 {}}} CYCLES {}}
set a(0-718) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-455 XREFS 69193 LOC {1 0.521476175 1 0.53307445 1 0.53307445 2 0.060861824999999994} PREDS {{146 0 0-714 {}} {259 0 0-717 {}}} SUCCS {{259 0 0-719 {}}} CYCLES {}}
set a(0-719) {NAME if#6:not#1 TYPE NOT PAR 0-455 XREFS 69194 LOC {1 0.521476175 1 0.53307445 1 0.53307445 2 0.060861824999999994} PREDS {{146 0 0-714 {}} {259 0 0-718 {}}} SUCCS {{258 0 0-721 {}}} CYCLES {}}
set a(0-720) {NAME if#6:not TYPE NOT PAR 0-455 XREFS 69195 LOC {1 0.43584372499999996 1 0.53307445 1 0.53307445 2 0.060861824999999994} PREDS {{258 0 0-713 {}}} SUCCS {{259 0 0-721 {}}} CYCLES {}}
set a(0-721) {NAME if#6:and TYPE AND PAR 0-455 XREFS 69196 LOC {1 0.521476175 1 0.53307445 1 0.53307445 2 0.060861824999999994} PREDS {{258 0 0-719 {}} {258 0 0-471 {}} {259 0 0-720 {}}} SUCCS {{259 0 0-722 {}} {258 0 0-733 {}}} CYCLES {}}
set a(0-722) {NAME asel#17 TYPE SELECT PAR 0-455 XREFS 69197 LOC {1 0.521476175 1 0.53307445 1 0.53307445 2 0.060861824999999994} PREDS {{259 0 0-721 {}}} SUCCS {{146 0 0-723 {}} {146 0 0-724 {}} {130 0 0-725 {}} {130 0 0-726 {}}} CYCLES {}}
set a(0-723) {NAME MAC1:slc(MAC1:acc#40.psp.sg1) TYPE READSLICE PAR 0-455 XREFS 69198 LOC {1 0.521476175 1 0.53307445 1 0.53307445 2 0.060861824999999994} PREDS {{146 0 0-722 {}} {258 0 0-572 {}}} SUCCS {{259 0 0-724 {}}} CYCLES {}}
set a(0-724) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#6:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-455 XREFS 69199 LOC {1 0.521476175 1 0.53307445 1 0.53307445 1 0.5911086379329679 2 0.11889601293296789} PREDS {{146 0 0-722 {}} {259 0 0-723 {}}} SUCCS {{259 0 0-725 {}}} CYCLES {}}
set a(0-725) {NAME aif#17:slc TYPE READSLICE PAR 0-455 XREFS 69200 LOC {1 0.5795104249999999 1 0.5911086999999999 1 0.5911086999999999 2 0.11889607499999999} PREDS {{130 0 0-722 {}} {259 0 0-724 {}}} SUCCS {{259 0 0-726 {}} {258 0 0-732 {}}} CYCLES {}}
set a(0-726) {NAME aif#17:asel TYPE SELECT PAR 0-455 XREFS 69201 LOC {1 0.5795104249999999 1 0.5911086999999999 1 0.5911086999999999 2 0.11889607499999999} PREDS {{130 0 0-722 {}} {259 0 0-725 {}}} SUCCS {{146 0 0-727 {}} {146 0 0-728 {}} {146 0 0-729 {}} {146 0 0-730 {}} {146 0 0-731 {}}} CYCLES {}}
set a(0-727) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-455 XREFS 69202 LOC {1 0.5795104249999999 1 0.5911086999999999 1 0.5911086999999999 2 0.11889607499999999} PREDS {{146 0 0-726 {}} {258 0 0-572 {}}} SUCCS {{259 0 0-728 {}}} CYCLES {}}
set a(0-728) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-455 XREFS 69203 LOC {1 0.5795104249999999 1 0.5911086999999999 1 0.5911086999999999 2 0.11889607499999999} PREDS {{146 0 0-726 {}} {259 0 0-727 {}}} SUCCS {{259 0 0-729 {}}} CYCLES {}}
set a(0-729) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-455 XREFS 69204 LOC {1 0.5795104249999999 1 0.5911086999999999 1 0.5911086999999999 1 0.6766345813734282 2 0.20442195637342836} PREDS {{146 0 0-726 {}} {259 0 0-728 {}}} SUCCS {{259 0 0-730 {}}} CYCLES {}}
set a(0-730) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-455 XREFS 69205 LOC {1 0.6650363499999999 1 0.6766346249999999 1 0.6766346249999999 2 0.204422} PREDS {{146 0 0-726 {}} {259 0 0-729 {}}} SUCCS {{259 0 0-731 {}}} CYCLES {}}
set a(0-731) {NAME if#6:not#2 TYPE NOT PAR 0-455 XREFS 69206 LOC {1 0.6650363499999999 1 0.6766346249999999 1 0.6766346249999999 2 0.204422} PREDS {{146 0 0-726 {}} {259 0 0-730 {}}} SUCCS {{258 0 0-733 {}}} CYCLES {}}
set a(0-732) {NAME if#6:not#4 TYPE NOT PAR 0-455 XREFS 69207 LOC {1 0.5795104249999999 1 0.6766346249999999 1 0.6766346249999999 2 0.204422} PREDS {{258 0 0-725 {}}} SUCCS {{259 0 0-733 {}}} CYCLES {}}
set a(0-733) {NAME if#6:and#2 TYPE AND PAR 0-455 XREFS 69208 LOC {1 0.6650363499999999 1 0.6766346249999999 1 0.6766346249999999 2 0.204422} PREDS {{258 0 0-721 {}} {258 0 0-731 {}} {258 0 0-470 {}} {259 0 0-732 {}}} SUCCS {{259 0 0-734 {}} {258 0 0-736 {}}} CYCLES {}}
set a(0-734) {NAME sel#6 TYPE SELECT PAR 0-455 XREFS 69209 LOC {1 0.6650363499999999 1 0.6766346249999999 1 0.6766346249999999 2 0.204422} PREDS {{259 0 0-733 {}}} SUCCS {{146 0 0-735 {}}} CYCLES {}}
set a(0-735) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 5 NAME if#6:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-455 XREFS 69210 LOC {1 0.6650363499999999 1 0.6766346249999999 1 0.6766346249999999 1 0.7301582899089293 2 0.25794566490892934} PREDS {{146 0 0-734 {}} {258 0 0-628 {}}} SUCCS {{259 0 0-736 {}}} CYCLES {}}
set a(0-736) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-455 XREFS 69211 LOC {1 0.718560075 1 0.73015835 1 0.73015835 1 0.7532189125 2 0.2810062875} PREDS {{258 0 0-733 {}} {258 0 0-628 {}} {258 0 0-469 {}} {259 0 0-735 {}}} SUCCS {{258 0 0-772 {}} {258 0 0-1075 {}}} CYCLES {}}
set a(0-737) {NAME not#2 TYPE NOT PAR 0-455 XREFS 69212 LOC {1 0.633519975 1 0.663575575 1 0.663575575 2 0.281006325} PREDS {{258 0 0-709 {}}} SUCCS {{259 0 0-738 {}}} CYCLES {}}
set a(0-738) {NAME conc TYPE CONCATENATE PAR 0-455 XREFS 69213 LOC {1 0.633519975 1 0.663575575 1 0.663575575 2 0.281006325} PREDS {{259 0 0-737 {}}} SUCCS {{259 0 0-739 {}}} CYCLES {}}
set a(0-739) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-455 XREFS 69214 LOC {1 0.633519975 1 0.663575575 1 0.663575575 1 0.712020159496936 2 0.32945090949693606} PREDS {{259 0 0-738 {}}} SUCCS {{259 0 0-740 {}}} CYCLES {}}
set a(0-740) {NAME slc#2 TYPE READSLICE PAR 0-455 XREFS 69215 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{259 0 0-739 {}}} SUCCS {{259 0 0-741 {}} {258 0 0-768 {}} {258 0 0-770 {}}} CYCLES {}}
set a(0-741) {NAME sel#7 TYPE SELECT PAR 0-455 XREFS 69216 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{259 0 0-740 {}}} SUCCS {{146 0 0-742 {}} {146 0 0-743 {}} {146 0 0-744 {}} {146 0 0-745 {}} {146 0 0-746 {}} {146 0 0-747 {}} {146 0 0-748 {}} {146 0 0-749 {}} {146 0 0-750 {}} {146 0 0-751 {}} {146 0 0-752 {}} {146 0 0-753 {}} {146 0 0-754 {}} {146 0 0-755 {}} {146 0 0-756 {}} {146 0 0-757 {}} {146 0 0-758 {}} {146 0 0-759 {}} {146 0 0-760 {}} {146 0 0-761 {}} {130 0 0-762 {}} {130 0 0-763 {}}} CYCLES {}}
set a(0-742) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-455 XREFS 69217 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-680 {}}} SUCCS {{258 0 0-762 {}}} CYCLES {}}
set a(0-743) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-455 XREFS 69218 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-680 {}}} SUCCS {{258 0 0-762 {}}} CYCLES {}}
set a(0-744) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-455 XREFS 69219 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-680 {}}} SUCCS {{258 0 0-762 {}}} CYCLES {}}
set a(0-745) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-455 XREFS 69220 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-680 {}}} SUCCS {{258 0 0-762 {}}} CYCLES {}}
set a(0-746) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-455 XREFS 69221 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-680 {}}} SUCCS {{258 0 0-762 {}}} CYCLES {}}
set a(0-747) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-455 XREFS 69222 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-680 {}}} SUCCS {{258 0 0-762 {}}} CYCLES {}}
set a(0-748) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-455 XREFS 69223 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-680 {}}} SUCCS {{258 0 0-762 {}}} CYCLES {}}
set a(0-749) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-455 XREFS 69224 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-680 {}}} SUCCS {{258 0 0-762 {}}} CYCLES {}}
set a(0-750) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-455 XREFS 69225 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-680 {}}} SUCCS {{258 0 0-762 {}}} CYCLES {}}
set a(0-751) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-455 XREFS 69226 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-680 {}}} SUCCS {{258 0 0-762 {}}} CYCLES {}}
set a(0-752) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-455 XREFS 69227 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-676 {}}} SUCCS {{258 0 0-762 {}}} CYCLES {}}
set a(0-753) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-455 XREFS 69228 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-676 {}}} SUCCS {{258 0 0-762 {}}} CYCLES {}}
set a(0-754) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-455 XREFS 69229 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-676 {}}} SUCCS {{258 0 0-762 {}}} CYCLES {}}
set a(0-755) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-455 XREFS 69230 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-676 {}}} SUCCS {{258 0 0-762 {}}} CYCLES {}}
set a(0-756) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-455 XREFS 69231 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-676 {}}} SUCCS {{258 0 0-762 {}}} CYCLES {}}
set a(0-757) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-455 XREFS 69232 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-676 {}}} SUCCS {{258 0 0-762 {}}} CYCLES {}}
set a(0-758) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-455 XREFS 69233 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-676 {}}} SUCCS {{258 0 0-762 {}}} CYCLES {}}
set a(0-759) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-455 XREFS 69234 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-676 {}}} SUCCS {{258 0 0-762 {}}} CYCLES {}}
set a(0-760) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-455 XREFS 69235 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-676 {}}} SUCCS {{258 0 0-762 {}}} CYCLES {}}
set a(0-761) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-455 XREFS 69236 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{146 0 0-741 {}} {258 0 0-676 {}}} SUCCS {{259 0 0-762 {}}} CYCLES {}}
set a(0-762) {NAME if#7:if:nor TYPE NOR PAR 0-455 XREFS 69237 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{130 0 0-741 {}} {258 0 0-760 {}} {258 0 0-759 {}} {258 0 0-758 {}} {258 0 0-757 {}} {258 0 0-756 {}} {258 0 0-755 {}} {258 0 0-754 {}} {258 0 0-753 {}} {258 0 0-752 {}} {258 0 0-751 {}} {258 0 0-750 {}} {258 0 0-749 {}} {258 0 0-748 {}} {258 0 0-747 {}} {258 0 0-746 {}} {258 0 0-745 {}} {258 0 0-744 {}} {258 0 0-743 {}} {258 0 0-742 {}} {259 0 0-761 {}}} SUCCS {{259 0 0-763 {}} {258 0 0-768 {}} {258 0 0-770 {}}} CYCLES {}}
set a(0-763) {NAME if#7:sel TYPE SELECT PAR 0-455 XREFS 69238 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{130 0 0-741 {}} {259 0 0-762 {}}} SUCCS {{146 0 0-764 {}} {146 0 0-765 {}} {146 0 0-766 {}} {146 0 0-767 {}}} CYCLES {}}
set a(0-764) {NAME asn#290 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69239 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-763 {}}} SUCCS {{259 0 0-765 {}}} CYCLES {}}
set a(0-765) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-455 XREFS 69240 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-763 {}} {259 0 0-764 {}}} SUCCS {{258 0 0-769 {}}} CYCLES {}}
set a(0-766) {NAME asn#291 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69241 LOC {1 0.6819645999999999 1 0.80595675 1 0.80595675 2 0.32945094999999996} PREDS {{146 0 0-763 {}}} SUCCS {{259 0 0-767 {}}} CYCLES {}}
set a(0-767) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-455 XREFS 69242 LOC {1 0.6819645999999999 1 0.80595675 1 0.80595675 2 0.32945094999999996} PREDS {{146 0 0-763 {}} {259 0 0-766 {}}} SUCCS {{258 0 0-771 {}}} CYCLES {}}
set a(0-768) {NAME and#7 TYPE AND PAR 0-455 XREFS 69243 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{258 0 0-740 {}} {258 0 0-762 {}}} SUCCS {{259 0 0-769 {}}} CYCLES {}}
set a(0-769) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-455 XREFS 69244 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 1 0.7350807625 2 0.6002279875} PREDS {{258 0 0-676 {}} {258 0 0-765 {}} {258 0 0-468 {}} {259 0 0-768 {}}} SUCCS {{258 0 0-810 {}} {258 0 0-1076 {}}} CYCLES {}}
set a(0-770) {NAME and#8 TYPE AND PAR 0-455 XREFS 69245 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.32945094999999996} PREDS {{258 0 0-740 {}} {258 0 0-762 {}}} SUCCS {{259 0 0-771 {}}} CYCLES {}}
set a(0-771) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-455 XREFS 69246 LOC {1 0.6819645999999999 1 0.80595675 1 0.80595675 1 0.8290173125 2 0.35251151249999996} PREDS {{258 0 0-680 {}} {258 0 0-767 {}} {258 0 0-467 {}} {259 0 0-770 {}}} SUCCS {{258 0 0-836 {}} {258 0 0-881 {}} {258 0 0-1077 {}}} CYCLES {}}
set a(0-772) {NAME not#3 TYPE NOT PAR 0-455 XREFS 69247 LOC {1 0.741620675 1 0.7532189499999999 1 0.7532189499999999 2 0.281006325} PREDS {{258 0 0-736 {}}} SUCCS {{259 0 0-773 {}}} CYCLES {}}
set a(0-773) {NAME conc#1 TYPE CONCATENATE PAR 0-455 XREFS 69248 LOC {1 0.741620675 1 0.7532189499999999 1 0.7532189499999999 2 0.281006325} PREDS {{259 0 0-772 {}}} SUCCS {{259 0 0-774 {}}} CYCLES {}}
set a(0-774) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-455 XREFS 69249 LOC {1 0.741620675 1 0.7532189499999999 1 0.7532189499999999 1 0.8016635344969361 2 0.32945090949693606} PREDS {{259 0 0-773 {}}} SUCCS {{259 0 0-775 {}}} CYCLES {}}
set a(0-775) {NAME slc#3 TYPE READSLICE PAR 0-455 XREFS 69250 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{259 0 0-774 {}}} SUCCS {{259 0 0-776 {}} {258 0 0-803 {}} {258 0 0-805 {}}} CYCLES {}}
set a(0-776) {NAME sel#9 TYPE SELECT PAR 0-455 XREFS 69251 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{259 0 0-775 {}}} SUCCS {{146 0 0-777 {}} {146 0 0-778 {}} {146 0 0-779 {}} {146 0 0-780 {}} {146 0 0-781 {}} {146 0 0-782 {}} {146 0 0-783 {}} {146 0 0-784 {}} {146 0 0-785 {}} {146 0 0-786 {}} {146 0 0-787 {}} {146 0 0-788 {}} {146 0 0-789 {}} {146 0 0-790 {}} {146 0 0-791 {}} {146 0 0-792 {}} {146 0 0-793 {}} {146 0 0-794 {}} {146 0 0-795 {}} {146 0 0-796 {}} {130 0 0-797 {}} {130 0 0-798 {}}} CYCLES {}}
set a(0-777) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-455 XREFS 69252 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-688 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-778) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-455 XREFS 69253 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-688 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-779) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-455 XREFS 69254 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-688 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-780) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-455 XREFS 69255 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-688 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-781) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-455 XREFS 69256 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-688 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-782) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-455 XREFS 69257 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-688 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-783) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-455 XREFS 69258 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-688 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-784) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-455 XREFS 69259 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-688 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-785) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-455 XREFS 69260 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-688 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-786) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-455 XREFS 69261 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-688 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-787) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-455 XREFS 69262 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-684 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-788) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-455 XREFS 69263 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-684 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-789) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-455 XREFS 69264 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-684 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-790) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-455 XREFS 69265 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-684 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-791) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-455 XREFS 69266 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-684 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-792) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-455 XREFS 69267 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-684 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-793) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-455 XREFS 69268 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-684 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-794) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-455 XREFS 69269 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-684 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-795) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-455 XREFS 69270 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-684 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-796) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-455 XREFS 69271 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{146 0 0-776 {}} {258 0 0-684 {}}} SUCCS {{259 0 0-797 {}}} CYCLES {}}
set a(0-797) {NAME if#9:if:nor TYPE NOR PAR 0-455 XREFS 69272 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{130 0 0-776 {}} {258 0 0-795 {}} {258 0 0-794 {}} {258 0 0-793 {}} {258 0 0-792 {}} {258 0 0-791 {}} {258 0 0-790 {}} {258 0 0-789 {}} {258 0 0-788 {}} {258 0 0-787 {}} {258 0 0-786 {}} {258 0 0-785 {}} {258 0 0-784 {}} {258 0 0-783 {}} {258 0 0-782 {}} {258 0 0-781 {}} {258 0 0-780 {}} {258 0 0-779 {}} {258 0 0-778 {}} {258 0 0-777 {}} {259 0 0-796 {}}} SUCCS {{259 0 0-798 {}} {258 0 0-803 {}} {258 0 0-805 {}}} CYCLES {}}
set a(0-798) {NAME if#9:sel TYPE SELECT PAR 0-455 XREFS 69273 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{130 0 0-776 {}} {259 0 0-797 {}}} SUCCS {{146 0 0-799 {}} {146 0 0-800 {}} {146 0 0-801 {}} {146 0 0-802 {}}} CYCLES {}}
set a(0-799) {NAME asn#292 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69274 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-798 {}}} SUCCS {{259 0 0-800 {}}} CYCLES {}}
set a(0-800) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-455 XREFS 69275 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-798 {}} {259 0 0-799 {}}} SUCCS {{258 0 0-804 {}}} CYCLES {}}
set a(0-801) {NAME asn#293 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69276 LOC {1 0.7900653 1 0.80595675 1 0.80595675 2 0.32945094999999996} PREDS {{146 0 0-798 {}}} SUCCS {{259 0 0-802 {}}} CYCLES {}}
set a(0-802) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-455 XREFS 69277 LOC {1 0.7900653 1 0.80595675 1 0.80595675 2 0.32945094999999996} PREDS {{146 0 0-798 {}} {259 0 0-801 {}}} SUCCS {{258 0 0-806 {}}} CYCLES {}}
set a(0-803) {NAME and#9 TYPE AND PAR 0-455 XREFS 69278 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{258 0 0-775 {}} {258 0 0-797 {}}} SUCCS {{259 0 0-804 {}}} CYCLES {}}
set a(0-804) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-455 XREFS 69279 LOC {1 0.7900653 1 0.801663575 1 0.801663575 1 0.8247241375 2 0.6166347375} PREDS {{258 0 0-684 {}} {258 0 0-800 {}} {258 0 0-466 {}} {259 0 0-803 {}}} SUCCS {{258 0 0-817 {}} {258 0 0-1078 {}}} CYCLES {}}
set a(0-805) {NAME and#10 TYPE AND PAR 0-455 XREFS 69280 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.32945094999999996} PREDS {{258 0 0-775 {}} {258 0 0-797 {}}} SUCCS {{259 0 0-806 {}}} CYCLES {}}
set a(0-806) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-455 XREFS 69281 LOC {1 0.7900653 1 0.80595675 1 0.80595675 1 0.8290173125 2 0.35251151249999996} PREDS {{258 0 0-688 {}} {258 0 0-802 {}} {258 0 0-465 {}} {259 0 0-805 {}}} SUCCS {{258 0 0-866 {}} {258 0 0-882 {}} {258 0 0-1079 {}}} CYCLES {}}
set a(0-807) {NAME asn#294 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69282 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {} SUCCS {{259 0 0-808 {}}} CYCLES {}}
set a(0-808) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-455 XREFS 69283 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-807 {}}} SUCCS {{259 0 0-809 {}}} CYCLES {}}
set a(0-809) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-455 XREFS 69284 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-808 {}}} SUCCS {{258 0 0-812 {}}} CYCLES {}}
set a(0-810) {NAME deltax_square_red:not TYPE NOT PAR 0-455 XREFS 69285 LOC {1 0.7050252 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{258 0 0-769 {}}} SUCCS {{259 0 0-811 {}}} CYCLES {}}
set a(0-811) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-455 XREFS 69286 LOC {1 0.7050252 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-810 {}}} SUCCS {{259 0 0-812 {}}} CYCLES {}}
set a(0-812) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-455 XREFS 69287 LOC {1 0.7050252 1 0.7350808 1 0.7350808 1 0.8247241284997776 2 0.6898713534997776} PREDS {{258 0 0-809 {}} {259 0 0-811 {}}} SUCCS {{259 0 0-813 {}}} CYCLES {}}
set a(0-813) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-455 XREFS 69288 LOC {1 0.794668575 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-812 {}}} SUCCS {{258 0 0-821 {}} {258 0 0-823 {}} {258 0 0-829 {}}} CYCLES {}}
set a(0-814) {NAME asn#295 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69289 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {} SUCCS {{259 0 0-815 {}}} CYCLES {}}
set a(0-815) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-455 XREFS 69290 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-814 {}}} SUCCS {{259 0 0-816 {}}} CYCLES {}}
set a(0-816) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-455 XREFS 69291 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-815 {}}} SUCCS {{258 0 0-819 {}}} CYCLES {}}
set a(0-817) {NAME deltax_square_blue:not TYPE NOT PAR 0-455 XREFS 69292 LOC {1 0.8131259 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{258 0 0-804 {}}} SUCCS {{259 0 0-818 {}}} CYCLES {}}
set a(0-818) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-455 XREFS 69293 LOC {1 0.8131259 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-817 {}}} SUCCS {{259 0 0-819 {}}} CYCLES {}}
set a(0-819) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-455 XREFS 69294 LOC {1 0.8131259 1 0.824724175 1 0.824724175 1 0.9143675034997776 2 0.7062781034997776} PREDS {{258 0 0-816 {}} {259 0 0-818 {}}} SUCCS {{259 0 0-820 {}}} CYCLES {}}
set a(0-820) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-455 XREFS 69295 LOC {1 0.9027692749999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-819 {}}} SUCCS {{258 0 0-851 {}} {258 0 0-853 {}} {258 0 0-859 {}}} CYCLES {}}
set a(0-821) {NAME slc#11 TYPE READSLICE PAR 0-455 XREFS 69296 LOC {1 0.794668575 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{258 0 0-813 {}}} SUCCS {{259 0 0-822 {}}} CYCLES {}}
set a(0-822) {NAME asel#39 TYPE SELECT PAR 0-455 XREFS 69297 LOC {1 0.794668575 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-821 {}}} SUCCS {{146 0 0-823 {}} {146 0 0-824 {}} {146 0 0-825 {}} {146 0 0-826 {}} {146 0 0-827 {}} {146 0 0-828 {}}} CYCLES {}}
set a(0-823) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-455 XREFS 69298 LOC {1 0.794668575 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-822 {}} {258 0 0-813 {}}} SUCCS {{259 0 0-824 {}}} CYCLES {}}
set a(0-824) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-455 XREFS 69299 LOC {1 0.794668575 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-822 {}} {259 0 0-823 {}}} SUCCS {{259 0 0-825 {}}} CYCLES {}}
set a(0-825) {NAME if#15:conc TYPE CONCATENATE PAR 0-455 XREFS 69300 LOC {1 0.794668575 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-822 {}} {259 0 0-824 {}}} SUCCS {{259 0 0-826 {}}} CYCLES {}}
set a(0-826) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-455 XREFS 69301 LOC {1 0.794668575 1 0.824724175 1 0.824724175 1 0.9103565843138831 2 0.7755038093138832} PREDS {{146 0 0-822 {}} {259 0 0-825 {}}} SUCCS {{259 0 0-827 {}}} CYCLES {}}
set a(0-827) {NAME aif#39:slc TYPE READSLICE PAR 0-455 XREFS 69302 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-822 {}} {259 0 0-826 {}}} SUCCS {{259 0 0-828 {}}} CYCLES {}}
set a(0-828) {NAME if#15:not TYPE NOT PAR 0-455 XREFS 69303 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-822 {}} {259 0 0-827 {}}} SUCCS {{258 0 0-831 {}}} CYCLES {}}
set a(0-829) {NAME slc#6 TYPE READSLICE PAR 0-455 XREFS 69304 LOC {1 0.794668575 1 0.824724175 1 0.824724175 2 0.77550385} PREDS {{258 0 0-813 {}}} SUCCS {{259 0 0-830 {}}} CYCLES {}}
set a(0-830) {NAME if#15:not#2 TYPE NOT PAR 0-455 XREFS 69305 LOC {1 0.794668575 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-829 {}}} SUCCS {{259 0 0-831 {}}} CYCLES {}}
set a(0-831) {NAME if#15:and TYPE AND PAR 0-455 XREFS 69306 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{258 0 0-828 {}} {258 0 0-464 {}} {259 0 0-830 {}}} SUCCS {{259 0 0-832 {}} {258 0 0-850 {}}} CYCLES {}}
set a(0-832) {NAME asel#41 TYPE SELECT PAR 0-455 XREFS 69307 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-831 {}}} SUCCS {{146 0 0-833 {}} {146 0 0-834 {}} {146 0 0-835 {}} {146 0 0-836 {}} {146 0 0-837 {}} {146 0 0-838 {}} {130 0 0-839 {}} {146 0 0-840 {}} {130 0 0-841 {}}} CYCLES {}}
set a(0-833) {NAME asn#296 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69308 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-832 {}}} SUCCS {{259 0 0-834 {}}} CYCLES {}}
set a(0-834) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-455 XREFS 69309 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-832 {}} {259 0 0-833 {}}} SUCCS {{259 0 0-835 {}}} CYCLES {}}
set a(0-835) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-455 XREFS 69310 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-832 {}} {259 0 0-834 {}}} SUCCS {{258 0 0-838 {}}} CYCLES {}}
set a(0-836) {NAME deltay_square_red:not TYPE NOT PAR 0-455 XREFS 69311 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-832 {}} {258 0 0-771 {}}} SUCCS {{259 0 0-837 {}}} CYCLES {}}
set a(0-837) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-455 XREFS 69312 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-832 {}} {259 0 0-836 {}}} SUCCS {{259 0 0-838 {}}} CYCLES {}}
set a(0-838) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-455 XREFS 69313 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.8651471784997776} PREDS {{146 0 0-832 {}} {258 0 0-835 {}} {259 0 0-837 {}}} SUCCS {{259 0 0-839 {}}} CYCLES {}}
set a(0-839) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-455 XREFS 69314 LOC {1 0.9699443999999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-832 {}} {259 0 0-838 {}}} SUCCS {{259 0 0-840 {}} {258 0 0-842 {}} {258 0 0-848 {}}} CYCLES {}}
set a(0-840) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-455 XREFS 69315 LOC {1 0.9699443999999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-832 {}} {259 0 0-839 {}}} SUCCS {{259 0 0-841 {}}} CYCLES {}}
set a(0-841) {NAME aif#41:asel TYPE SELECT PAR 0-455 XREFS 69316 LOC {1 0.9699443999999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-832 {}} {259 0 0-840 {}}} SUCCS {{146 0 0-842 {}} {146 0 0-843 {}} {146 0 0-844 {}} {146 0 0-845 {}} {146 0 0-846 {}} {146 0 0-847 {}}} CYCLES {}}
set a(0-842) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-455 XREFS 69317 LOC {1 0.9699443999999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-841 {}} {258 0 0-839 {}}} SUCCS {{259 0 0-843 {}}} CYCLES {}}
set a(0-843) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-455 XREFS 69318 LOC {1 0.9699443999999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-841 {}} {259 0 0-842 {}}} SUCCS {{259 0 0-844 {}}} CYCLES {}}
set a(0-844) {NAME if#15:conc#1 TYPE CONCATENATE PAR 0-455 XREFS 69319 LOC {1 0.9699443999999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-841 {}} {259 0 0-843 {}}} SUCCS {{259 0 0-845 {}}} CYCLES {}}
set a(0-845) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-455 XREFS 69320 LOC {2 0.0 2 0.865147225 2 0.865147225 2 0.9507796343138831 2 0.9507796343138831} PREDS {{146 0 0-841 {}} {259 0 0-844 {}}} SUCCS {{259 0 0-846 {}}} CYCLES {}}
set a(0-846) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-455 XREFS 69321 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-841 {}} {259 0 0-845 {}}} SUCCS {{259 0 0-847 {}}} CYCLES {}}
set a(0-847) {NAME if#15:not#1 TYPE NOT PAR 0-455 XREFS 69322 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-841 {}} {259 0 0-846 {}}} SUCCS {{258 0 0-850 {}}} CYCLES {}}
set a(0-848) {NAME aif#41:slc TYPE READSLICE PAR 0-455 XREFS 69323 LOC {1 0.9699443999999999 1 1.0 1 1.0 2 0.9507796749999999} PREDS {{258 0 0-839 {}}} SUCCS {{259 0 0-849 {}}} CYCLES {}}
set a(0-849) {NAME if#15:not#3 TYPE NOT PAR 0-455 XREFS 69324 LOC {1 0.9699443999999999 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-848 {}}} SUCCS {{259 0 0-850 {}}} CYCLES {}}
set a(0-850) {NAME if#15:and#2 TYPE AND PAR 0-455 XREFS 69325 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-831 {}} {258 0 0-847 {}} {258 0 0-463 {}} {259 0 0-849 {}}} SUCCS {{258 0 0-1050 {}} {258 0 0-1055 {}} {258 0 0-1062 {}}} CYCLES {}}
set a(0-851) {NAME slc#12 TYPE READSLICE PAR 0-455 XREFS 69326 LOC {1 0.9027692749999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{258 0 0-820 {}}} SUCCS {{259 0 0-852 {}}} CYCLES {}}
set a(0-852) {NAME asel#45 TYPE SELECT PAR 0-455 XREFS 69327 LOC {1 0.9027692749999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-851 {}}} SUCCS {{146 0 0-853 {}} {146 0 0-854 {}} {146 0 0-855 {}} {146 0 0-856 {}} {146 0 0-857 {}} {146 0 0-858 {}}} CYCLES {}}
set a(0-853) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-455 XREFS 69328 LOC {1 0.9027692749999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-852 {}} {258 0 0-820 {}}} SUCCS {{259 0 0-854 {}}} CYCLES {}}
set a(0-854) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-455 XREFS 69329 LOC {1 0.9027692749999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-852 {}} {259 0 0-853 {}}} SUCCS {{259 0 0-855 {}}} CYCLES {}}
set a(0-855) {NAME if#16:conc TYPE CONCATENATE PAR 0-455 XREFS 69330 LOC {1 0.9027692749999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-852 {}} {259 0 0-854 {}}} SUCCS {{259 0 0-856 {}}} CYCLES {}}
set a(0-856) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-455 XREFS 69331 LOC {1 0.9027692749999999 1 0.9143675499999999 1 0.9143675499999999 1 0.9999999593138831 2 0.7919105593138831} PREDS {{146 0 0-852 {}} {259 0 0-855 {}}} SUCCS {{259 0 0-857 {}}} CYCLES {}}
set a(0-857) {NAME aif#45:slc TYPE READSLICE PAR 0-455 XREFS 69332 LOC {1 0.988401725 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-852 {}} {259 0 0-856 {}}} SUCCS {{259 0 0-858 {}}} CYCLES {}}
set a(0-858) {NAME if#16:not TYPE NOT PAR 0-455 XREFS 69333 LOC {1 0.988401725 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-852 {}} {259 0 0-857 {}}} SUCCS {{258 0 0-861 {}}} CYCLES {}}
set a(0-859) {NAME slc#7 TYPE READSLICE PAR 0-455 XREFS 69334 LOC {1 0.9027692749999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7919105999999999} PREDS {{258 0 0-820 {}}} SUCCS {{259 0 0-860 {}}} CYCLES {}}
set a(0-860) {NAME if#16:not#2 TYPE NOT PAR 0-455 XREFS 69335 LOC {1 0.9027692749999999 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-859 {}}} SUCCS {{259 0 0-861 {}}} CYCLES {}}
set a(0-861) {NAME if#16:and TYPE AND PAR 0-455 XREFS 69336 LOC {1 0.988401725 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{258 0 0-858 {}} {258 0 0-462 {}} {259 0 0-860 {}}} SUCCS {{259 0 0-862 {}} {258 0 0-880 {}}} CYCLES {}}
set a(0-862) {NAME asel#47 TYPE SELECT PAR 0-455 XREFS 69337 LOC {1 0.988401725 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-861 {}}} SUCCS {{146 0 0-863 {}} {146 0 0-864 {}} {146 0 0-865 {}} {146 0 0-866 {}} {146 0 0-867 {}} {146 0 0-868 {}} {130 0 0-869 {}} {146 0 0-870 {}} {130 0 0-871 {}}} CYCLES {}}
set a(0-863) {NAME asn#297 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69338 LOC {1 0.988401725 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-862 {}}} SUCCS {{259 0 0-864 {}}} CYCLES {}}
set a(0-864) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-455 XREFS 69339 LOC {1 0.988401725 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-862 {}} {259 0 0-863 {}}} SUCCS {{259 0 0-865 {}}} CYCLES {}}
set a(0-865) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-455 XREFS 69340 LOC {1 0.988401725 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-862 {}} {259 0 0-864 {}}} SUCCS {{258 0 0-868 {}}} CYCLES {}}
set a(0-866) {NAME deltay_square_blue:not TYPE NOT PAR 0-455 XREFS 69341 LOC {1 0.988401725 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-862 {}} {258 0 0-806 {}}} SUCCS {{259 0 0-867 {}}} CYCLES {}}
set a(0-867) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-455 XREFS 69342 LOC {1 0.988401725 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-862 {}} {259 0 0-866 {}}} SUCCS {{259 0 0-868 {}}} CYCLES {}}
set a(0-868) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-455 XREFS 69343 LOC {2 0.0 2 0.7919105999999999 2 0.7919105999999999 2 0.8815539284997775 2 0.8815539284997775} PREDS {{146 0 0-862 {}} {258 0 0-865 {}} {259 0 0-867 {}}} SUCCS {{259 0 0-869 {}}} CYCLES {}}
set a(0-869) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-455 XREFS 69344 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-862 {}} {259 0 0-868 {}}} SUCCS {{259 0 0-870 {}} {258 0 0-872 {}} {258 0 0-878 {}}} CYCLES {}}
set a(0-870) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-455 XREFS 69345 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-862 {}} {259 0 0-869 {}}} SUCCS {{259 0 0-871 {}}} CYCLES {}}
set a(0-871) {NAME aif#47:asel TYPE SELECT PAR 0-455 XREFS 69346 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-862 {}} {259 0 0-870 {}}} SUCCS {{146 0 0-872 {}} {146 0 0-873 {}} {146 0 0-874 {}} {146 0 0-875 {}} {146 0 0-876 {}} {146 0 0-877 {}}} CYCLES {}}
set a(0-872) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-455 XREFS 69347 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-871 {}} {258 0 0-869 {}}} SUCCS {{259 0 0-873 {}}} CYCLES {}}
set a(0-873) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-455 XREFS 69348 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-871 {}} {259 0 0-872 {}}} SUCCS {{259 0 0-874 {}}} CYCLES {}}
set a(0-874) {NAME if#16:conc#1 TYPE CONCATENATE PAR 0-455 XREFS 69349 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-871 {}} {259 0 0-873 {}}} SUCCS {{259 0 0-875 {}}} CYCLES {}}
set a(0-875) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-455 XREFS 69350 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.9671863843138832 2 0.9671863843138832} PREDS {{146 0 0-871 {}} {259 0 0-874 {}}} SUCCS {{259 0 0-876 {}}} CYCLES {}}
set a(0-876) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-455 XREFS 69351 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-871 {}} {259 0 0-875 {}}} SUCCS {{259 0 0-877 {}}} CYCLES {}}
set a(0-877) {NAME if#16:not#1 TYPE NOT PAR 0-455 XREFS 69352 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-871 {}} {259 0 0-876 {}}} SUCCS {{258 0 0-880 {}}} CYCLES {}}
set a(0-878) {NAME aif#47:slc TYPE READSLICE PAR 0-455 XREFS 69353 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.967186425} PREDS {{258 0 0-869 {}}} SUCCS {{259 0 0-879 {}}} CYCLES {}}
set a(0-879) {NAME if#16:not#3 TYPE NOT PAR 0-455 XREFS 69354 LOC {2 0.089643375 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-878 {}}} SUCCS {{259 0 0-880 {}}} CYCLES {}}
set a(0-880) {NAME if#16:and#2 TYPE AND PAR 0-455 XREFS 69355 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-861 {}} {258 0 0-877 {}} {258 0 0-461 {}} {259 0 0-879 {}}} SUCCS {{258 0 0-1052 {}} {258 0 0-1057 {}} {258 0 0-1065 {}}} CYCLES {}}
set a(0-881) {NAME volume_current:not TYPE NOT PAR 0-455 XREFS 69356 LOC {1 0.7050252 1 0.82901735 1 0.82901735 2 0.35251155} PREDS {{258 0 0-771 {}}} SUCCS {{258 0 0-883 {}}} CYCLES {}}
set a(0-882) {NAME volume_current:not#8 TYPE NOT PAR 0-455 XREFS 69357 LOC {1 0.8131259 1 0.82901735 1 0.82901735 2 0.35251155} PREDS {{258 0 0-806 {}}} SUCCS {{259 0 0-883 {}}} CYCLES {}}
set a(0-883) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME volume_current:acc#3 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-455 XREFS 69358 LOC {1 0.8131259 1 0.82901735 1 0.82901735 1 0.9103565783364113 2 0.43385077833641134} PREDS {{258 0 0-881 {}} {259 0 0-882 {}}} SUCCS {{259 0 0-884 {}}} CYCLES {}}
set a(0-884) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME acc#9 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-455 XREFS 69359 LOC {1 0.894465175 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.5234941534997777} PREDS {{259 0 0-883 {}}} SUCCS {{259 0 0-885 {}} {258 0 0-887 {}} {258 0 0-890 {}} {258 0 0-894 {}} {258 0 0-909 {}} {258 0 0-916 {}} {258 0 0-918 {}} {258 0 0-924 {}} {258 0 0-925 {}} {258 0 0-926 {}} {258 0 0-927 {}} {258 0 0-933 {}}} CYCLES {}}
set a(0-885) {NAME volume_current:slc(acc.idiv)#2 TYPE READSLICE PAR 0-455 XREFS 69360 LOC {1 0.98410855 1 1.0 1 1.0 2 0.5234942} PREDS {{259 0 0-884 {}}} SUCCS {{259 0 0-886 {}}} CYCLES {}}
set a(0-886) {NAME volume_current:conc#21 TYPE CONCATENATE PAR 0-455 XREFS 69361 LOC {1 0.98410855 2 0.5234942 2 0.5234942 2 0.5234942} PREDS {{259 0 0-885 {}}} SUCCS {{258 0 0-892 {}}} CYCLES {}}
set a(0-887) {NAME volume_current:slc(acc.idiv)#3 TYPE READSLICE PAR 0-455 XREFS 69362 LOC {1 0.98410855 1 1.0 1 1.0 2 0.5234942} PREDS {{258 0 0-884 {}}} SUCCS {{259 0 0-888 {}}} CYCLES {}}
set a(0-888) {NAME volume_current:not#1 TYPE NOT PAR 0-455 XREFS 69363 LOC {1 0.98410855 2 0.5234942 2 0.5234942 2 0.5234942} PREDS {{259 0 0-887 {}}} SUCCS {{259 0 0-889 {}}} CYCLES {}}
set a(0-889) {NAME volume_current:conc#3 TYPE CONCATENATE PAR 0-455 XREFS 69364 LOC {1 0.98410855 2 0.5234942 2 0.5234942 2 0.5234942} PREDS {{259 0 0-888 {}}} SUCCS {{258 0 0-891 {}}} CYCLES {}}
set a(0-890) {NAME volume_current:slc(acc.idiv) TYPE READSLICE PAR 0-455 XREFS 69365 LOC {1 0.98410855 1 1.0 1 1.0 2 0.5234942} PREDS {{258 0 0-884 {}}} SUCCS {{259 0 0-891 {}}} CYCLES {}}
set a(0-891) {NAME volume_current:conc#22 TYPE CONCATENATE PAR 0-455 XREFS 69366 LOC {1 0.98410855 2 0.5234942 2 0.5234942 2 0.5234942} PREDS {{258 0 0-889 {}} {259 0 0-890 {}}} SUCCS {{259 0 0-892 {}}} CYCLES {}}
set a(0-892) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-455 XREFS 69367 LOC {2 0.0 2 0.5234942 2 0.5234942 2 0.5719387844969361 2 0.5719387844969361} PREDS {{258 0 0-886 {}} {259 0 0-891 {}}} SUCCS {{259 0 0-893 {}}} CYCLES {}}
set a(0-893) {NAME volume_current:slc TYPE READSLICE PAR 0-455 XREFS 69368 LOC {2 0.048444625 2 0.5719388249999999 2 0.5719388249999999 2 0.5719388249999999} PREDS {{259 0 0-892 {}}} SUCCS {{258 0 0-896 {}}} CYCLES {}}
set a(0-894) {NAME volume_current:slc(acc.idiv)#8 TYPE READSLICE PAR 0-455 XREFS 69369 LOC {1 0.98410855 1 1.0 1 1.0 2 0.5719388249999999} PREDS {{258 0 0-884 {}}} SUCCS {{259 0 0-895 {}}} CYCLES {}}
set a(0-895) {NAME volume_current:conc TYPE CONCATENATE PAR 0-455 XREFS 69370 LOC {1 0.98410855 2 0.5719388249999999 2 0.5719388249999999 2 0.5719388249999999} PREDS {{259 0 0-894 {}}} SUCCS {{259 0 0-896 {}}} CYCLES {}}
set a(0-896) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-455 XREFS 69371 LOC {2 0.048444625 2 0.5719388249999999 2 0.5719388249999999 2 0.620383409496936 2 0.620383409496936} PREDS {{258 0 0-893 {}} {259 0 0-895 {}}} SUCCS {{259 0 0-897 {}} {258 0 0-900 {}} {258 0 0-902 {}} {258 0 0-904 {}} {258 0 0-906 {}}} CYCLES {}}
set a(0-897) {NAME volume_current:slc(acc.imod)#1 TYPE READSLICE PAR 0-455 XREFS 69372 LOC {2 0.09688925 2 0.62038345 2 0.62038345 2 0.62038345} PREDS {{259 0 0-896 {}}} SUCCS {{259 0 0-898 {}}} CYCLES {}}
set a(0-898) {NAME volume_current:not#2 TYPE NOT PAR 0-455 XREFS 69373 LOC {2 0.09688925 2 0.62038345 2 0.62038345 2 0.62038345} PREDS {{259 0 0-897 {}}} SUCCS {{259 0 0-899 {}}} CYCLES {}}
set a(0-899) {NAME volume_current:xor TYPE XOR PAR 0-455 XREFS 69374 LOC {2 0.09688925 2 0.62038345 2 0.62038345 2 0.62038345} PREDS {{259 0 0-898 {}}} SUCCS {{258 0 0-901 {}}} CYCLES {}}
set a(0-900) {NAME volume_current:slc(acc.imod) TYPE READSLICE PAR 0-455 XREFS 69375 LOC {2 0.09688925 2 0.62038345 2 0.62038345 2 0.62038345} PREDS {{258 0 0-896 {}}} SUCCS {{259 0 0-901 {}}} CYCLES {}}
set a(0-901) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 1 NAME volume_current:acc#5 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-455 XREFS 69376 LOC {2 0.09688925 2 0.62038345 2 0.62038345 2 0.64183916125 2 0.64183916125} PREDS {{258 0 0-899 {}} {259 0 0-900 {}}} SUCCS {{258 0 0-903 {}}} CYCLES {}}
set a(0-902) {NAME volume_current:slc(acc.imod)#6 TYPE READSLICE PAR 0-455 XREFS 69377 LOC {2 0.09688925 2 0.62038345 2 0.62038345 2 0.6418391999999999} PREDS {{258 0 0-896 {}}} SUCCS {{259 0 0-903 {}}} CYCLES {}}
set a(0-903) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 5 NAME volume_current:acc#2 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-455 XREFS 69378 LOC {2 0.11834499999999999 2 0.6418391999999999 2 0.6418391999999999 2 0.6953628649089293 2 0.6953628649089293} PREDS {{258 0 0-901 {}} {259 0 0-902 {}}} SUCCS {{258 0 0-908 {}} {258 0 0-919 {}} {258 0 0-921 {}} {258 0 0-922 {}} {258 0 0-923 {}}} CYCLES {}}
set a(0-904) {NAME volume_current:slc(acc.imod)#4 TYPE READSLICE PAR 0-455 XREFS 69379 LOC {2 0.09688925 2 0.62038345 2 0.62038345 2 0.695362925} PREDS {{258 0 0-896 {}}} SUCCS {{259 0 0-905 {}}} CYCLES {}}
set a(0-905) {NAME volume_current:conc#24 TYPE CONCATENATE PAR 0-455 XREFS 69380 LOC {2 0.09688925 2 0.695362925 2 0.695362925 2 0.695362925} PREDS {{259 0 0-904 {}}} SUCCS {{258 0 0-913 {}}} CYCLES {}}
set a(0-906) {NAME volume_current:slc(acc.imod)#5 TYPE READSLICE PAR 0-455 XREFS 69381 LOC {2 0.09688925 2 0.62038345 2 0.62038345 2 0.695362925} PREDS {{258 0 0-896 {}}} SUCCS {{259 0 0-907 {}}} CYCLES {}}
set a(0-907) {NAME volume_current:not#5 TYPE NOT PAR 0-455 XREFS 69382 LOC {2 0.09688925 2 0.695362925 2 0.695362925 2 0.695362925} PREDS {{259 0 0-906 {}}} SUCCS {{258 0 0-912 {}}} CYCLES {}}
set a(0-908) {NAME volume_current:slc(acc.imod#1) TYPE READSLICE PAR 0-455 XREFS 69383 LOC {2 0.171868725 2 0.695362925 2 0.695362925 2 0.695362925} PREDS {{258 0 0-903 {}}} SUCCS {{258 0 0-911 {}}} CYCLES {}}
set a(0-909) {NAME volume_current:slc(acc.idiv)#4 TYPE READSLICE PAR 0-455 XREFS 69384 LOC {1 0.98410855 1 1.0 1 1.0 2 0.695362925} PREDS {{258 0 0-884 {}}} SUCCS {{259 0 0-910 {}}} CYCLES {}}
set a(0-910) {NAME volume_current:not#3 TYPE NOT PAR 0-455 XREFS 69385 LOC {1 0.98410855 2 0.695362925 2 0.695362925 2 0.695362925} PREDS {{259 0 0-909 {}}} SUCCS {{259 0 0-911 {}}} CYCLES {}}
set a(0-911) {NAME volume_current:nand TYPE NAND PAR 0-455 XREFS 69386 LOC {2 0.171868725 2 0.695362925 2 0.695362925 2 0.695362925} PREDS {{258 0 0-908 {}} {259 0 0-910 {}}} SUCCS {{259 0 0-912 {}}} CYCLES {}}
set a(0-912) {NAME volume_current:conc#25 TYPE CONCATENATE PAR 0-455 XREFS 69387 LOC {2 0.171868725 2 0.695362925 2 0.695362925 2 0.695362925} PREDS {{258 0 0-907 {}} {259 0 0-911 {}}} SUCCS {{259 0 0-913 {}}} CYCLES {}}
set a(0-913) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,0,3) AREA_SCORE 3.31 QUANTITY 1 NAME volume_current:acc#6 TYPE ACCU DELAY {0.65 ns} LIBRARY_DELAY {0.65 ns} PAR 0-455 XREFS 69388 LOC {2 0.171868725 2 0.695362925 2 0.695362925 2 0.7361459350894752 2 0.7361459350894752} PREDS {{258 0 0-905 {}} {259 0 0-912 {}}} SUCCS {{259 0 0-914 {}}} CYCLES {}}
set a(0-914) {NAME volume_current:slc#1 TYPE READSLICE PAR 0-455 XREFS 69389 LOC {2 0.212651775 2 0.736145975 2 0.736145975 2 0.736145975} PREDS {{259 0 0-913 {}}} SUCCS {{259 0 0-915 {}}} CYCLES {}}
set a(0-915) {NAME volume_current:conc#26 TYPE CONCATENATE PAR 0-455 XREFS 69390 LOC {2 0.212651775 2 0.736145975 2 0.736145975 2 0.736145975} PREDS {{259 0 0-914 {}}} SUCCS {{258 0 0-931 {}}} CYCLES {}}
set a(0-916) {NAME volume_current:slc(acc.idiv)#6 TYPE READSLICE PAR 0-455 XREFS 69391 LOC {1 0.98410855 1 1.0 1 1.0 2 0.736145975} PREDS {{258 0 0-884 {}}} SUCCS {{259 0 0-917 {}}} CYCLES {}}
set a(0-917) {NAME volume_current:conc#23 TYPE CONCATENATE PAR 0-455 XREFS 69392 LOC {1 0.98410855 2 0.736145975 2 0.736145975 2 0.736145975} PREDS {{259 0 0-916 {}}} SUCCS {{258 0 0-930 {}}} CYCLES {}}
set a(0-918) {NAME volume_current:slc(acc.idiv)#5 TYPE READSLICE PAR 0-455 XREFS 69393 LOC {1 0.98410855 1 1.0 1 1.0 2 0.736145975} PREDS {{258 0 0-884 {}}} SUCCS {{258 0 0-929 {}}} CYCLES {}}
set a(0-919) {NAME volume_current:slc(acc.imod#1)#1 TYPE READSLICE PAR 0-455 XREFS 69394 LOC {2 0.171868725 2 0.695362925 2 0.695362925 2 0.736145975} PREDS {{258 0 0-903 {}}} SUCCS {{259 0 0-920 {}}} CYCLES {}}
set a(0-920) {NAME volume_current:not#4 TYPE NOT PAR 0-455 XREFS 69395 LOC {2 0.171868725 2 0.695362925 2 0.695362925 2 0.736145975} PREDS {{259 0 0-919 {}}} SUCCS {{258 0 0-929 {}}} CYCLES {}}
set a(0-921) {NAME volume_current:slc(acc.imod#1)#2 TYPE READSLICE PAR 0-455 XREFS 69396 LOC {2 0.171868725 2 0.695362925 2 0.695362925 2 0.736145975} PREDS {{258 0 0-903 {}}} SUCCS {{258 0 0-928 {}}} CYCLES {}}
set a(0-922) {NAME volume_current:slc(acc.imod#1)#3 TYPE READSLICE PAR 0-455 XREFS 69397 LOC {2 0.171868725 2 0.695362925 2 0.695362925 2 0.736145975} PREDS {{258 0 0-903 {}}} SUCCS {{258 0 0-928 {}}} CYCLES {}}
set a(0-923) {NAME volume_current:slc(acc.imod#1)#4 TYPE READSLICE PAR 0-455 XREFS 69398 LOC {2 0.171868725 2 0.695362925 2 0.695362925 2 0.736145975} PREDS {{258 0 0-903 {}}} SUCCS {{258 0 0-928 {}}} CYCLES {}}
set a(0-924) {NAME volume_current:slc(acc.idiv)#20 TYPE READSLICE PAR 0-455 XREFS 69399 LOC {1 0.98410855 1 1.0 1 1.0 2 0.736145975} PREDS {{258 0 0-884 {}}} SUCCS {{258 0 0-928 {}}} CYCLES {}}
set a(0-925) {NAME volume_current:slc(acc.idiv)#21 TYPE READSLICE PAR 0-455 XREFS 69400 LOC {1 0.98410855 1 1.0 1 1.0 2 0.736145975} PREDS {{258 0 0-884 {}}} SUCCS {{258 0 0-928 {}}} CYCLES {}}
set a(0-926) {NAME volume_current:slc(acc.idiv)#22 TYPE READSLICE PAR 0-455 XREFS 69401 LOC {1 0.98410855 1 1.0 1 1.0 2 0.736145975} PREDS {{258 0 0-884 {}}} SUCCS {{258 0 0-928 {}}} CYCLES {}}
set a(0-927) {NAME volume_current:slc(acc.idiv)#13 TYPE READSLICE PAR 0-455 XREFS 69402 LOC {1 0.98410855 1 1.0 1 1.0 2 0.736145975} PREDS {{258 0 0-884 {}}} SUCCS {{259 0 0-928 {}}} CYCLES {}}
set a(0-928) {NAME volume_current:or TYPE OR PAR 0-455 XREFS 69403 LOC {2 0.171868725 2 0.695362925 2 0.695362925 2 0.736145975} PREDS {{258 0 0-926 {}} {258 0 0-925 {}} {258 0 0-924 {}} {258 0 0-923 {}} {258 0 0-922 {}} {258 0 0-921 {}} {259 0 0-927 {}}} SUCCS {{259 0 0-929 {}}} CYCLES {}}
set a(0-929) {NAME and#1 TYPE AND PAR 0-455 XREFS 69404 LOC {2 0.171868725 2 0.695362925 2 0.695362925 2 0.736145975} PREDS {{258 0 0-920 {}} {258 0 0-918 {}} {259 0 0-928 {}}} SUCCS {{259 0 0-930 {}}} CYCLES {}}
set a(0-930) {NAME volume_current:conc#27 TYPE CONCATENATE PAR 0-455 XREFS 69405 LOC {2 0.171868725 2 0.736145975 2 0.736145975 2 0.736145975} PREDS {{258 0 0-917 {}} {259 0 0-929 {}}} SUCCS {{259 0 0-931 {}}} CYCLES {}}
set a(0-931) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,3,1,4) AREA_SCORE 4.00 QUANTITY 1 NAME volume_current:acc#7 TYPE ACCU DELAY {0.60 ns} LIBRARY_DELAY {0.60 ns} PAR 0-455 XREFS 69406 LOC {2 0.212651775 2 0.736145975 2 0.736145975 2 0.7735469770708272 2 0.7735469770708272} PREDS {{258 0 0-915 {}} {259 0 0-930 {}}} SUCCS {{259 0 0-932 {}}} CYCLES {}}
set a(0-932) {NAME volume_current:slc#2 TYPE READSLICE PAR 0-455 XREFS 69407 LOC {2 0.250052825 2 0.7735470249999999 2 0.7735470249999999 2 0.7735470249999999} PREDS {{259 0 0-931 {}}} SUCCS {{258 0 0-934 {}}} CYCLES {}}
set a(0-933) {NAME volume_current:slc(acc.idiv)#7 TYPE READSLICE PAR 0-455 XREFS 69408 LOC {1 0.98410855 1 1.0 1 1.0 2 0.7735470249999999} PREDS {{258 0 0-884 {}}} SUCCS {{259 0 0-934 {}}} CYCLES {}}
set a(0-934) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 5 NAME volume_current:acc#1 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-455 XREFS 69409 LOC {2 0.250052825 2 0.7735470249999999 2 0.7735470249999999 2 0.8270706899089293 2 0.8270706899089293} PREDS {{258 0 0-932 {}} {259 0 0-933 {}}} SUCCS {{259 0 0-935 {}} {258 0 0-952 {}}} CYCLES {}}
set a(0-935) {NAME if#17:conc TYPE CONCATENATE PAR 0-455 XREFS 69410 LOC {2 0.30357655 2 0.82707075 2 0.82707075 2 0.82707075} PREDS {{259 0 0-934 {}}} SUCCS {{258 0 0-939 {}}} CYCLES {}}
set a(0-936) {NAME if#17:asn TYPE ASSIGN PAR 0-455 XREFS 69411 LOC {1 0.4765058 2 0.82707075 2 0.82707075 2 0.82707075} PREDS {{262 0 0-1080 {}}} SUCCS {{259 0 0-937 {}} {256 0 0-1080 {}}} CYCLES {}}
set a(0-937) {NAME not#9 TYPE NOT PAR 0-455 XREFS 69412 LOC {1 0.4765058 2 0.82707075 2 0.82707075 2 0.82707075} PREDS {{259 0 0-936 {}}} SUCCS {{259 0 0-938 {}}} CYCLES {}}
set a(0-938) {NAME if#17:conc#2 TYPE CONCATENATE PAR 0-455 XREFS 69413 LOC {1 0.4765058 2 0.82707075 2 0.82707075 2 0.82707075} PREDS {{259 0 0-937 {}}} SUCCS {{259 0 0-939 {}}} CYCLES {}}
set a(0-939) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,0,6) AREA_SCORE 7.28 QUANTITY 1 NAME if#17:acc#1 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-455 XREFS 69414 LOC {2 0.30357655 2 0.82707075 2 0.82707075 2 0.8907209657468814 2 0.8907209657468814} PREDS {{258 0 0-935 {}} {259 0 0-938 {}}} SUCCS {{259 0 0-940 {}}} CYCLES {}}
set a(0-940) {NAME if#17:slc TYPE READSLICE PAR 0-455 XREFS 69415 LOC {2 0.367226825 2 0.8907210249999999 2 0.8907210249999999 2 0.8907210249999999} PREDS {{259 0 0-939 {}}} SUCCS {{259 0 0-941 {}} {258 0 0-945 {}}} CYCLES {}}
set a(0-941) {NAME if#17:slc(acc#13.cse) TYPE READSLICE PAR 0-455 XREFS 69416 LOC {2 0.367226825 2 0.8907210249999999 2 0.8907210249999999 2 0.8907210249999999} PREDS {{259 0 0-940 {}}} SUCCS {{259 0 0-942 {}}} CYCLES {}}
set a(0-942) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,1,2,1,4) AREA_SCORE 4.00 QUANTITY 1 NAME if#17:acc TYPE ACCU DELAY {0.60 ns} LIBRARY_DELAY {0.60 ns} PAR 0-455 XREFS 69417 LOC {2 0.367226825 2 0.8907210249999999 2 0.8907210249999999 2 0.9283416020241716 2 0.9283416020241716} PREDS {{259 0 0-941 {}}} SUCCS {{259 0 0-943 {}}} CYCLES {}}
set a(0-943) {NAME slc#8 TYPE READSLICE PAR 0-455 XREFS 69418 LOC {2 0.40484745 2 0.9283416499999999 2 0.9283416499999999 2 0.9283416499999999} PREDS {{259 0 0-942 {}}} SUCCS {{259 0 0-944 {}} {258 0 0-950 {}}} CYCLES {}}
set a(0-944) {NAME asel#51 TYPE SELECT PAR 0-455 XREFS 69419 LOC {2 0.40484745 2 0.9283416499999999 2 0.9283416499999999 2 0.9283416499999999} PREDS {{259 0 0-943 {}}} SUCCS {{146 0 0-945 {}} {146 0 0-946 {}} {146 0 0-947 {}} {146 0 0-948 {}}} CYCLES {}}
set a(0-945) {NAME aif#51:not#1 TYPE NOT PAR 0-455 XREFS 69420 LOC {2 0.40484745 2 0.9283416499999999 2 0.9283416499999999 2 0.9283416499999999} PREDS {{146 0 0-944 {}} {258 0 0-940 {}}} SUCCS {{259 0 0-946 {}}} CYCLES {}}
set a(0-946) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,1,4,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME aif#51:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-455 XREFS 69421 LOC {2 0.40484745 2 0.9283416499999999 2 0.9283416499999999 2 0.9769393558637014 2 0.9769393558637014} PREDS {{146 0 0-944 {}} {259 0 0-945 {}}} SUCCS {{259 0 0-947 {}}} CYCLES {}}
set a(0-947) {NAME aif#51:slc TYPE READSLICE PAR 0-455 XREFS 69422 LOC {2 0.4534452 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-944 {}} {259 0 0-946 {}}} SUCCS {{259 0 0-948 {}}} CYCLES {}}
set a(0-948) {NAME if#17:not TYPE NOT PAR 0-455 XREFS 69423 LOC {2 0.4534452 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-944 {}} {259 0 0-947 {}}} SUCCS {{258 0 0-951 {}}} CYCLES {}}
set a(0-949) {NAME asn#298 TYPE ASSIGN PAR 0-455 XREFS 69424 LOC {1 0.4765058 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{262 0 0-1080 {}}} SUCCS {{258 0 0-952 {}} {256 0 0-1080 {}}} CYCLES {}}
set a(0-950) {NAME if#17:not#1 TYPE NOT PAR 0-455 XREFS 69425 LOC {2 0.40484745 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-943 {}}} SUCCS {{259 0 0-951 {}}} CYCLES {}}
set a(0-951) {NAME if#17:and TYPE AND PAR 0-455 XREFS 69426 LOC {2 0.4534452 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-948 {}} {258 0 0-460 {}} {259 0 0-950 {}}} SUCCS {{259 0 0-952 {}}} CYCLES {}}
set a(0-952) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#19 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-455 XREFS 69427 LOC {2 0.4534452 2 0.9769393999999999 2 0.9769393999999999 2 0.9999999624999999 2 0.9999999624999999} PREDS {{258 0 0-949 {}} {258 0 0-934 {}} {259 0 0-951 {}}} SUCCS {{259 0 0-953 {}} {258 0 0-1080 {}}} CYCLES {}}
set a(0-953) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-455 XREFS 69428 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-953 {}} {80 0 0-1070 {}} {259 0 0-952 {}}} SUCCS {{260 0 0-953 {}} {80 0 0-1070 {}}} CYCLES {}}
set a(0-954) {NAME osel#2 TYPE SELECT PAR 0-455 XREFS 69429 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-649 {}}} SUCCS {{146 0 0-955 {}} {146 0 0-956 {}} {146 0 0-957 {}} {146 0 0-958 {}} {146 0 0-959 {}} {146 0 0-960 {}} {146 0 0-961 {}} {146 0 0-962 {}} {146 0 0-963 {}} {146 0 0-964 {}} {146 0 0-965 {}} {146 0 0-966 {}} {146 0 0-967 {}} {146 0 0-968 {}} {146 0 0-969 {}} {146 0 0-970 {}} {146 0 0-971 {}} {146 0 0-972 {}} {146 0 0-973 {}} {146 0 0-974 {}} {146 0 0-975 {}} {146 0 0-976 {}}} CYCLES {}}
set a(0-955) {NAME oelse#2:asn TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69430 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}}} SUCCS {{259 0 0-956 {}}} CYCLES {}}
set a(0-956) {NAME oelse#2:slc(vga_xy#1) TYPE READSLICE PAR 0-455 XREFS 69431 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}} {259 0 0-955 {}}} SUCCS {{258 0 0-976 {}}} CYCLES {}}
set a(0-957) {NAME oelse#2:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69432 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}}} SUCCS {{259 0 0-958 {}}} CYCLES {}}
set a(0-958) {NAME oelse#2:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-455 XREFS 69433 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}} {259 0 0-957 {}}} SUCCS {{258 0 0-976 {}}} CYCLES {}}
set a(0-959) {NAME oelse#2:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69434 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}}} SUCCS {{259 0 0-960 {}}} CYCLES {}}
set a(0-960) {NAME oelse#2:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-455 XREFS 69435 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}} {259 0 0-959 {}}} SUCCS {{258 0 0-976 {}}} CYCLES {}}
set a(0-961) {NAME oelse#2:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69436 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}}} SUCCS {{259 0 0-962 {}}} CYCLES {}}
set a(0-962) {NAME oelse#2:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-455 XREFS 69437 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}} {259 0 0-961 {}}} SUCCS {{258 0 0-976 {}}} CYCLES {}}
set a(0-963) {NAME oelse#2:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69438 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}}} SUCCS {{259 0 0-964 {}}} CYCLES {}}
set a(0-964) {NAME oelse#2:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-455 XREFS 69439 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}} {259 0 0-963 {}}} SUCCS {{258 0 0-975 {}}} CYCLES {}}
set a(0-965) {NAME oelse#2:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69440 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}}} SUCCS {{259 0 0-966 {}}} CYCLES {}}
set a(0-966) {NAME oelse#2:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-455 XREFS 69441 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}} {259 0 0-965 {}}} SUCCS {{258 0 0-975 {}}} CYCLES {}}
set a(0-967) {NAME oelse#2:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69442 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}}} SUCCS {{259 0 0-968 {}}} CYCLES {}}
set a(0-968) {NAME oelse#2:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-455 XREFS 69443 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}} {259 0 0-967 {}}} SUCCS {{258 0 0-975 {}}} CYCLES {}}
set a(0-969) {NAME oelse#2:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69444 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}}} SUCCS {{259 0 0-970 {}}} CYCLES {}}
set a(0-970) {NAME oelse#2:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-455 XREFS 69445 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}} {259 0 0-969 {}}} SUCCS {{258 0 0-975 {}}} CYCLES {}}
set a(0-971) {NAME oelse#2:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69446 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}}} SUCCS {{259 0 0-972 {}}} CYCLES {}}
set a(0-972) {NAME oelse#2:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-455 XREFS 69447 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}} {259 0 0-971 {}}} SUCCS {{258 0 0-975 {}}} CYCLES {}}
set a(0-973) {NAME oelse#2:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69448 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}}} SUCCS {{259 0 0-974 {}}} CYCLES {}}
set a(0-974) {NAME oelse#2:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-455 XREFS 69449 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}} {259 0 0-973 {}}} SUCCS {{259 0 0-975 {}}} CYCLES {}}
set a(0-975) {NAME oelse#2:nor TYPE NOR PAR 0-455 XREFS 69450 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}} {258 0 0-972 {}} {258 0 0-970 {}} {258 0 0-968 {}} {258 0 0-966 {}} {258 0 0-964 {}} {259 0 0-974 {}}} SUCCS {{259 0 0-976 {}}} CYCLES {}}
set a(0-976) {NAME oelse#2:and TYPE AND PAR 0-455 XREFS 69451 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-954 {}} {258 0 0-962 {}} {258 0 0-960 {}} {258 0 0-958 {}} {258 0 0-956 {}} {259 0 0-975 {}}} SUCCS {{259 0 0-977 {}}} CYCLES {}}
set a(0-977) {NAME if#18:or TYPE OR PAR 0-455 XREFS 69452 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-649 {}} {258 0 0-459 {}} {259 0 0-976 {}}} SUCCS {{259 0 0-978 {}} {258 0 0-1001 {}}} CYCLES {}}
set a(0-978) {NAME osel#3 TYPE SELECT PAR 0-455 XREFS 69453 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-977 {}}} SUCCS {{146 0 0-979 {}} {146 0 0-980 {}} {146 0 0-981 {}} {146 0 0-982 {}} {146 0 0-983 {}} {146 0 0-984 {}} {146 0 0-985 {}} {146 0 0-986 {}} {146 0 0-987 {}} {146 0 0-988 {}} {146 0 0-989 {}} {146 0 0-990 {}} {146 0 0-991 {}} {146 0 0-992 {}} {146 0 0-993 {}} {146 0 0-994 {}} {146 0 0-995 {}} {146 0 0-996 {}} {146 0 0-997 {}} {146 0 0-998 {}} {146 0 0-999 {}} {146 0 0-1000 {}}} CYCLES {}}
set a(0-979) {NAME oelse#3:asn TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69454 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}}} SUCCS {{259 0 0-980 {}}} CYCLES {}}
set a(0-980) {NAME oelse#3:slc(vga_xy#1) TYPE READSLICE PAR 0-455 XREFS 69455 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}} {259 0 0-979 {}}} SUCCS {{258 0 0-1000 {}}} CYCLES {}}
set a(0-981) {NAME oelse#3:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69456 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}}} SUCCS {{259 0 0-982 {}}} CYCLES {}}
set a(0-982) {NAME oelse#3:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-455 XREFS 69457 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}} {259 0 0-981 {}}} SUCCS {{258 0 0-1000 {}}} CYCLES {}}
set a(0-983) {NAME oelse#3:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69458 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}}} SUCCS {{259 0 0-984 {}}} CYCLES {}}
set a(0-984) {NAME oelse#3:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-455 XREFS 69459 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}} {259 0 0-983 {}}} SUCCS {{258 0 0-1000 {}}} CYCLES {}}
set a(0-985) {NAME oelse#3:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69460 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}}} SUCCS {{259 0 0-986 {}}} CYCLES {}}
set a(0-986) {NAME oelse#3:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-455 XREFS 69461 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}} {259 0 0-985 {}}} SUCCS {{258 0 0-1000 {}}} CYCLES {}}
set a(0-987) {NAME oelse#3:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69462 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}}} SUCCS {{259 0 0-988 {}}} CYCLES {}}
set a(0-988) {NAME oelse#3:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-455 XREFS 69463 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}} {259 0 0-987 {}}} SUCCS {{258 0 0-999 {}}} CYCLES {}}
set a(0-989) {NAME oelse#3:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69464 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}}} SUCCS {{259 0 0-990 {}}} CYCLES {}}
set a(0-990) {NAME oelse#3:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-455 XREFS 69465 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}} {259 0 0-989 {}}} SUCCS {{258 0 0-999 {}}} CYCLES {}}
set a(0-991) {NAME oelse#3:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69466 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}}} SUCCS {{259 0 0-992 {}}} CYCLES {}}
set a(0-992) {NAME oelse#3:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-455 XREFS 69467 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}} {259 0 0-991 {}}} SUCCS {{258 0 0-999 {}}} CYCLES {}}
set a(0-993) {NAME oelse#3:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69468 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}}} SUCCS {{259 0 0-994 {}}} CYCLES {}}
set a(0-994) {NAME oelse#3:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-455 XREFS 69469 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}} {259 0 0-993 {}}} SUCCS {{258 0 0-999 {}}} CYCLES {}}
set a(0-995) {NAME oelse#3:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69470 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}}} SUCCS {{259 0 0-996 {}}} CYCLES {}}
set a(0-996) {NAME oelse#3:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-455 XREFS 69471 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}} {259 0 0-995 {}}} SUCCS {{258 0 0-999 {}}} CYCLES {}}
set a(0-997) {NAME oelse#3:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69472 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}}} SUCCS {{259 0 0-998 {}}} CYCLES {}}
set a(0-998) {NAME oelse#3:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-455 XREFS 69473 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}} {259 0 0-997 {}}} SUCCS {{259 0 0-999 {}}} CYCLES {}}
set a(0-999) {NAME oelse#3:nor TYPE NOR PAR 0-455 XREFS 69474 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}} {258 0 0-996 {}} {258 0 0-994 {}} {258 0 0-992 {}} {258 0 0-990 {}} {258 0 0-988 {}} {259 0 0-998 {}}} SUCCS {{259 0 0-1000 {}}} CYCLES {}}
set a(0-1000) {NAME oelse#3:and TYPE AND PAR 0-455 XREFS 69475 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-978 {}} {258 0 0-986 {}} {258 0 0-984 {}} {258 0 0-982 {}} {258 0 0-980 {}} {259 0 0-999 {}}} SUCCS {{259 0 0-1001 {}}} CYCLES {}}
set a(0-1001) {NAME if#18:or#1 TYPE OR PAR 0-455 XREFS 69476 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-977 {}} {258 0 0-458 {}} {259 0 0-1000 {}}} SUCCS {{259 0 0-1002 {}} {258 0 0-1025 {}}} CYCLES {}}
set a(0-1002) {NAME osel#4 TYPE SELECT PAR 0-455 XREFS 69477 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-1001 {}}} SUCCS {{146 0 0-1003 {}} {146 0 0-1004 {}} {146 0 0-1005 {}} {146 0 0-1006 {}} {146 0 0-1007 {}} {146 0 0-1008 {}} {146 0 0-1009 {}} {146 0 0-1010 {}} {146 0 0-1011 {}} {146 0 0-1012 {}} {146 0 0-1013 {}} {146 0 0-1014 {}} {146 0 0-1015 {}} {146 0 0-1016 {}} {146 0 0-1017 {}} {146 0 0-1018 {}} {146 0 0-1019 {}} {146 0 0-1020 {}} {146 0 0-1021 {}} {146 0 0-1022 {}} {146 0 0-1023 {}} {146 0 0-1024 {}}} CYCLES {}}
set a(0-1003) {NAME oelse#4:asn TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69478 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}}} SUCCS {{259 0 0-1004 {}}} CYCLES {}}
set a(0-1004) {NAME oelse#4:slc(vga_xy#1) TYPE READSLICE PAR 0-455 XREFS 69479 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}} {259 0 0-1003 {}}} SUCCS {{258 0 0-1024 {}}} CYCLES {}}
set a(0-1005) {NAME oelse#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69480 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}}} SUCCS {{259 0 0-1006 {}}} CYCLES {}}
set a(0-1006) {NAME oelse#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-455 XREFS 69481 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}} {259 0 0-1005 {}}} SUCCS {{258 0 0-1024 {}}} CYCLES {}}
set a(0-1007) {NAME oelse#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69482 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}}} SUCCS {{259 0 0-1008 {}}} CYCLES {}}
set a(0-1008) {NAME oelse#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-455 XREFS 69483 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}} {259 0 0-1007 {}}} SUCCS {{258 0 0-1024 {}}} CYCLES {}}
set a(0-1009) {NAME oelse#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69484 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}}} SUCCS {{259 0 0-1010 {}}} CYCLES {}}
set a(0-1010) {NAME oelse#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-455 XREFS 69485 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}} {259 0 0-1009 {}}} SUCCS {{258 0 0-1024 {}}} CYCLES {}}
set a(0-1011) {NAME oelse#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69486 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}}} SUCCS {{259 0 0-1012 {}}} CYCLES {}}
set a(0-1012) {NAME oelse#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-455 XREFS 69487 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}} {259 0 0-1011 {}}} SUCCS {{258 0 0-1023 {}}} CYCLES {}}
set a(0-1013) {NAME oelse#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69488 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}}} SUCCS {{259 0 0-1014 {}}} CYCLES {}}
set a(0-1014) {NAME oelse#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-455 XREFS 69489 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}} {259 0 0-1013 {}}} SUCCS {{258 0 0-1023 {}}} CYCLES {}}
set a(0-1015) {NAME oelse#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69490 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}}} SUCCS {{259 0 0-1016 {}}} CYCLES {}}
set a(0-1016) {NAME oelse#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-455 XREFS 69491 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}} {259 0 0-1015 {}}} SUCCS {{258 0 0-1023 {}}} CYCLES {}}
set a(0-1017) {NAME oelse#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69492 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}}} SUCCS {{259 0 0-1018 {}}} CYCLES {}}
set a(0-1018) {NAME oelse#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-455 XREFS 69493 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}} {259 0 0-1017 {}}} SUCCS {{258 0 0-1023 {}}} CYCLES {}}
set a(0-1019) {NAME oelse#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69494 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}}} SUCCS {{259 0 0-1020 {}}} CYCLES {}}
set a(0-1020) {NAME oelse#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-455 XREFS 69495 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}} {259 0 0-1019 {}}} SUCCS {{258 0 0-1023 {}}} CYCLES {}}
set a(0-1021) {NAME oelse#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69496 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}}} SUCCS {{259 0 0-1022 {}}} CYCLES {}}
set a(0-1022) {NAME oelse#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-455 XREFS 69497 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}} {259 0 0-1021 {}}} SUCCS {{259 0 0-1023 {}}} CYCLES {}}
set a(0-1023) {NAME oelse#4:nor TYPE NOR PAR 0-455 XREFS 69498 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}} {258 0 0-1020 {}} {258 0 0-1018 {}} {258 0 0-1016 {}} {258 0 0-1014 {}} {258 0 0-1012 {}} {259 0 0-1022 {}}} SUCCS {{259 0 0-1024 {}}} CYCLES {}}
set a(0-1024) {NAME oelse#4:and TYPE AND PAR 0-455 XREFS 69499 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-1002 {}} {258 0 0-1010 {}} {258 0 0-1008 {}} {258 0 0-1006 {}} {258 0 0-1004 {}} {259 0 0-1023 {}}} SUCCS {{259 0 0-1025 {}}} CYCLES {}}
set a(0-1025) {NAME if#18:or#2 TYPE OR PAR 0-455 XREFS 69500 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-1001 {}} {258 0 0-457 {}} {259 0 0-1024 {}}} SUCCS {{259 0 0-1026 {}} {258 0 0-1049 {}}} CYCLES {}}
set a(0-1026) {NAME osel#5 TYPE SELECT PAR 0-455 XREFS 69501 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-1025 {}}} SUCCS {{146 0 0-1027 {}} {146 0 0-1028 {}} {146 0 0-1029 {}} {146 0 0-1030 {}} {146 0 0-1031 {}} {146 0 0-1032 {}} {146 0 0-1033 {}} {146 0 0-1034 {}} {146 0 0-1035 {}} {146 0 0-1036 {}} {146 0 0-1037 {}} {146 0 0-1038 {}} {146 0 0-1039 {}} {146 0 0-1040 {}} {146 0 0-1041 {}} {146 0 0-1042 {}} {146 0 0-1043 {}} {146 0 0-1044 {}} {146 0 0-1045 {}} {146 0 0-1046 {}} {146 0 0-1047 {}} {146 0 0-1048 {}}} CYCLES {}}
set a(0-1027) {NAME oelse#5:asn TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69502 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}}} SUCCS {{259 0 0-1028 {}}} CYCLES {}}
set a(0-1028) {NAME oelse#5:slc(vga_xy#1) TYPE READSLICE PAR 0-455 XREFS 69503 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}} {259 0 0-1027 {}}} SUCCS {{258 0 0-1048 {}}} CYCLES {}}
set a(0-1029) {NAME oelse#5:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69504 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}}} SUCCS {{259 0 0-1030 {}}} CYCLES {}}
set a(0-1030) {NAME oelse#5:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-455 XREFS 69505 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}} {259 0 0-1029 {}}} SUCCS {{258 0 0-1048 {}}} CYCLES {}}
set a(0-1031) {NAME oelse#5:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69506 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}}} SUCCS {{259 0 0-1032 {}}} CYCLES {}}
set a(0-1032) {NAME oelse#5:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-455 XREFS 69507 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}} {259 0 0-1031 {}}} SUCCS {{258 0 0-1048 {}}} CYCLES {}}
set a(0-1033) {NAME oelse#5:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69508 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}}} SUCCS {{259 0 0-1034 {}}} CYCLES {}}
set a(0-1034) {NAME oelse#5:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-455 XREFS 69509 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}} {259 0 0-1033 {}}} SUCCS {{258 0 0-1048 {}}} CYCLES {}}
set a(0-1035) {NAME oelse#5:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69510 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}}} SUCCS {{259 0 0-1036 {}}} CYCLES {}}
set a(0-1036) {NAME oelse#5:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-455 XREFS 69511 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}} {259 0 0-1035 {}}} SUCCS {{258 0 0-1047 {}}} CYCLES {}}
set a(0-1037) {NAME oelse#5:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69512 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}}} SUCCS {{259 0 0-1038 {}}} CYCLES {}}
set a(0-1038) {NAME oelse#5:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-455 XREFS 69513 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}} {259 0 0-1037 {}}} SUCCS {{258 0 0-1047 {}}} CYCLES {}}
set a(0-1039) {NAME oelse#5:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69514 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}}} SUCCS {{259 0 0-1040 {}}} CYCLES {}}
set a(0-1040) {NAME oelse#5:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-455 XREFS 69515 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}} {259 0 0-1039 {}}} SUCCS {{258 0 0-1047 {}}} CYCLES {}}
set a(0-1041) {NAME oelse#5:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69516 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}}} SUCCS {{259 0 0-1042 {}}} CYCLES {}}
set a(0-1042) {NAME oelse#5:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-455 XREFS 69517 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}} {259 0 0-1041 {}}} SUCCS {{258 0 0-1047 {}}} CYCLES {}}
set a(0-1043) {NAME oelse#5:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69518 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}}} SUCCS {{259 0 0-1044 {}}} CYCLES {}}
set a(0-1044) {NAME oelse#5:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-455 XREFS 69519 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}} {259 0 0-1043 {}}} SUCCS {{258 0 0-1047 {}}} CYCLES {}}
set a(0-1045) {NAME oelse#5:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69520 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}}} SUCCS {{259 0 0-1046 {}}} CYCLES {}}
set a(0-1046) {NAME oelse#5:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-455 XREFS 69521 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}} {259 0 0-1045 {}}} SUCCS {{259 0 0-1047 {}}} CYCLES {}}
set a(0-1047) {NAME oelse#5:nor TYPE NOR PAR 0-455 XREFS 69522 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}} {258 0 0-1044 {}} {258 0 0-1042 {}} {258 0 0-1040 {}} {258 0 0-1038 {}} {258 0 0-1036 {}} {259 0 0-1046 {}}} SUCCS {{259 0 0-1048 {}}} CYCLES {}}
set a(0-1048) {NAME oelse#5:and TYPE AND PAR 0-455 XREFS 69523 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-1026 {}} {258 0 0-1034 {}} {258 0 0-1032 {}} {258 0 0-1030 {}} {258 0 0-1028 {}} {259 0 0-1047 {}}} SUCCS {{259 0 0-1049 {}}} CYCLES {}}
set a(0-1049) {NAME if#18:or#3 TYPE OR PAR 0-455 XREFS 69524 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-1025 {}} {258 0 0-456 {}} {259 0 0-1048 {}}} SUCCS {{258 0 0-1053 {}} {258 0 0-1059 {}} {258 0 0-1067 {}}} CYCLES {}}
set a(0-1050) {NAME exs#8 TYPE SIGNEXTEND PAR 0-455 XREFS 69525 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.957589075} PREDS {{258 0 0-850 {}}} SUCCS {{259 0 0-1051 {}}} CYCLES {}}
set a(0-1051) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#1 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-455 XREFS 69526 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.973995806263854 2 0.973995806263854} PREDS {{258 0 0-508 {}} {259 0 0-1050 {}}} SUCCS {{258 0 0-1054 {}}} CYCLES {}}
set a(0-1052) {NAME exs#11 TYPE SIGNEXTEND PAR 0-455 XREFS 69527 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-880 {}}} SUCCS {{258 0 0-1054 {}}} CYCLES {}}
set a(0-1053) {NAME exs#14 TYPE SIGNEXTEND PAR 0-455 XREFS 69528 LOC {1 0.0 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-1049 {}}} SUCCS {{259 0 0-1054 {}}} CYCLES {}}
set a(0-1054) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,3) AREA_SCORE 10.54 QUANTITY 1 NAME nor TYPE NOR DELAY {0.42 ns} LIBRARY_DELAY {0.42 ns} PAR 0-455 XREFS 69529 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.9999999403727742 2 0.9999999403727742} PREDS {{258 0 0-1052 {}} {258 0 0-1051 {}} {259 0 0-1053 {}}} SUCCS {{258 0 0-1069 {}}} CYCLES {}}
set a(0-1055) {NAME not#39 TYPE NOT PAR 0-455 XREFS 69530 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-850 {}}} SUCCS {{259 0 0-1056 {}}} CYCLES {}}
set a(0-1056) {NAME exs#9 TYPE SIGNEXTEND PAR 0-455 XREFS 69531 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-1055 {}}} SUCCS {{258 0 0-1061 {}}} CYCLES {}}
set a(0-1057) {NAME not#41 TYPE NOT PAR 0-455 XREFS 69532 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-880 {}}} SUCCS {{259 0 0-1058 {}}} CYCLES {}}
set a(0-1058) {NAME exs#12 TYPE SIGNEXTEND PAR 0-455 XREFS 69533 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-1057 {}}} SUCCS {{258 0 0-1061 {}}} CYCLES {}}
set a(0-1059) {NAME not#43 TYPE NOT PAR 0-455 XREFS 69534 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-1049 {}}} SUCCS {{259 0 0-1060 {}}} CYCLES {}}
set a(0-1060) {NAME exs#15 TYPE SIGNEXTEND PAR 0-455 XREFS 69535 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-1059 {}}} SUCCS {{259 0 0-1061 {}}} CYCLES {}}
set a(0-1061) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,4) AREA_SCORE 13.79 QUANTITY 1 NAME and#16 TYPE AND DELAY {0.53 ns} LIBRARY_DELAY {0.53 ns} PAR 0-455 XREFS 69536 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.9999999500277078 2 0.9999999500277078} PREDS {{258 0 0-1058 {}} {258 0 0-1056 {}} {258 0 0-540 {}} {259 0 0-1060 {}}} SUCCS {{258 0 0-1069 {}}} CYCLES {}}
set a(0-1062) {NAME not#20 TYPE NOT PAR 0-455 XREFS 69537 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-850 {}}} SUCCS {{259 0 0-1063 {}}} CYCLES {}}
set a(0-1063) {NAME exs#10 TYPE SIGNEXTEND PAR 0-455 XREFS 69538 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-1062 {}}} SUCCS {{259 0 0-1064 {}}} CYCLES {}}
set a(0-1064) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#12 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-455 XREFS 69539 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9671864062638539 2 0.9671864062638539} PREDS {{258 0 0-572 {}} {259 0 0-1063 {}}} SUCCS {{258 0 0-1066 {}}} CYCLES {}}
set a(0-1065) {NAME exs#13 TYPE SIGNEXTEND PAR 0-455 XREFS 69540 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9671864499999999} PREDS {{258 0 0-880 {}}} SUCCS {{259 0 0-1066 {}}} CYCLES {}}
set a(0-1066) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#3 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-455 XREFS 69541 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9835931812638539 2 0.9835931812638539} PREDS {{258 0 0-1064 {}} {259 0 0-1065 {}}} SUCCS {{258 0 0-1068 {}}} CYCLES {}}
set a(0-1067) {NAME exs#16 TYPE SIGNEXTEND PAR 0-455 XREFS 69542 LOC {1 0.0 2 0.9835932249999999 2 0.9835932249999999 2 0.9835932249999999} PREDS {{258 0 0-1049 {}}} SUCCS {{259 0 0-1068 {}}} CYCLES {}}
set a(0-1068) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#2 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-455 XREFS 69543 LOC {2 0.19168259999999998 2 0.9835932249999999 2 0.9835932249999999 2 0.9999999562638539 2 0.9999999562638539} PREDS {{258 0 0-1066 {}} {259 0 0-1067 {}}} SUCCS {{259 0 0-1069 {}}} CYCLES {}}
set a(0-1069) {NAME conc#11 TYPE CONCATENATE PAR 0-455 XREFS 69544 LOC {2 0.20808939999999998 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0-1061 {}} {258 0 0-1054 {}} {259 0 0-1068 {}}} SUCCS {{259 0 0-1070 {}}} CYCLES {}}
set a(0-1070) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-455 XREFS 69545 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-1070 {}} {80 0 0-953 {}} {259 0 0-1069 {}}} SUCCS {{80 0 0-953 {}} {260 0 0-1070 {}}} CYCLES {}}
set a(0-1071) {NAME vin:asn(regs.regs(0).sva) TYPE {I/O_READ SIGNAL} PAR 0-455 XREFS 69546 LOC {1 0.0 2 0.09293755 2 0.09293755 2 0.5598631} PREDS {} SUCCS {{259 0 0-1072 {}}} CYCLES {}}
set a(0-1072) {NAME vin:asn TYPE ASSIGN PAR 0-455 XREFS 69547 LOC {1 0.0 2 0.09293755 2 0.09293755 2 0.5598631} PREDS {{260 0 0-1072 {}} {256 0 0-476 {}} {256 0 0-491 {}} {256 0 0-496 {}} {256 0 0-503 {}} {256 0 0-523 {}} {256 0 0-528 {}} {256 0 0-535 {}} {256 0 0-555 {}} {256 0 0-560 {}} {256 0 0-567 {}} {259 0 0-1071 {}}} SUCCS {{262 0 0-476 {}} {262 0 0-491 {}} {262 0 0-496 {}} {262 0 0-503 {}} {262 0 0-523 {}} {262 0 0-528 {}} {262 0 0-535 {}} {262 0 0-555 {}} {262 0 0-560 {}} {262 0 0-567 {}} {260 0 0-1072 {}}} CYCLES {}}
set a(0-1073) {NAME vin:asn(regs.regs(1).sva) TYPE ASSIGN PAR 0-455 XREFS 69548 LOC {0 1.0 1 0.09293755 1 0.09293755 2 0.47852382499999996} PREDS {{260 0 0-1073 {}} {256 0 0-477 {}} {256 0 0-479 {}} {256 0 0-488 {}} {256 0 0-509 {}} {256 0 0-511 {}} {256 0 0-520 {}} {256 0 0-541 {}} {256 0 0-543 {}} {256 0 0-552 {}} {258 0 0-476 {}}} SUCCS {{262 0 0-477 {}} {262 0 0-479 {}} {262 0 0-488 {}} {262 0 0-509 {}} {262 0 0-511 {}} {262 0 0-520 {}} {262 0 0-541 {}} {262 0 0-543 {}} {262 0 0-552 {}} {260 0 0-1073 {}}} CYCLES {}}
set a(0-1074) {NAME vin:asn(acc#15(0).sva) TYPE ASSIGN PAR 0-455 XREFS 69549 LOC {1 0.633519975 1 0.663575575 1 0.663575575 3 0.18801522499999998} PREDS {{260 0 0-1074 {}} {256 0 0-623 {}} {258 0 0-709 {}}} SUCCS {{262 0 0-623 {}} {260 0 0-1074 {}}} CYCLES {}}
set a(0-1075) {NAME vin:asn(acc#15(1).sva) TYPE ASSIGN PAR 0-455 XREFS 69550 LOC {1 0.741620675 1 0.7532189499999999 1 0.7532189499999999 3 0.18801522499999998} PREDS {{260 0 0-1075 {}} {256 0 0-626 {}} {258 0 0-736 {}}} SUCCS {{262 0 0-626 {}} {260 0 0-1075 {}}} CYCLES {}}
set a(0-1076) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-455 XREFS 69551 LOC {1 0.7050252 1 0.7350808 1 0.7350808 3 0.313044175} PREDS {{260 0 0-1076 {}} {256 0 0-673 {}} {258 0 0-769 {}}} SUCCS {{262 0 0-673 {}} {260 0 0-1076 {}}} CYCLES {}}
set a(0-1077) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-455 XREFS 69552 LOC {1 0.7050252 1 0.82901735 1 0.82901735 3 0.313044175} PREDS {{260 0 0-1077 {}} {256 0 0-677 {}} {258 0 0-771 {}}} SUCCS {{262 0 0-677 {}} {260 0 0-1077 {}}} CYCLES {}}
set a(0-1078) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-455 XREFS 69553 LOC {1 0.8131259 1 0.824724175 1 0.824724175 3 0.313044175} PREDS {{260 0 0-1078 {}} {256 0 0-681 {}} {258 0 0-804 {}}} SUCCS {{262 0 0-681 {}} {260 0 0-1078 {}}} CYCLES {}}
set a(0-1079) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-455 XREFS 69554 LOC {1 0.8131259 1 0.82901735 1 0.82901735 3 0.313044175} PREDS {{260 0 0-1079 {}} {256 0 0-685 {}} {258 0 0-806 {}}} SUCCS {{262 0 0-685 {}} {260 0 0-1079 {}}} CYCLES {}}
set a(0-1080) {NAME vin:asn(volume_previous.sva) TYPE ASSIGN PAR 0-455 XREFS 69555 LOC {2 0.4765058 2 1.0 2 1.0 3 0.82707075} PREDS {{260 0 0-1080 {}} {256 0 0-936 {}} {256 0 0-949 {}} {258 0 0-952 {}}} SUCCS {{262 0 0-936 {}} {262 0 0-949 {}} {260 0 0-1080 {}}} CYCLES {}}
set a(0-455) {CHI {0-456 0-457 0-458 0-459 0-460 0-461 0-462 0-463 0-464 0-465 0-466 0-467 0-468 0-469 0-470 0-471 0-472 0-473 0-474 0-475 0-476 0-477 0-478 0-479 0-480 0-481 0-482 0-483 0-484 0-485 0-486 0-487 0-488 0-489 0-490 0-491 0-492 0-493 0-494 0-495 0-496 0-497 0-498 0-499 0-500 0-501 0-502 0-503 0-504 0-505 0-506 0-507 0-508 0-509 0-510 0-511 0-512 0-513 0-514 0-515 0-516 0-517 0-518 0-519 0-520 0-521 0-522 0-523 0-524 0-525 0-526 0-527 0-528 0-529 0-530 0-531 0-532 0-533 0-534 0-535 0-536 0-537 0-538 0-539 0-540 0-541 0-542 0-543 0-544 0-545 0-546 0-547 0-548 0-549 0-550 0-551 0-552 0-553 0-554 0-555 0-556 0-557 0-558 0-559 0-560 0-561 0-562 0-563 0-564 0-565 0-566 0-567 0-568 0-569 0-570 0-571 0-572 0-573 0-574 0-575 0-576 0-577 0-578 0-579 0-580 0-581 0-582 0-583 0-584 0-585 0-586 0-587 0-588 0-589 0-590 0-591 0-592 0-593 0-594 0-595 0-596 0-597 0-598 0-599 0-600 0-601 0-602 0-603 0-604 0-605 0-606 0-607 0-608 0-609 0-610 0-611 0-612 0-613 0-614 0-615 0-616 0-617 0-618 0-619 0-620 0-621 0-622 0-623 0-624 0-625 0-626 0-627 0-628 0-629 0-630 0-631 0-632 0-633 0-634 0-635 0-636 0-637 0-638 0-639 0-640 0-641 0-642 0-643 0-644 0-645 0-646 0-647 0-648 0-649 0-650 0-651 0-652 0-653 0-654 0-655 0-656 0-657 0-658 0-659 0-660 0-661 0-662 0-663 0-664 0-665 0-666 0-667 0-668 0-669 0-670 0-671 0-672 0-673 0-674 0-675 0-676 0-677 0-678 0-679 0-680 0-681 0-682 0-683 0-684 0-685 0-686 0-687 0-688 0-689 0-690 0-691 0-692 0-693 0-694 0-695 0-696 0-697 0-698 0-699 0-700 0-701 0-702 0-703 0-704 0-705 0-706 0-707 0-708 0-709 0-710 0-711 0-712 0-713 0-714 0-715 0-716 0-717 0-718 0-719 0-720 0-721 0-722 0-723 0-724 0-725 0-726 0-727 0-728 0-729 0-730 0-731 0-732 0-733 0-734 0-735 0-736 0-737 0-738 0-739 0-740 0-741 0-742 0-743 0-744 0-745 0-746 0-747 0-748 0-749 0-750 0-751 0-752 0-753 0-754 0-755 0-756 0-757 0-758 0-759 0-760 0-761 0-762 0-763 0-764 0-765 0-766 0-767 0-768 0-769 0-770 0-771 0-772 0-773 0-774 0-775 0-776 0-777 0-778 0-779 0-780 0-781 0-782 0-783 0-784 0-785 0-786 0-787 0-788 0-789 0-790 0-791 0-792 0-793 0-794 0-795 0-796 0-797 0-798 0-799 0-800 0-801 0-802 0-803 0-804 0-805 0-806 0-807 0-808 0-809 0-810 0-811 0-812 0-813 0-814 0-815 0-816 0-817 0-818 0-819 0-820 0-821 0-822 0-823 0-824 0-825 0-826 0-827 0-828 0-829 0-830 0-831 0-832 0-833 0-834 0-835 0-836 0-837 0-838 0-839 0-840 0-841 0-842 0-843 0-844 0-845 0-846 0-847 0-848 0-849 0-850 0-851 0-852 0-853 0-854 0-855 0-856 0-857 0-858 0-859 0-860 0-861 0-862 0-863 0-864 0-865 0-866 0-867 0-868 0-869 0-870 0-871 0-872 0-873 0-874 0-875 0-876 0-877 0-878 0-879 0-880 0-881 0-882 0-883 0-884 0-885 0-886 0-887 0-888 0-889 0-890 0-891 0-892 0-893 0-894 0-895 0-896 0-897 0-898 0-899 0-900 0-901 0-902 0-903 0-904 0-905 0-906 0-907 0-908 0-909 0-910 0-911 0-912 0-913 0-914 0-915 0-916 0-917 0-918 0-919 0-920 0-921 0-922 0-923 0-924 0-925 0-926 0-927 0-928 0-929 0-930 0-931 0-932 0-933 0-934 0-935 0-936 0-937 0-938 0-939 0-940 0-941 0-942 0-943 0-944 0-945 0-946 0-947 0-948 0-949 0-950 0-951 0-952 0-953 0-954 0-955 0-956 0-957 0-958 0-959 0-960 0-961 0-962 0-963 0-964 0-965 0-966 0-967 0-968 0-969 0-970 0-971 0-972 0-973 0-974 0-975 0-976 0-977 0-978 0-979 0-980 0-981 0-982 0-983 0-984 0-985 0-986 0-987 0-988 0-989 0-990 0-991 0-992 0-993 0-994 0-995 0-996 0-997 0-998 0-999 0-1000 0-1001 0-1002 0-1003 0-1004 0-1005 0-1006 0-1007 0-1008 0-1009 0-1010 0-1011 0-1012 0-1013 0-1014 0-1015 0-1016 0-1017 0-1018 0-1019 0-1020 0-1021 0-1022 0-1023 0-1024 0-1025 0-1026 0-1027 0-1028 0-1029 0-1030 0-1031 0-1032 0-1033 0-1034 0-1035 0-1036 0-1037 0-1038 0-1039 0-1040 0-1041 0-1042 0-1043 0-1044 0-1045 0-1046 0-1047 0-1048 0-1049 0-1050 0-1051 0-1052 0-1053 0-1054 0-1055 0-1056 0-1057 0-1058 0-1059 0-1060 0-1061 0-1062 0-1063 0-1064 0-1065 0-1066 0-1067 0-1068 0-1069 0-1070 0-1071 0-1072 0-1073 0-1074 0-1075 0-1076 0-1077 0-1078 0-1079 0-1080} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3 NAME main TYPE LOOP DELAY {80.00 ns} PAR 0-445 XREFS 69556 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-455 {}} {258 0 0-453 {}} {258 0 0-452 {}} {258 0 0-451 {}} {258 0 0-450 {}} {258 0 0-449 {}} {258 0 0-448 {}} {258 0 0-446 {}} {258 0 0-447 {}} {259 0 0-454 {}}} SUCCS {{772 0 0-446 {}} {772 0 0-447 {}} {772 0 0-448 {}} {772 0 0-449 {}} {772 0 0-450 {}} {772 0 0-451 {}} {772 0 0-452 {}} {772 0 0-453 {}} {772 0 0-454 {}} {774 0 0-455 {}}} CYCLES {}}
set a(0-445) {CHI {0-446 0-447 0-448 0-449 0-450 0-451 0-452 0-453 0-454 0-455} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 3 TOTAL_CYCLES 3 NAME core:rlp TYPE LOOP DELAY {80.00 ns} PAR {} XREFS 69557 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-445-TOTALCYCLES) {3}
set a(0-445-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) {0-481 0-486 0-513 0-518 0-545 0-550 0-883} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12) {0-487 0-494 0-502 0-519 0-526 0-534 0-551 0-558 0-566 0-729} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13) {0-495 0-506 0-527 0-538 0-559 0-570 0-812 0-819 0-838 0-868 0-884} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14) {0-507 0-539 0-571} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-584 0-613 0-690} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-586 0-601 0-609 0-739 0-774 0-892 0-896} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-599 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,3,1,4) {0-617 0-708 0-735 0-903 0-934} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-625 0-628} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-676 0-680 0-684 0-688 0-1064} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-695 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-703 0-712 0-717 0-826 0-845 0-856 0-875} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-709 0-736 0-952} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-724 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-769 0-771 0-804 0-806} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2) 0-901 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3) 0-913 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4) 0-931 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6) 0-939 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,1,2,1,4) 0-942 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,1,4,1,6) 0-946 mgc_ioport.mgc_out_stdreg(4,4) 0-953 mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,2) {0-1051 0-1066 0-1068} mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,3) 0-1054 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,4) 0-1061 mgc_ioport.mgc_out_stdreg(2,30) 0-1070}
set a(0-445-PROC_NAME) {core}
set a(0-445-HIER_NAME) {/gauss_blur/core}
set a(TOP) {0-445}

