 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : SPI_RX
Version: J-2014.09-SP5
Date   : Tue Apr 12 09:02:59 2016
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwp12ttc
Wire Load Model Mode: segmented

  Startpoint: SCLK_ff2_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SCLK_ff3_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI_RX             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwp12ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  SCLK_ff2_reg/CP (DFD1BWP12T)             0.00       0.00 r
  SCLK_ff2_reg/Q (DFD1BWP12T)              0.09       0.09 f
  SCLK_ff3_reg/D (DFQD1BWP12T)             0.00       0.09 f
  data arrival time                                   0.09

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  SCLK_ff3_reg/CP (DFQD1BWP12T)            0.00       0.00 r
  library hold time                        0.02       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.07


1
