

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3'
================================================================
* Date:           Tue Jan 20 09:52:11 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.930 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      516|      516|  6.192 us|  6.192 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_n10_1_L_n10_2_L_n10_3  |      514|      514|         4|          1|          1|   512|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.33>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%m27 = alloca i32 1" [case_3.cc:22]   --->   Operation 7 'alloca' 'm27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_n10_2 = alloca i32 1" [case_3.cc:227]   --->   Operation 8 'alloca' 'i_n10_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_n10_1 = alloca i32 1" [case_3.cc:226]   --->   Operation 9 'alloca' 'i_n10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten96 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten109 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv3_i12_i132751_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i12_i132751"   --->   Operation 12 'read' 'conv3_i12_i132751_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln228_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln228"   --->   Operation 13 'read' 'sext_ln228_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%m27_15_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %m27_15_reload"   --->   Operation 14 'read' 'm27_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv3_i12_i132751_cast = sext i8 %conv3_i12_i132751_read"   --->   Operation 15 'sext' 'conv3_i12_i132751_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln228_cast = sext i8 %sext_ln228_read"   --->   Operation 16 'sext' 'sext_ln228_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten109"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten96"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln226 = store i4 0, i4 %i_n10_1" [case_3.cc:226]   --->   Operation 19 'store' 'store_ln226' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln227 = store i4 0, i4 %i_n10_2" [case_3.cc:227]   --->   Operation 20 'store' 'store_ln227' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_15_reload_read, i16 %m27" [case_3.cc:22]   --->   Operation 21 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc739"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten109_load = load i10 %indvar_flatten109" [case_3.cc:225]   --->   Operation 23 'load' 'indvar_flatten109_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.73ns)   --->   "%icmp_ln225 = icmp_eq  i10 %indvar_flatten109_load, i10 512" [case_3.cc:225]   --->   Operation 24 'icmp' 'icmp_ln225' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln225 = add i10 %indvar_flatten109_load, i10 1" [case_3.cc:225]   --->   Operation 25 'add' 'add_ln225' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln225 = br i1 %icmp_ln225, void %for.inc745, void %L_n11_1.exitStub" [case_3.cc:225]   --->   Operation 26 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten96_load = load i8 %indvar_flatten96" [case_3.cc:226]   --->   Operation 27 'load' 'indvar_flatten96_load' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.91ns)   --->   "%icmp_ln226 = icmp_eq  i8 %indvar_flatten96_load, i8 64" [case_3.cc:226]   --->   Operation 28 'icmp' 'icmp_ln226' <Predicate = (!icmp_ln225)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.91ns)   --->   "%add_ln226_1 = add i8 %indvar_flatten96_load, i8 1" [case_3.cc:226]   --->   Operation 29 'add' 'add_ln226_1' <Predicate = (!icmp_ln225)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.24ns)   --->   "%select_ln226_1 = select i1 %icmp_ln226, i8 1, i8 %add_ln226_1" [case_3.cc:226]   --->   Operation 30 'select' 'select_ln226_1' <Predicate = (!icmp_ln225)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln225 = store i10 %add_ln225, i10 %indvar_flatten109" [case_3.cc:225]   --->   Operation 31 'store' 'store_ln225' <Predicate = (!icmp_ln225)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln226 = store i8 %select_ln226_1, i8 %indvar_flatten96" [case_3.cc:226]   --->   Operation 32 'store' 'store_ln226' <Predicate = (!icmp_ln225)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.93>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_n10_2_load = load i4 %i_n10_2" [case_3.cc:227]   --->   Operation 33 'load' 'i_n10_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_n10_1_load = load i4 %i_n10_1" [case_3.cc:22]   --->   Operation 34 'load' 'i_n10_1_load' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.02ns)   --->   "%select_ln22 = select i1 %icmp_ln226, i4 0, i4 %i_n10_1_load" [case_3.cc:22]   --->   Operation 35 'select' 'select_ln22' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%xor_ln22 = xor i1 %icmp_ln226, i1 1" [case_3.cc:22]   --->   Operation 36 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%icmp_ln227 = icmp_eq  i4 %i_n10_2_load, i4 8" [case_3.cc:227]   --->   Operation 37 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln22 = and i1 %icmp_ln227, i1 %xor_ln22" [case_3.cc:22]   --->   Operation 38 'and' 'and_ln22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%add_ln226 = add i4 %select_ln22, i4 1" [case_3.cc:226]   --->   Operation 39 'add' 'add_ln226' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_1)   --->   "%or_ln22 = or i1 %and_ln22, i1 %icmp_ln226" [case_3.cc:22]   --->   Operation 40 'or' 'or_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln22_1 = select i1 %or_ln22, i4 0, i4 %i_n10_2_load" [case_3.cc:22]   --->   Operation 41 'select' 'select_ln22_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.02ns)   --->   "%select_ln226 = select i1 %and_ln22, i4 %add_ln226, i4 %select_ln22" [case_3.cc:226]   --->   Operation 42 'select' 'select_ln226' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln228 = trunc i4 %select_ln226" [case_3.cc:228]   --->   Operation 43 'trunc' 'trunc_ln228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln228, i3 0" [case_3.cc:228]   --->   Operation 44 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i4 %select_ln22_1" [case_3.cc:228]   --->   Operation 45 'zext' 'zext_ln228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.82ns)   --->   "%add_ln228 = add i6 %tmp_4, i6 %zext_ln228" [case_3.cc:228]   --->   Operation 46 'add' 'add_ln228' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln228_1 = zext i6 %add_ln228" [case_3.cc:228]   --->   Operation 47 'zext' 'zext_ln228_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%m64_addr = getelementptr i15 %m64, i64 0, i64 %zext_ln228_1" [case_3.cc:228]   --->   Operation 48 'getelementptr' 'm64_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%m64_load = load i6 %m64_addr" [case_3.cc:228]   --->   Operation 49 'load' 'm64_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 64> <RAM>
ST_2 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln227 = add i4 %select_ln22_1, i4 1" [case_3.cc:227]   --->   Operation 50 'add' 'add_ln227' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln226 = store i4 %select_ln226, i4 %i_n10_1" [case_3.cc:226]   --->   Operation 51 'store' 'store_ln226' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln227 = store i4 %add_ln227, i4 %i_n10_2" [case_3.cc:227]   --->   Operation 52 'store' 'store_ln227' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.91>
ST_3 : Operation 53 [1/2] ( I:2.32ns O:2.32ns )   --->   "%m64_load = load i6 %m64_addr" [case_3.cc:228]   --->   Operation 53 'load' 'm64_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 64> <RAM>
ST_3 : Operation 54 [1/1] (5.59ns)   --->   "%m110 = mul i15 %m64_load, i15 %sext_ln228_cast" [case_3.cc:228]   --->   Operation 54 'mul' 'm110' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%m27_load = load i16 %m27"   --->   Operation 64 'load' 'm27_load' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %m27_17_out, i16 %m27_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln225)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.49>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%m27_load_7 = load i16 %m27" [case_3.cc:230]   --->   Operation 55 'load' 'm27_load_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n10_1_L_n10_2_L_n10_3_str"   --->   Operation 56 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [case_3.cc:22]   --->   Operation 58 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln230 = sext i15 %m110" [case_3.cc:230]   --->   Operation 59 'sext' 'sext_ln230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln230 = add i16 %conv3_i12_i132751_cast, i16 %sext_ln230" [case_3.cc:230]   --->   Operation 60 'add' 'add_ln230' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%m27_12 = add i16 %m27_load_7, i16 %add_ln230" [case_3.cc:230]   --->   Operation 61 'add' 'm27_12' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_12, i16 %m27" [case_3.cc:22]   --->   Operation 62 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln227 = br void %for.inc739" [case_3.cc:227]   --->   Operation 63 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.000ns, clock uncertainty: 3.240ns.

 <State 1>: 6.339ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten96' [17]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten96_load', case_3.cc:226) on local variable 'indvar_flatten96' [31]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln226', case_3.cc:226) [34]  (1.915 ns)
	'select' operation 8 bit ('select_ln226_1', case_3.cc:226) [57]  (1.248 ns)
	'store' operation 0 bit ('store_ln226', case_3.cc:226) of variable 'select_ln226_1', case_3.cc:226 on local variable 'indvar_flatten96' [59]  (1.588 ns)

 <State 2>: 7.930ns
The critical path consists of the following:
	'load' operation 4 bit ('i_n10_1_load', case_3.cc:22) on local variable 'i_n10_1', case_3.cc:226 [30]  (0.000 ns)
	'select' operation 4 bit ('select_ln22', case_3.cc:22) [35]  (1.024 ns)
	'add' operation 4 bit ('add_ln226', case_3.cc:226) [39]  (1.735 ns)
	'select' operation 4 bit ('select_ln226', case_3.cc:226) [42]  (1.024 ns)
	'add' operation 6 bit ('add_ln228', case_3.cc:228) [46]  (1.825 ns)
	'getelementptr' operation 6 bit ('m64_addr', case_3.cc:228) [48]  (0.000 ns)
	'load' operation 15 bit ('m64_load', case_3.cc:228) on array 'm64' [50]  (2.322 ns)

 <State 3>: 7.912ns
The critical path consists of the following:
	'load' operation 15 bit ('m64_load', case_3.cc:228) on array 'm64' [50]  (2.322 ns)
	'mul' operation 15 bit ('m110', case_3.cc:228) [51]  (5.590 ns)

 <State 4>: 5.491ns
The critical path consists of the following:
	'load' operation 16 bit ('m27_load_7', case_3.cc:230) on local variable 'm27', case_3.cc:22 [28]  (0.000 ns)
	'add' operation 16 bit ('m27_12', case_3.cc:230) [54]  (3.903 ns)
	'store' operation 0 bit ('store_ln22', case_3.cc:22) of variable 'm27_12', case_3.cc:230 on local variable 'm27', case_3.cc:22 [62]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
