
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/lihue/project_4/project_4.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/lihue/project_4/project_4.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15636
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.180 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/lihue/project_4/project_4.runs/synth_1/.Xil/Vivado-2896-LiweX-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/lihue/project_4/project_4.runs/synth_1/.Xil/Vivado-2896-LiweX-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mips' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/mips.v:22]
INFO: [Synth 8-6157] synthesizing module 'instruction_fetch' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/instruction_fetch.v:22]
	Parameter TAM_DATA bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'latch' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/alu/FPGA-ALU.srcs/sources_1/new/latch.v:23]
	Parameter BUS_DATA bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'latch' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/alu/FPGA-ALU.srcs/sources_1/new/latch.v:23]
INFO: [Synth 8-6157] synthesizing module 'memoria_de_instruccion' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/memoria_de_instruccion.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memoria_de_instruccion' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/memoria_de_instruccion.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'i_read_direc_intruccion' does not match port width (8) of module 'memoria_de_instruccion' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/instruction_fetch.v:56]
INFO: [Synth 8-6155] done synthesizing module 'instruction_fetch' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/instruction_fetch.v:22]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/mux.v:23]
	Parameter BITS_ENABLES bound to: 1 - type: integer 
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized0' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/mux.v:23]
	Parameter BITS_ENABLES bound to: 1 - type: integer 
	Parameter BUS_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized0' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'sumador' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/sumador.v:23]
	Parameter TAM_DATO bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sumador' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/sumador.v:23]
INFO: [Synth 8-6157] synthesizing module 'hazard_unit' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/hazard_unit.v:24]
	Parameter REG_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hazard_unit' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/hazard_unit.v:24]
INFO: [Synth 8-6157] synthesizing module 'mod_control' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/mod_control.v:23]
	Parameter FUN_SIZE bound to: 6 - type: integer 
	Parameter SIGNALS_SIZE bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mod_control' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/mod_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_decode' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/instruction_decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized1' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/mux.v:23]
	Parameter BITS_ENABLES bound to: 2 - type: integer 
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized1' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/forwarding_unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/forwarding_unit.v:24]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'sing_extender' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/sing_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sing_extender' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/sing_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_decode' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/instruction_decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'latch__parameterized0' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/alu/FPGA-ALU.srcs/sources_1/new/latch.v:23]
	Parameter BUS_DATA bound to: 120 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'latch__parameterized0' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/alu/FPGA-ALU.srcs/sources_1/new/latch.v:23]
INFO: [Synth 8-6157] synthesizing module 'execution' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/execution.v:22]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized2' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/mux.v:23]
	Parameter BITS_ENABLES bound to: 1 - type: integer 
	Parameter BUS_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized2' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/alu/FPGA-ALU.srcs/sources_1/new/alu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/alu/FPGA-ALU.srcs/sources_1/new/alu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'execution' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/execution.v:22]
INFO: [Synth 8-6157] synthesizing module 'latch__parameterized1' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/alu/FPGA-ALU.srcs/sources_1/new/latch.v:23]
	Parameter BUS_DATA bound to: 76 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'latch__parameterized1' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/alu/FPGA-ALU.srcs/sources_1/new/latch.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_access' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/memory_access.v:22]
INFO: [Synth 8-6157] synthesizing module 'mask_a_byte' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/mask_a_byte.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mask_a_byte' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/mask_a_byte.v:23]
INFO: [Synth 8-6157] synthesizing module 'memoria_por_byte' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/memoria_por_byte.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memoria_por_byte' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/memoria_por_byte.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'i_direcc' does not match port width (7) of module 'memoria_por_byte' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/memory_access.v:53]
INFO: [Synth 8-6157] synthesizing module 'signador' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/signador.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signador' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/signador.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory_access' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/memory_access.v:22]
INFO: [Synth 8-6157] synthesizing module 'latch__parameterized2' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/alu/FPGA-ALU.srcs/sources_1/new/latch.v:23]
	Parameter BUS_DATA bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'latch__parameterized2' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/alu/FPGA-ALU.srcs/sources_1/new/latch.v:23]
INFO: [Synth 8-6157] synthesizing module 'write_back' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/write_back.v:23]
INFO: [Synth 8-6155] done synthesizing module 'write_back' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/write_back.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mips' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/mips.v:22]
INFO: [Synth 8-6157] synthesizing module 'suod' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/suod.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/suod.v:191]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/suod.v:179]
INFO: [Synth 8-6155] done synthesizing module 'suod' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/suod.v:23]
INFO: [Synth 8-6157] synthesizing module 'separador_bytes' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/separador_bytes.v:23]
INFO: [Synth 8-6155] done synthesizing module 'separador_bytes' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/separador_bytes.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/new/uart_top.v:2]
	Parameter DVSR bound to: 326 - type: integer 
	Parameter DVSR_BIT bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mod_m_counter' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/new/uart_mod_m_counter.v:1]
	Parameter N bound to: 9 - type: integer 
	Parameter M bound to: 326 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mod_m_counter' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/new/uart_mod_m_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/new/uart_rx.v:2]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/new/uart_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/new/uart_fifo.v:2]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/new/uart_fifo.v:61]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/new/uart_fifo.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/new/uart_tx.v:2]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/new/uart_tx.v:2]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/FPGA-UART/fpga-uart.srcs/sources_1/new/uart_top.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1534.676 ; gain = 241.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1534.676 ; gain = 241.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1534.676 ; gain = 241.496
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1534.676 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Downloads/asd/FPGA-MIPS.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [d:/Downloads/asd/FPGA-MIPS.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/constrs_1/new/contrain.xdc]
Finished Parsing XDC File [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/constrs_1/new/contrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Downloads/asd/FPGA-MIPS/Mips.srcs/constrs_1/new/contrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1534.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1534.676 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1534.676 ; gain = 241.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1534.676 ; gain = 241.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_clk. (constraint file  d:/Downloads/asd/FPGA-MIPS.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk. (constraint file  d:/Downloads/asd/FPGA-MIPS.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1534.676 ; gain = 241.496
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'suod'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                    next |                             0001 |                             0001
           inc_point_reg |                             0010 |                             0011
                read_reg |                             0011 |                             0010
           dec_point_reg |                             0100 |                             0100
           inc_point_mem |                             0101 |                             0110
                read_mem |                             0110 |                             0101
           dec_point_mem |                             0111 |                             0111
                reset_pc |                             1000 |                             1001
              flush_prog |                             1001 |                             1100
                 read_pc |                             1010 |                             1000
              bootloader |                             1011 |                             1010
                  iSTATE |                             1100 |                             1111
                     run |                             1101 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'suod'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1534.676 ; gain = 241.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 10    
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              120 Bit    Registers := 1     
	               76 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 42    
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 389   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---RAMs : 
	              128 Bit	(16 X 8 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	  13 Input   32 Bit        Muxes := 1     
	  14 Input   32 Bit        Muxes := 1     
	   7 Input   18 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	  14 Input   16 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 70    
	   2 Input    8 Bit        Muxes := 134   
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	  14 Input    5 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 10    
	  14 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 561   
	   4 Input    1 Bit        Muxes := 148   
	  13 Input    1 Bit        Muxes := 1     
	  14 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1534.676 ; gain = 241.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                          | Inference | Size (Depth x Width) | Primitives  | 
+------------+-------------------------------------+-----------+----------------------+-------------+
|top         | uartSuod/fifo_rx_unit/array_reg_reg | Implied   | 16 x 8               | RAM32M x 2  | 
|top         | uartSuod/fifo_tx_unit/array_reg_reg | Implied   | 16 x 8               | RAM32M x 2  | 
+------------+-------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1534.676 ; gain = 241.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 1534.676 ; gain = 241.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                          | Inference | Size (Depth x Width) | Primitives  | 
+------------+-------------------------------------+-----------+----------------------+-------------+
|top         | uartSuod/fifo_rx_unit/array_reg_reg | Implied   | 16 x 8               | RAM32M x 2  | 
|top         | uartSuod/fifo_tx_unit/array_reg_reg | Implied   | 16 x 8               | RAM32M x 2  | 
+------------+-------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 1534.676 ; gain = 241.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 1534.676 ; gain = 241.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 1534.676 ; gain = 241.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1534.676 ; gain = 241.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1534.676 ; gain = 241.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1534.676 ; gain = 241.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1534.676 ; gain = 241.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |CARRY4   |    49|
|3     |LUT1     |    12|
|4     |LUT2     |   247|
|5     |LUT3     |   806|
|6     |LUT4     |   190|
|7     |LUT5     |   648|
|8     |LUT6     |  5679|
|9     |MUXF7    |  2066|
|10    |MUXF8    |   783|
|11    |RAM32M   |     2|
|12    |RAM32X1D |     4|
|13    |FDRE     |  4809|
|14    |FDSE     |     6|
|15    |IBUF     |     3|
|16    |OBUF     |    21|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1534.676 ; gain = 241.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:26 . Memory (MB): peak = 1534.676 ; gain = 241.496
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1534.676 ; gain = 241.496
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1546.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2904 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1550.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: a2e880bf
INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 1550.980 ; gain = 257.801
INFO: [Common 17-1381] The checkpoint 'C:/Users/lihue/project_4/project_4.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 29 18:10:36 2023...
