# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2_week1.srcs/sources_1/imports/hdl/MSA_SPI.vhd" \
"../../../../project_2_week1.srcs/sources_1/imports/hdl/MSA_affichage.vhd" \
"../../../../project_2_week1.srcs/sources_1/imports/hdl/MSA_echiquier.vhd" \
"../../../../project_2_week1.srcs/sources_1/imports/hdl/MSA_init.vhd" \
"../../../../project_2_week1.srcs/sources_1/imports/hdl/MSA_timing.vhd" \
"../../../../project_2_week1.srcs/sources_1/imports/hdl/oled_cmd_ROM.vhd" \
"../../../../project_2_week1.srcs/sources_1/imports/hdl/top.vhd" \

# Do not sort compile order
nosort
