 
****************************************
check_design summary:
Version:     J-2014.09-SP2
Date:        Thu Apr 28 15:35:46 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Unconnected ports (LINT-28)                                     1
--------------------------------------------------------------------------------

Warning: In design 'remap_top', port 'num_i[0]' is not connected to any nets. (LINT-28)
1
 
****************************************
Report : qor
Design : remap_top
Version: J-2014.09-SP2
Date   : Thu Apr 28 15:35:46 2022
****************************************


  Timing Path Group 'VCLK'
  -----------------------------------
  Levels of Logic:              31.00
  Critical Path Length:          1.64
  Critical Path Slack:          -0.89
  Critical Path Clk Period:      5.00
  Total Negative Slack:        -21.95
  No. of Violating Paths:       27.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         55
  Leaf Cell Count:               2657
  Buf/Inv Cell Count:             836
  Buf Cell Count:                  87
  Inv Cell Count:                 749
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2657
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    22162.738938
  Noncombinational Area:     0.000000
  Buf/Inv Area:           4293.811134
  Total Buffer Area:           605.88
  Total Inverter Area:        3687.94
  Macro/Black Box Area:     30.732800
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             22193.471738
  Design Area:           22193.471738


  Design Rules
  -----------------------------------
  Total Number of Nets:          2691
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: icd2linux42

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.17
  Logic Optimization:                 66.86
  Mapping Optimization:              181.77
  -----------------------------------------
  Overall Compile Time:              265.07
  Overall Compile Wall Clock Time:   266.42

  --------------------------------------------------------------------

  Design  WNS: 0.89  TNS: 21.95  Number of Violating Paths: 27


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
 
****************************************
Report : constraint
        -all_violators
Design : remap_top
Version: J-2014.09-SP2
Date   : Thu Apr 28 15:35:46 2022
****************************************


   max_delay/setup ('VCLK' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   rslt_o[23]                   1.25           2.14 f        -0.89  (VIOLATED)
   rslt_o[25]                   1.25           2.14 f        -0.89  (VIOLATED)
   rslt_o[18]                   1.25           2.14 f        -0.89  (VIOLATED)
   rslt_o[21]                   1.25           2.14 f        -0.89  (VIOLATED)
   rslt_o[24]                   1.25           2.14 r        -0.89  (VIOLATED)
   rslt_o[22]                   1.25           2.14 r        -0.89  (VIOLATED)
   rslt_o[26]                   1.25           2.14 f        -0.89  (VIOLATED)
   rslt_o[20]                   1.25           2.14 r        -0.89  (VIOLATED)
   rslt_o[19]                   1.25           2.13 f        -0.88  (VIOLATED)
   rslt_o[10]                   1.25           2.10 r        -0.85  (VIOLATED)
   rslt_o[17]                   1.25           2.10 f        -0.85  (VIOLATED)
   rslt_o[16]                   1.25           2.10 f        -0.85  (VIOLATED)
   rslt_o[15]                   1.25           2.09 f        -0.84  (VIOLATED)
   rslt_o[12]                   1.25           2.07 r        -0.82  (VIOLATED)
   rslt_o[14]                   1.25           2.06 r        -0.81  (VIOLATED)
   rslt_o[8]                    1.25           2.05 r        -0.80  (VIOLATED)
   rslt_o[11]                   1.25           2.05 f        -0.80  (VIOLATED)
   rslt_o[13]                   1.25           2.04 f        -0.79  (VIOLATED)
   rslt_o[9]                    1.25           2.04 r        -0.79  (VIOLATED)
   rslt_o[6]                    1.25           2.04 r        -0.79  (VIOLATED)
   rslt_o[7]                    1.25           2.02 f        -0.77  (VIOLATED)
   rslt_o[2]                    1.25           2.00 f        -0.75  (VIOLATED)
   rslt_o[4]                    1.25           1.99 f        -0.74  (VIOLATED)
   rslt_o[3]                    1.25           1.99 r        -0.74  (VIOLATED)
   rslt_o[5]                    1.25           1.95 r        -0.70  (VIOLATED)
   rslt_o[0]                    1.25           1.89 f        -0.64  (VIOLATED)
   rslt_o[1]                    1.25           1.89 f        -0.64  (VIOLATED)


   max_area

                             Required        Actual
   Design                      Area           Area           Slack
   -----------------------------------------------------------------
   remap_top                 5000.00       22193.47       -17193.47 (VIOLATED)


   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   remap_top                    0.00       7764076032.00  -7764076032.00
                                                                    (VIOLATED)


1
 
****************************************
Report : power
        -analysis_effort low
Design : remap_top
Version: J-2014.09-SP2
Date   : Thu Apr 28 15:35:46 2022
****************************************


Library(s) Used:

    CORE90GPSVT (File: /net/vlsiapp/usr6/library/STM/cmos090/CORE90GPSVT_SNPS-AVT_2.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORE90GPSVT_Worst.db)
    CORX90GPSVT (File: /net/vlsiapp/usr6/library/STM/cmos090/CORX90GPSVT_SNPS-AVT_4.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORX90GPSVT_Worst.db)


Operating Conditions: Worst   Library: CORE90GPSVT
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
remap_top              area_18Kto24K     CORE90GPSVT
remap                  area_12Kto18K     CORE90GPSVT


Global Operating Voltage = 0.9  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = 575.2058 uW   (50%)
  Net Switching Power  = 584.4072 uW   (50%)
                         ---------
Total Dynamic Power    =   1.1596 mW  (100%)

Cell Leakage Power     =   5.3863 mW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.5752            0.5844        5.3863e+09            6.5459  ( 100.00%)
--------------------------------------------------------------------------------------------------
Total              0.5752 mW         0.5844 mW     5.3863e+09 pW         6.5459 mW
1
 
****************************************
Report : area
Design : remap_top
Version: J-2014.09-SP2
Date   : Thu Apr 28 15:35:46 2022
****************************************

Library(s) Used:

    CORE90GPSVT (File: /net/vlsiapp/usr6/library/STM/cmos090/CORE90GPSVT_SNPS-AVT_2.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORE90GPSVT_Worst.db)
    CORX90GPSVT (File: /net/vlsiapp/usr6/library/STM/cmos090/CORX90GPSVT_SNPS-AVT_4.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORX90GPSVT_Worst.db)

Number of ports:                           64
Number of nets:                           635
Number of cells:                          578
Number of combinational cells:            577
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                        192
Number of references:                     118

Combinational area:              22162.738938
Buf/Inv area:                     4293.811134
Noncombinational area:               0.000000
Macro/Black Box area:               30.732800
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 22193.471738
Total area:                 undefined
1
 
****************************************
Report : design
Design : remap_top
Version: J-2014.09-SP2
Date   : Thu Apr 28 15:35:46 2022
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    CORE90GPSVT (File: /net/vlsiapp/usr6/library/STM/cmos090/CORE90GPSVT_SNPS-AVT_2.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORE90GPSVT_Worst.db)
    CORX90GPSVT (File: /net/vlsiapp/usr6/library/STM/cmos090/CORX90GPSVT_SNPS-AVT_4.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORX90GPSVT_Worst.db)

Local Link Library:

    {/net/vlsiapp/usr6/library/STM/cmos090/CORE90GPSVT_SNPS-AVT_2.1/SNPS//bc_1.10V_m40C_wc_0.90V_125C/PHS/CORE90GPSVT_Worst.db, /net/vlsiapp/usr6/library/STM/cmos090/PR90M7_SNPS-AVT_2.1/SNPS//bc_1.10V_m40C_wc_0.90V_125C/PHS/PR90M7_Worst.db, /net/vlsiapp/usr6/library/STM/cmos090/CORX90GPSVT_SNPS-AVT_4.1/SNPS//bc_1.10V_m40C_wc_0.90V_125C/PHS/CORX90GPSVT_Worst.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : Worst
    Library : CORE90GPSVT
    Process :   1.20
    Temperature : 125.00
    Voltage :   0.90
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected automatically from the total cell area.

Name           :   area_18Kto24K
Location       :   CORE90GPSVT
Resistance     :   1.94119
Capacitance    :   1
Area           :   0
Slope          :   0.0020892
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1     0.00
     2     0.00
     3     0.01
     4     0.01
     5     0.01
     6     0.01
     7     0.01
     8     0.02
     9     0.02
    10     0.02
    11     0.02
    12     0.03
    13     0.03
    14     0.03
    15     0.03



Wire Loading Model Mode: enclosed.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 15
Design : remap_top
Version: J-2014.09-SP2
Date   : Thu Apr 28 15:35:46 2022
****************************************

Operating Conditions: Worst   Library: CORE90GPSVT
Wire Load Model Mode: enclosed

  Startpoint: num_i[24] (input port clocked by VCLK)
  Endpoint: rslt_o[23] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_18Kto24K         CORE90GPSVT
  remap              area_12Kto18K         CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 f
  num_i[24] (in)                           0.02       0.52 f
  U486/Z (NR2SVTX8)                        0.06       0.58 r
  U485/Z (ND2SVTX8)                        0.05       0.63 f
  U488/Z (IVSVTX12)                        0.04       0.67 r
  U348/Z (ND3SVTX8)                        0.05       0.72 f
  U347/Z (AO3SVTX8)                        0.08       0.79 r
  U570/Z (NR2SVTX4)                        0.08       0.87 f
  U569/Z (IVSVTX8)                         0.05       0.92 r
  U722/Z (IVSVTX12)                        0.03       0.95 f
  U665/Z (ND2ASVTX8)                       0.04       0.99 r
  U358/Z (IVSVTX12)                        0.03       1.02 f
  U374/Z (AO2SVTX6)                        0.05       1.07 r
  U515/Z (ND2SVTX6)                        0.04       1.11 f
  U497/Z (ND2SVTX4)                        0.03       1.15 r
  U688/Z (ND2SVTX6)                        0.03       1.18 f
  re_map/m1[19] (remap)                    0.00       1.18 f
  re_map/U536/Z (IVSVTX8)                  0.03       1.21 r
  re_map/U311/Z (IVSVTX8)                  0.04       1.25 f
  re_map/U1596/Z (ND2ASVTX8)               0.08       1.33 f
  re_map/U1768/Z (ND2SVTX4)                0.05       1.38 r
  re_map/U926/Z (NR2SVTX4)                 0.07       1.45 f
  re_map/U200/Z (IVSVTX0H)                 0.08       1.53 r
  re_map/U579/Z (ND2ASVTX4)                0.10       1.63 r
  re_map/U1039/Z (NR2SVTX4)                0.03       1.67 f
  re_map/U1038/Z (ND2ASVTX8)               0.08       1.75 f
  re_map/U1037/Z (AO4SVTX6)                0.06       1.81 r
  re_map/U1886/Z (NR2SVTX6)                0.05       1.85 f
  re_map/U829/Z (AO7SVTX6)                 0.05       1.90 r
  re_map/U828/Z (NR2SVTX8)                 0.04       1.94 f
  re_map/U1571/Z (ND2SVTX8)                0.04       1.99 r
  re_map/U1550/Z (IVSVTX8)                 0.03       2.01 f
  re_map/U1048/Z (AO7SVTX8)                0.04       2.05 r
  re_map/U1047/Z (ENSVTX8)                 0.09       2.14 f
  re_map/m2[23] (remap)                    0.00       2.14 f
  rslt_o[23] (out)                         0.00       2.14 f
  data arrival time                                   2.14

  max_delay                                2.00       2.00
  clock uncertainty                       -0.25       1.75
  output external delay                   -0.50       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.89


  Startpoint: num_i[24] (input port clocked by VCLK)
  Endpoint: rslt_o[25] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_18Kto24K         CORE90GPSVT
  remap              area_12Kto18K         CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 f
  num_i[24] (in)                           0.02       0.52 f
  U486/Z (NR2SVTX8)                        0.06       0.58 r
  U485/Z (ND2SVTX8)                        0.05       0.63 f
  U488/Z (IVSVTX12)                        0.04       0.67 r
  U348/Z (ND3SVTX8)                        0.05       0.72 f
  U347/Z (AO3SVTX8)                        0.08       0.79 r
  U570/Z (NR2SVTX4)                        0.08       0.87 f
  U569/Z (IVSVTX8)                         0.05       0.92 r
  U722/Z (IVSVTX12)                        0.03       0.95 f
  U665/Z (ND2ASVTX8)                       0.04       0.99 r
  U358/Z (IVSVTX12)                        0.03       1.02 f
  U374/Z (AO2SVTX6)                        0.05       1.07 r
  U515/Z (ND2SVTX6)                        0.04       1.11 f
  U497/Z (ND2SVTX4)                        0.03       1.15 r
  U688/Z (ND2SVTX6)                        0.03       1.18 f
  re_map/m1[19] (remap)                    0.00       1.18 f
  re_map/U536/Z (IVSVTX8)                  0.03       1.21 r
  re_map/U311/Z (IVSVTX8)                  0.04       1.25 f
  re_map/U1596/Z (ND2ASVTX8)               0.08       1.33 f
  re_map/U1768/Z (ND2SVTX4)                0.05       1.38 r
  re_map/U926/Z (NR2SVTX4)                 0.07       1.45 f
  re_map/U200/Z (IVSVTX0H)                 0.08       1.53 r
  re_map/U579/Z (ND2ASVTX4)                0.10       1.63 r
  re_map/U1039/Z (NR2SVTX4)                0.03       1.67 f
  re_map/U1038/Z (ND2ASVTX8)               0.08       1.75 f
  re_map/U1037/Z (AO4SVTX6)                0.06       1.81 r
  re_map/U1886/Z (NR2SVTX6)                0.05       1.85 f
  re_map/U829/Z (AO7SVTX6)                 0.05       1.90 r
  re_map/U1568/Z (ND2ASVTX8)               0.10       2.00 r
  re_map/U1385/Z (IVSVTX4)                 0.03       2.03 f
  re_map/U1229/Z (AO2ABSVTX8)              0.03       2.07 r
  re_map/U438/Z (AO3SVTX8)                 0.07       2.14 f
  re_map/m2[25] (remap)                    0.00       2.14 f
  rslt_o[25] (out)                         0.00       2.14 f
  data arrival time                                   2.14

  max_delay                                2.00       2.00
  clock uncertainty                       -0.25       1.75
  output external delay                   -0.50       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.89


  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[18] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_18Kto24K         CORE90GPSVT
  remap              area_12Kto18K         CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  num_i[28] (in)                           0.04       0.54 r
  U628/Z (NR2SVTX6)                        0.06       0.60 f
  U626/Z (ND2SVTX8)                        0.04       0.64 r
  U381/Z (IVSVTX10)                        0.03       0.67 f
  U380/Z (ND4SVTX8)                        0.05       0.72 r
  U469/Z (AO7SVTX6)                        0.06       0.78 f
  U382/Z (IVSVTX6)                         0.03       0.80 r
  U595/Z (ND3SVTX8)                        0.06       0.86 f
  U219/Z (ND2ASVTX4)                       0.13       0.99 f
  U506/Z (AO4SVTX4)                        0.09       1.08 r
  U321/Z (AO6SVTX8)                        0.07       1.15 f
  U710/Z (IVSVTX12)                        0.06       1.21 r
  re_map/m1[16] (remap)                    0.00       1.21 r
  re_map/U1290/Z (EN3SVTX8)                0.17       1.38 f
  re_map/U1413/Z (NR2SVTX8)                0.05       1.42 r
  re_map/U261/Z (NR2SVTX4)                 0.05       1.48 f
  re_map/U1257/Z (ND3SVTX8)                0.05       1.53 r
  re_map/U427/Z (IVSVTX6)                  0.03       1.56 f
  re_map/U1645/Z (ND2SVTX8)                0.04       1.60 r
  re_map/U1644/Z (ND2SVTX6)                0.04       1.63 f
  re_map/U724/Z (ND2SVTX4)                 0.03       1.67 r
  re_map/U861/Z (ND3ASVTX6)                0.04       1.71 f
  re_map/U1528/Z (NR3SVTX8)                0.04       1.75 r
  re_map/U1297/Z (NR4SVTX8)                0.05       1.80 f
  re_map/U60/Z (BFSVTX2)                   0.11       1.92 f
  re_map/U1981/Z (IVSVTX4)                 0.03       1.95 r
  re_map/U1983/Z (AO6CSVTX8)               0.04       1.99 f
  re_map/U2041/Z (AO7SVTX6)                0.05       2.04 r
  re_map/U424/Z (ENSVTX8)                  0.10       2.14 f
  re_map/m2[18] (remap)                    0.00       2.14 f
  rslt_o[18] (out)                         0.00       2.14 f
  data arrival time                                   2.14

  max_delay                                2.00       2.00
  clock uncertainty                       -0.25       1.75
  output external delay                   -0.50       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.89


  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[21] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_18Kto24K         CORE90GPSVT
  remap              area_12Kto18K         CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  num_i[28] (in)                           0.04       0.54 r
  U628/Z (NR2SVTX6)                        0.06       0.60 f
  U626/Z (ND2SVTX8)                        0.04       0.64 r
  U381/Z (IVSVTX10)                        0.03       0.67 f
  U680/Z (AO6CSVTX6)                       0.05       0.72 r
  U347/Z (AO3SVTX8)                        0.09       0.81 f
  U570/Z (NR2SVTX4)                        0.07       0.88 r
  U569/Z (IVSVTX8)                         0.05       0.92 f
  U722/Z (IVSVTX12)                        0.03       0.96 r
  U712/Z (MUX21NSVTX8)                     0.08       1.04 f
  U720/Z (MUX21NSVTX8)                     0.09       1.12 r
  re_map/m1[5] (remap)                     0.00       1.12 r
  re_map/U1788/Z (IVSVTX8)                 0.05       1.17 f
  re_map/U1043/Z (CTIVSVTX12)              0.02       1.20 r
  re_map/U1871/Z (FAS1SVTX4)               0.18       1.37 f
  re_map/U1114/Z (ND2SVTX4)                0.04       1.42 r
  re_map/U559/Z (AO7SVTX8)                 0.05       1.47 f
  re_map/U1637/Z (AO6SVTX8)                0.05       1.52 r
  re_map/U1338/Z (ND2SVTX6)                0.05       1.57 f
  re_map/U893/Z (AO7SVTX6)                 0.04       1.61 r
  re_map/U478/Z (IVSVTX4)                  0.03       1.64 f
  re_map/U1049/Z (AO20SVTX8)               0.04       1.68 r
  re_map/U1343/Z (ND3SVTX8)                0.05       1.73 f
  re_map/U1342/Z (ND2ASVTX8)               0.04       1.77 r
  re_map/U1178/Z (IVSVTX8)                 0.03       1.79 f
  re_map/U1274/Z (ND2ASVTX8)               0.02       1.82 r
  re_map/U1565/Z (AO3SVTX6)                0.05       1.87 f
  re_map/U1566/Z (ND3SVTX8)                0.07       1.94 r
  re_map/U1568/Z (ND2ASVTX8)               0.06       2.00 f
  re_map/U1027/Z (AO6CSVTX8)               0.05       2.04 r
  re_map/U1164/Z (ENSVTX8)                 0.10       2.14 f
  re_map/m2[21] (remap)                    0.00       2.14 f
  rslt_o[21] (out)                         0.00       2.14 f
  data arrival time                                   2.14

  max_delay                                2.00       2.00
  clock uncertainty                       -0.25       1.75
  output external delay                   -0.50       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.89


  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[24] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_18Kto24K         CORE90GPSVT
  remap              area_12Kto18K         CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  num_i[28] (in)                           0.04       0.54 r
  U628/Z (NR2SVTX6)                        0.06       0.60 f
  U626/Z (ND2SVTX8)                        0.04       0.64 r
  U381/Z (IVSVTX10)                        0.03       0.67 f
  U680/Z (AO6CSVTX6)                       0.05       0.72 r
  U347/Z (AO3SVTX8)                        0.09       0.81 f
  U570/Z (NR2SVTX4)                        0.07       0.88 r
  U569/Z (IVSVTX8)                         0.05       0.92 f
  U722/Z (IVSVTX12)                        0.03       0.96 r
  U712/Z (MUX21NSVTX8)                     0.08       1.04 f
  U720/Z (MUX21NSVTX8)                     0.09       1.12 r
  re_map/m1[5] (remap)                     0.00       1.12 r
  re_map/U1788/Z (IVSVTX8)                 0.05       1.17 f
  re_map/U1043/Z (CTIVSVTX12)              0.02       1.20 r
  re_map/U1871/Z (FAS1SVTX4)               0.18       1.37 f
  re_map/U1114/Z (ND2SVTX4)                0.04       1.42 r
  re_map/U559/Z (AO7SVTX8)                 0.05       1.47 f
  re_map/U1637/Z (AO6SVTX8)                0.05       1.52 r
  re_map/U1338/Z (ND2SVTX6)                0.05       1.57 f
  re_map/U893/Z (AO7SVTX6)                 0.04       1.61 r
  re_map/U478/Z (IVSVTX4)                  0.03       1.64 f
  re_map/U1049/Z (AO20SVTX8)               0.04       1.68 r
  re_map/U1343/Z (ND3SVTX8)                0.05       1.73 f
  re_map/U1342/Z (ND2ASVTX8)               0.04       1.77 r
  re_map/U1178/Z (IVSVTX8)                 0.03       1.79 f
  re_map/U1274/Z (ND2ASVTX8)               0.02       1.82 r
  re_map/U1565/Z (AO3SVTX6)                0.05       1.87 f
  re_map/U1566/Z (ND3SVTX8)                0.07       1.94 r
  re_map/U1571/Z (ND2SVTX8)                0.05       1.99 f
  re_map/U1279/Z (ND2SVTX4)                0.04       2.03 r
  re_map/U822/Z (NR2SVTX4)                 0.04       2.06 f
  re_map/U1599/Z (NR3SVTX8)                0.08       2.14 r
  re_map/m2[24] (remap)                    0.00       2.14 r
  rslt_o[24] (out)                         0.00       2.14 r
  data arrival time                                   2.14

  max_delay                                2.00       2.00
  clock uncertainty                       -0.25       1.75
  output external delay                   -0.50       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.89


  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[22] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_18Kto24K         CORE90GPSVT
  remap              area_12Kto18K         CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  num_i[28] (in)                           0.04       0.54 r
  U628/Z (NR2SVTX6)                        0.06       0.60 f
  U626/Z (ND2SVTX8)                        0.04       0.64 r
  U381/Z (IVSVTX10)                        0.03       0.67 f
  U680/Z (AO6CSVTX6)                       0.05       0.72 r
  U347/Z (AO3SVTX8)                        0.09       0.81 f
  U570/Z (NR2SVTX4)                        0.07       0.88 r
  U569/Z (IVSVTX8)                         0.05       0.92 f
  U722/Z (IVSVTX12)                        0.03       0.96 r
  U665/Z (ND2ASVTX8)                       0.04       1.00 f
  U358/Z (IVSVTX12)                        0.04       1.03 r
  U691/Z (AO7ABSVTX8)                      0.08       1.11 r
  U679/Z (NR3SVTX8)                        0.04       1.15 f
  U775/Z (AO7SVTX8)                        0.06       1.21 r
  re_map/m1[22] (remap)                    0.00       1.21 r
  re_map/U987/Z (IVSVTX10)                 0.04       1.25 f
  re_map/U336/Z (IVSVTX8)                  0.03       1.28 r
  re_map/U1065/Z (EN3SVTX8)                0.16       1.44 f
  re_map/U1843/Z (ND2SVTX4)                0.04       1.49 r
  re_map/U921/Z (AO7SVTX6)                 0.06       1.54 f
  re_map/U1569/Z (AO6SVTX8)                0.08       1.62 r
  re_map/U1515/Z (IVSVTX4)                 0.04       1.66 f
  re_map/U1137/Z (AO1SVTX6)                0.07       1.73 r
  re_map/U1371/Z (NR3SVTX8)                0.05       1.78 f
  re_map/U106/Z (ND3ASVTX6)                0.06       1.84 r
  re_map/U557/Z (ND4ABSVTX8)               0.05       1.89 f
  re_map/U1259/Z (IVSVTX8)                 0.03       1.92 r
  re_map/U31/Z (BFSVTX8)                   0.06       1.98 r
  re_map/U1588/Z (IVSVTX4)                 0.02       2.00 f
  re_map/U1587/Z (NR3ABSVTX8)              0.07       2.07 f
  re_map/U446/Z (AO1ASVTX8)                0.06       2.14 r
  re_map/m2[22] (remap)                    0.00       2.14 r
  rslt_o[22] (out)                         0.00       2.14 r
  data arrival time                                   2.14

  max_delay                                2.00       2.00
  clock uncertainty                       -0.25       1.75
  output external delay                   -0.50       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.89


  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[26] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_18Kto24K         CORE90GPSVT
  remap              area_12Kto18K         CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  num_i[28] (in)                           0.04       0.54 r
  U644/Z (NR2SVTX6)                        0.06       0.60 f
  U643/Z (ND2SVTX8)                        0.04       0.64 r
  U296/Z (CTBUFSVTX4)                      0.07       0.71 r
  U294/Z (NR2SVTX6)                        0.03       0.74 f
  U674/Z (ND2SVTX6)                        0.03       0.77 r
  U600/Z (ND3SVTX8)                        0.05       0.82 f
  U457/Z (IVSVTX4)                         0.04       0.86 r
  U583/Z (ND2SVTX8)                        0.05       0.90 f
  U505/Z (IVSVTX8)                         0.04       0.94 r
  U670/Z (ND2SVTX4)                        0.03       0.97 f
  U220/Z (ND2SVTX4)                        0.05       1.02 r
  U207/Z (ND3SVTX4)                        0.07       1.09 f
  U321/Z (AO6SVTX8)                        0.06       1.15 r
  U710/Z (IVSVTX12)                        0.05       1.21 f
  re_map/m1[16] (remap)                    0.00       1.21 f
  re_map/U534/Z (IVSVTX12)                 0.04       1.24 r
  re_map/U468/Z (IVSVTX10)                 0.03       1.27 f
  re_map/U312/Z (ND2ASVTX6)                0.04       1.31 r
  re_map/U1476/Z (AO17SVTX8)               0.05       1.37 f
  re_map/U1439/Z (ND2SVTX8)                0.05       1.42 r
  re_map/U269/Z (IVSVTX6)                  0.03       1.45 f
  re_map/U1474/Z (ND3SVTX8)                0.04       1.49 r
  re_map/U1281/Z (IVSVTX8)                 0.03       1.52 f
  re_map/U1473/Z (AO7SVTX8)                0.04       1.56 r
  re_map/U399/Z (IVSVTX8)                  0.03       1.59 f
  re_map/U189/Z (IVSVTX6)                  0.03       1.62 r
  re_map/U1647/Z (ND2SVTX4)                0.03       1.65 f
  re_map/U869/Z (ND2SVTX4)                 0.03       1.68 r
  re_map/U1384/Z (ENSVTX4)                 0.09       1.77 f
  re_map/U1317/Z (AO7ABSVTX8)              0.08       1.85 f
  re_map/U830/Z (IVSVTX6)                  0.03       1.87 r
  re_map/U1441/Z (ND3ABSVTX8)              0.03       1.90 f
  re_map/U1440/Z (AO7ABSVTX6)              0.04       1.94 r
  re_map/U1283/Z (ND3SVTX8)                0.04       1.98 f
  re_map/U474/Z (ND2SVTX6)                 0.04       2.02 r
  re_map/U1636/Z (ND2SVTX6)                0.03       2.05 f
  re_map/U820/Z (ND3SVTX6)                 0.03       2.09 r
  re_map/U1635/Z (NR2SVTX6)                0.05       2.14 f
  re_map/m2[26] (remap)                    0.00       2.14 f
  rslt_o[26] (out)                         0.00       2.14 f
  data arrival time                                   2.14

  max_delay                                2.00       2.00
  clock uncertainty                       -0.25       1.75
  output external delay                   -0.50       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.89


  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[20] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_18Kto24K         CORE90GPSVT
  remap              area_12Kto18K         CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  num_i[28] (in)                           0.04       0.54 r
  U628/Z (NR2SVTX6)                        0.06       0.60 f
  U626/Z (ND2SVTX8)                        0.04       0.64 r
  U381/Z (IVSVTX10)                        0.03       0.67 f
  U680/Z (AO6CSVTX6)                       0.05       0.72 r
  U347/Z (AO3SVTX8)                        0.09       0.81 f
  U570/Z (NR2SVTX4)                        0.07       0.88 r
  U569/Z (IVSVTX8)                         0.05       0.92 f
  U722/Z (IVSVTX12)                        0.03       0.96 r
  U712/Z (MUX21NSVTX8)                     0.08       1.04 f
  U720/Z (MUX21NSVTX8)                     0.09       1.12 r
  re_map/m1[5] (remap)                     0.00       1.12 r
  re_map/U1788/Z (IVSVTX8)                 0.05       1.17 f
  re_map/U1043/Z (CTIVSVTX12)              0.02       1.20 r
  re_map/U1871/Z (FAS1SVTX4)               0.18       1.37 f
  re_map/U1114/Z (ND2SVTX4)                0.04       1.42 r
  re_map/U559/Z (AO7SVTX8)                 0.05       1.47 f
  re_map/U1637/Z (AO6SVTX8)                0.05       1.52 r
  re_map/U1338/Z (ND2SVTX6)                0.05       1.57 f
  re_map/U893/Z (AO7SVTX6)                 0.04       1.61 r
  re_map/U478/Z (IVSVTX4)                  0.03       1.64 f
  re_map/U1049/Z (AO20SVTX8)               0.04       1.68 r
  re_map/U1343/Z (ND3SVTX8)                0.05       1.73 f
  re_map/U1342/Z (ND2ASVTX8)               0.04       1.77 r
  re_map/U1178/Z (IVSVTX8)                 0.03       1.79 f
  re_map/U1274/Z (ND2ASVTX8)               0.02       1.82 r
  re_map/U1565/Z (AO3SVTX6)                0.05       1.87 f
  re_map/U1566/Z (ND3SVTX8)                0.07       1.94 r
  re_map/U27/Z (ND2ASVTX6)                 0.05       1.99 f
  re_map/U1601/Z (IVSVTX6)                 0.03       2.02 r
  re_map/U1603/Z (ND3SVTX4)                0.05       2.07 f
  re_map/U473/Z (ND3SVTX8)                 0.06       2.13 r
  re_map/m2[20] (remap)                    0.00       2.13 r
  rslt_o[20] (out)                         0.00       2.14 r
  data arrival time                                   2.14

  max_delay                                2.00       2.00
  clock uncertainty                       -0.25       1.75
  output external delay                   -0.50       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.89


  Startpoint: num_i[24] (input port clocked by VCLK)
  Endpoint: rslt_o[19] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_18Kto24K         CORE90GPSVT
  remap              area_12Kto18K         CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 f
  num_i[24] (in)                           0.02       0.52 f
  U486/Z (NR2SVTX8)                        0.06       0.58 r
  U485/Z (ND2SVTX8)                        0.05       0.63 f
  U488/Z (IVSVTX12)                        0.04       0.67 r
  U348/Z (ND3SVTX8)                        0.05       0.72 f
  U347/Z (AO3SVTX8)                        0.08       0.79 r
  U570/Z (NR2SVTX4)                        0.08       0.87 f
  U569/Z (IVSVTX8)                         0.05       0.92 r
  U722/Z (IVSVTX12)                        0.03       0.95 f
  U665/Z (ND2ASVTX8)                       0.04       0.99 r
  U358/Z (IVSVTX12)                        0.03       1.02 f
  U374/Z (AO2SVTX6)                        0.05       1.07 r
  U515/Z (ND2SVTX6)                        0.04       1.11 f
  U497/Z (ND2SVTX4)                        0.03       1.15 r
  U688/Z (ND2SVTX6)                        0.03       1.18 f
  re_map/m1[19] (remap)                    0.00       1.18 f
  re_map/U536/Z (IVSVTX8)                  0.03       1.21 r
  re_map/U311/Z (IVSVTX8)                  0.04       1.25 f
  re_map/U1596/Z (ND2ASVTX8)               0.08       1.33 f
  re_map/U1768/Z (ND2SVTX4)                0.05       1.38 r
  re_map/U926/Z (NR2SVTX4)                 0.07       1.45 f
  re_map/U200/Z (IVSVTX0H)                 0.08       1.53 r
  re_map/U579/Z (ND2ASVTX4)                0.10       1.63 r
  re_map/U1039/Z (NR2SVTX4)                0.03       1.67 f
  re_map/U1038/Z (ND2ASVTX8)               0.08       1.75 f
  re_map/U1037/Z (AO4SVTX6)                0.06       1.81 r
  re_map/U1400/Z (NR2SVTX4)                0.07       1.87 f
  re_map/U422/Z (AO7ASVTX8)                0.06       1.93 r
  re_map/U28/Z (ND2ASVTX6)                 0.04       1.97 f
  re_map/U613/Z (IVSVTX6)                  0.03       2.01 r
  re_map/U683/Z (NR2SVTX6)                 0.04       2.04 f
  re_map/U1294/Z (ENSVTX8)                 0.09       2.13 f
  re_map/m2[19] (remap)                    0.00       2.13 f
  rslt_o[19] (out)                         0.00       2.13 f
  data arrival time                                   2.13

  max_delay                                2.00       2.00
  clock uncertainty                       -0.25       1.75
  output external delay                   -0.50       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -2.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.88


  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[10] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_18Kto24K         CORE90GPSVT
  remap              area_12Kto18K         CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  num_i[28] (in)                           0.04       0.54 r
  U628/Z (NR2SVTX6)                        0.06       0.60 f
  U626/Z (ND2SVTX8)                        0.04       0.64 r
  U381/Z (IVSVTX10)                        0.03       0.67 f
  U680/Z (AO6CSVTX6)                       0.05       0.72 r
  U347/Z (AO3SVTX8)                        0.09       0.81 f
  U570/Z (NR2SVTX4)                        0.07       0.88 r
  U569/Z (IVSVTX8)                         0.05       0.92 f
  U722/Z (IVSVTX12)                        0.03       0.96 r
  U712/Z (MUX21NSVTX8)                     0.08       1.04 f
  U720/Z (MUX21NSVTX8)                     0.09       1.12 r
  re_map/m1[5] (remap)                     0.00       1.12 r
  re_map/U1788/Z (IVSVTX8)                 0.05       1.17 f
  re_map/U1043/Z (CTIVSVTX12)              0.02       1.20 r
  re_map/U1871/Z (FAS1SVTX4)               0.18       1.37 f
  re_map/U1114/Z (ND2SVTX4)                0.04       1.42 r
  re_map/U559/Z (AO7SVTX8)                 0.05       1.47 f
  re_map/U1637/Z (AO6SVTX8)                0.05       1.52 r
  re_map/U1338/Z (ND2SVTX6)                0.05       1.57 f
  re_map/U1041/Z (NR2SVTX8)                0.04       1.61 r
  re_map/U1527/Z (IVSVTX4)                 0.05       1.66 f
  re_map/U2003/Z (AO6SVTX2)                0.06       1.73 r
  re_map/U2004/Z (F_ENSVTX2)               0.10       1.83 r
  re_map/U704/Z (B_ND2SVTX2)               0.04       1.87 f
  re_map/U621/Z (AO3SVTX2)                 0.07       1.94 r
  re_map/U689/Z (AO6SVTX2)                 0.08       2.02 f
  re_map/U2006/Z (AO7SVTX6)                0.08       2.10 r
  re_map/m2[10] (remap)                    0.00       2.10 r
  rslt_o[10] (out)                         0.00       2.10 r
  data arrival time                                   2.10

  max_delay                                2.00       2.00
  clock uncertainty                       -0.25       1.75
  output external delay                   -0.50       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.85


  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[17] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_18Kto24K         CORE90GPSVT
  remap              area_12Kto18K         CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  num_i[28] (in)                           0.04       0.54 r
  U628/Z (NR2SVTX6)                        0.06       0.60 f
  U626/Z (ND2SVTX8)                        0.04       0.64 r
  U381/Z (IVSVTX10)                        0.03       0.67 f
  U380/Z (ND4SVTX8)                        0.05       0.72 r
  U469/Z (AO7SVTX6)                        0.06       0.78 f
  U382/Z (IVSVTX6)                         0.03       0.80 r
  U595/Z (ND3SVTX8)                        0.06       0.86 f
  U458/Z (IVSVTX10)                        0.05       0.92 r
  U501/Z (IVSVTX10)                        0.03       0.94 f
  U654/Z (ND2SVTX4)                        0.04       0.99 r
  U452/Z (IVSVTX4)                         0.04       1.03 f
  U725/Z (ND2SVTX4)                        0.03       1.05 r
  U558/Z (AO7SVTX4)                        0.05       1.10 f
  U528/Z (ND2ASVTX8)                       0.10       1.20 f
  re_map/m1[18] (remap)                    0.00       1.20 f
  re_map/U1167/Z (IVSVTX6)                 0.04       1.23 r
  re_map/U808/Z (IVSVTX10)                 0.03       1.27 f
  re_map/U676/Z (IVSVTX6)                  0.03       1.29 r
  re_map/U1417/Z (ND2SVTX4)                0.03       1.33 f
  re_map/U1407/Z (NR3ABSVTX8)              0.03       1.36 r
  re_map/U1254/Z (ND4ABSVTX8)              0.06       1.42 f
  re_map/U1253/Z (ND2ASVTX8)               0.05       1.47 r
  re_map/U1489/Z (ND4ABCSVTX8)             0.04       1.51 f
  re_map/U493/Z (IVSVTX8)                  0.02       1.53 r
  re_map/U1623/Z (AO7ABSVTX8)              0.04       1.57 f
  re_map/U1832/Z (ND2SVTX8)                0.05       1.62 r
  re_map/U463/Z (IVSVTX8)                  0.03       1.65 f
  re_map/U155/Z (IVSVTX6)                  0.03       1.68 r
  re_map/U139/Z (IVSVTX6)                  0.03       1.71 f
  re_map/U1119/Z (NR2SVTX4)                0.04       1.75 r
  re_map/U1118/Z (NR4SVTX8)                0.06       1.81 f
  re_map/U1567/Z (ND2SVTX6)                0.05       1.86 r
  re_map/U687/Z (BFSVTX4)                  0.07       1.93 r
  re_map/U685/Z (B_ND2SVTX2)               0.05       1.97 f
  re_map/U1984/Z (EOSVTX8)                 0.13       2.10 f
  re_map/m2[17] (remap)                    0.00       2.10 f
  rslt_o[17] (out)                         0.00       2.10 f
  data arrival time                                   2.10

  max_delay                                2.00       2.00
  clock uncertainty                       -0.25       1.75
  output external delay                   -0.50       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.85


  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[16] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_18Kto24K         CORE90GPSVT
  remap              area_12Kto18K         CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  num_i[28] (in)                           0.04       0.54 r
  U628/Z (NR2SVTX6)                        0.06       0.60 f
  U626/Z (ND2SVTX8)                        0.04       0.64 r
  U381/Z (IVSVTX10)                        0.03       0.67 f
  U680/Z (AO6CSVTX6)                       0.05       0.72 r
  U347/Z (AO3SVTX8)                        0.09       0.81 f
  U570/Z (NR2SVTX4)                        0.07       0.88 r
  U569/Z (IVSVTX8)                         0.05       0.92 f
  U722/Z (IVSVTX12)                        0.03       0.96 r
  U712/Z (MUX21NSVTX8)                     0.08       1.04 f
  U705/Z (MUX21NSVTX8)                     0.08       1.12 r
  re_map/m1[4] (remap)                     0.00       1.12 r
  re_map/U562/Z (IVSVTX12)                 0.04       1.16 f
  re_map/U430/Z (IVSVTX8)                  0.03       1.19 r
  re_map/U1545/Z (EN3SVTX8)                0.16       1.36 f
  re_map/U777/Z (ND2SVTX6)                 0.04       1.40 r
  re_map/U1546/Z (ND2SVTX4)                0.04       1.43 f
  re_map/U1594/Z (ND2SVTX4)                0.04       1.47 r
  re_map/U1532/Z (ND3SVTX8)                0.05       1.52 f
  re_map/U222/Z (IVSVTX6)                  0.04       1.56 r
  re_map/U893/Z (AO7SVTX6)                 0.04       1.60 f
  re_map/U478/Z (IVSVTX4)                  0.03       1.63 r
  re_map/U1049/Z (AO20SVTX8)               0.04       1.67 f
  re_map/U1343/Z (ND3SVTX8)                0.05       1.72 r
  re_map/U1342/Z (ND2ASVTX8)               0.04       1.76 f
  re_map/U475/Z (BFSVTX4)                  0.08       1.84 f
  re_map/U423/Z (ND2SVTX4)                 0.05       1.89 r
  re_map/U2080/Z (IVSVTX2)                 0.04       1.92 f
  re_map/U2081/Z (NR2SVTX2)                0.06       1.98 r
  re_map/U2082/Z (ENSVTX4)                 0.12       2.10 f
  re_map/m2[16] (remap)                    0.00       2.10 f
  rslt_o[16] (out)                         0.00       2.10 f
  data arrival time                                   2.10

  max_delay                                2.00       2.00
  clock uncertainty                       -0.25       1.75
  output external delay                   -0.50       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.85


  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[15] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_18Kto24K         CORE90GPSVT
  remap              area_12Kto18K         CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  num_i[28] (in)                           0.04       0.54 r
  U628/Z (NR2SVTX6)                        0.06       0.60 f
  U626/Z (ND2SVTX8)                        0.04       0.64 r
  U381/Z (IVSVTX10)                        0.03       0.67 f
  U680/Z (AO6CSVTX6)                       0.05       0.72 r
  U347/Z (AO3SVTX8)                        0.09       0.81 f
  U660/Z (NR2SVTX8)                        0.08       0.89 r
  U579/Z (IVSVTX10)                        0.05       0.94 f
  U639/Z (NR2SVTX8)                        0.03       0.97 r
  U638/Z (ND2SVTX6)                        0.03       1.01 f
  U327/Z (IVSVTX6)                         0.03       1.03 r
  U355/Z (NR3SVTX8)                        0.04       1.07 f
  U686/Z (AO17SVTX8)                       0.06       1.13 r
  re_map/m1[15] (remap)                    0.00       1.13 r
  re_map/U994/Z (IVSVTX10)                 0.04       1.17 f
  re_map/U1572/Z (ND2ASVTX8)               0.08       1.25 f
  re_map/U802/Z (ND2SVTX6)                 0.03       1.28 r
  re_map/U973/Z (IVSVTX6)                  0.03       1.31 f
  re_map/U1476/Z (AO17SVTX8)               0.05       1.36 r
  re_map/U1439/Z (ND2SVTX8)                0.05       1.41 f
  re_map/U244/Z (ND2ASVTX4)                0.04       1.45 r
  re_map/U234/Z (ND2ASVTX4)                0.04       1.48 f
  re_map/U491/Z (AO6SVTX8)                 0.06       1.54 r
  re_map/U1282/Z (ENSVTX6)                 0.09       1.63 f
  re_map/U55/Z (IVSVTX0H)                  0.08       1.71 r
  re_map/U1806/Z (OR2SVTX4)                0.10       1.81 r
  re_map/U1270/Z (AN4SVTX4)                0.10       1.92 r
  re_map/U1740/Z (AO7NSVTX6)               0.09       2.00 r
  re_map/U1106/Z (ENSVTX8)                 0.09       2.09 f
  re_map/m2[15] (remap)                    0.00       2.09 f
  rslt_o[15] (out)                         0.00       2.09 f
  data arrival time                                   2.09

  max_delay                                2.00       2.00
  clock uncertainty                       -0.25       1.75
  output external delay                   -0.50       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.84


  Startpoint: num_i[29] (input port clocked by VCLK)
  Endpoint: rslt_o[12] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_18Kto24K         CORE90GPSVT
  remap              area_12Kto18K         CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  num_i[29] (in)                           0.04       0.54 r
  U629/Z (ND3ABSVTX6)                      0.10       0.64 r
  U574/Z (OR2SVTX8)                        0.09       0.73 r
  U547/Z (IVSVTX12)                        0.04       0.77 f
  U582/Z (ND3SVTX6)                        0.05       0.83 r
  U584/Z (AO7SVTX8)                        0.07       0.89 f
  U566/Z (ND3SVTX8)                        0.08       0.97 r
  U535/Z (IVSVTX4)                         0.03       1.00 f
  U319/Z (NR3SVTX6)                        0.06       1.07 r
  U587/Z (AO2SVTX8)                        0.08       1.15 f
  re_map/m1[14] (remap)                    0.00       1.15 f
  re_map/U1201/Z (IVSVTX8)                 0.04       1.19 r
  re_map/U1310/Z (IVSVTX12)                0.04       1.23 f
  re_map/U381/Z (IVSVTX10)                 0.04       1.27 r
  re_map/U471/Z (ND2ASVTX8)                0.03       1.30 f
  re_map/U470/Z (ND2SVTX4)                 0.03       1.33 r
  re_map/U469/Z (ND2SVTX4)                 0.04       1.37 f
  re_map/U999/Z (AO6ASVTX8)                0.06       1.43 r
  re_map/U1932/Z (AO7SVTX1)                0.10       1.53 f
  re_map/U419/Z (AO8SVTX2)                 0.11       1.63 r
  re_map/U42/Z (EOSVTX0H)                  0.19       1.82 r
  re_map/U848/Z (AO3ABSVTX4)               0.11       1.93 r
  re_map/U836/Z (AO6SVTX2)                 0.07       2.00 f
  re_map/U1937/Z (AO7ABSVTX4)              0.07       2.07 r
  re_map/m2[12] (remap)                    0.00       2.07 r
  rslt_o[12] (out)                         0.00       2.07 r
  data arrival time                                   2.07

  max_delay                                2.00       2.00
  clock uncertainty                       -0.25       1.75
  output external delay                   -0.50       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -2.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.82


  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[14] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_18Kto24K         CORE90GPSVT
  remap              area_12Kto18K         CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  num_i[28] (in)                           0.04       0.54 r
  U644/Z (NR2SVTX6)                        0.06       0.60 f
  U643/Z (ND2SVTX8)                        0.04       0.64 r
  U296/Z (CTBUFSVTX4)                      0.07       0.71 r
  U294/Z (NR2SVTX6)                        0.03       0.74 f
  U674/Z (ND2SVTX6)                        0.03       0.77 r
  U600/Z (ND3SVTX8)                        0.05       0.82 f
  U457/Z (IVSVTX4)                         0.04       0.86 r
  U583/Z (ND2SVTX8)                        0.05       0.90 f
  U505/Z (IVSVTX8)                         0.04       0.94 r
  U670/Z (ND2SVTX4)                        0.03       0.97 f
  U220/Z (ND2SVTX4)                        0.05       1.02 r
  U207/Z (ND3SVTX4)                        0.07       1.09 f
  U321/Z (AO6SVTX8)                        0.06       1.15 r
  U710/Z (IVSVTX12)                        0.05       1.21 f
  re_map/m1[16] (remap)                    0.00       1.21 f
  re_map/U329/Z (AO7SVTX4)                 0.05       1.26 r
  re_map/U1289/Z (ND2SVTX4)                0.05       1.31 f
  re_map/U477/Z (ND2ASVTX8)                0.09       1.39 f
  re_map/U1412/Z (NR2ASVTX8)               0.09       1.48 f
  re_map/U1213/Z (BFSVTX1)                 0.13       1.61 f
  re_map/U421/Z (IVSVTX2)                  0.05       1.66 r
  re_map/U406/Z (AO7SVTX4)                 0.04       1.70 f
  re_map/U1785/Z (AO8SVTX2)                0.09       1.79 r
  re_map/U1784/Z (F_ENSVTX2)               0.12       1.91 f
  re_map/U1263/Z (AO3SVTX4)                0.05       1.96 r
  re_map/U1980/Z (ND2ASVTX8)               0.09       2.06 r
  re_map/m2[14] (remap)                    0.00       2.06 r
  rslt_o[14] (out)                         0.00       2.06 r
  data arrival time                                   2.06

  max_delay                                2.00       2.00
  clock uncertainty                       -0.25       1.75
  output external delay                   -0.50       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -2.06
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.81


1
 
****************************************
Report : cell
Design : remap_top
Version: J-2014.09-SP2
Date   : Thu Apr 28 15:35:46 2022
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U200                      BFSVTX0H        CORE90GPSVT     3.292800  
U201                      IVSVTX10        CORE90GPSVT     8.780800  
U202                      IVSVTX2         CORE90GPSVT     3.292800  
U203                      IVSVTX2         CORE90GPSVT     3.292800  
U204                      IVSVTX8         CORE90GPSVT     7.683200  
U205                      AO7CSVTX6       CORE90GPSVT     16.464001 
U206                      ND3SVTX4        CORE90GPSVT     8.780800  
U207                      ND3SVTX4        CORE90GPSVT     8.780800  
U208                      NR3SVTX6        CORE90GPSVT     12.073600 
U209                      IVSVTX2         CORE90GPSVT     3.292800  
U210                      IVSVTX2         CORE90GPSVT     3.292800  
U211                      IVSVTX8         CORE90GPSVT     7.683200  
U212                      IVSVTX6         CORE90GPSVT     6.585600  
U213                      ND3SVTX6        CORE90GPSVT     12.073600 
U214                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U215                      AO2SVTX4        CORE90GPSVT     14.268800 
U216                      ND2ASVTX6       CORE90GPSVT     12.073600 
U217                      IVSVTX2         CORE90GPSVT     3.292800  
U218                      IVSVTX8         CORE90GPSVT     7.683200  
U219                      ND2ASVTX4       CORE90GPSVT     8.780800  
U220                      ND2SVTX4        CORE90GPSVT     6.585600  
U221                      ND2SVTX2        CORE90GPSVT     4.390400  
U222                      BFSVTX2         CORE90GPSVT     4.390400  
U223                      CTBUFSVTX4      CORX90GPSVT     6.585600  
U224                      AO7SVTX2        CORE90GPSVT     6.585600  
U225                      CTIVSVTX2       CORX90GPSVT     3.292800  
U226                      IVSVTX6         CORE90GPSVT     6.585600  
U227                      IVSVTX4         CORE90GPSVT     4.390400  
U228                      AN2SVTX6        CORE90GPSVT     10.976000 
U229                      IVSVTX2         CORE90GPSVT     3.292800  
U230                      AO2SVTX6        CORE90GPSVT     19.756800 
U231                      AO2SVTX4        CORE90GPSVT     14.268800 
U232                      AO7SVTX2        CORE90GPSVT     6.585600  
U233                      NR2SVTX4        CORE90GPSVT     6.585600  
U234                      IVSVTX6         CORE90GPSVT     6.585600  
U235                      CTIVSVTX6       CORX90GPSVT     6.585600  
U236                      IVSVTX2         CORE90GPSVT     3.292800  
U237                      AO7SVTX1        CORE90GPSVT     4.390400  
U238                      NR2ASVTX2       CORE90GPSVT     5.488000  
U239                      NR2SVTX6        CORE90GPSVT     8.780800  
U240                      IVSVTX2         CORE90GPSVT     3.292800  
U241                      ND3SVTX4        CORE90GPSVT     8.780800  
U242                      AO20SVTX4       CORE90GPSVT     12.073600 
U243                      IVSVTX6         CORE90GPSVT     6.585600  
U244                      IVSVTX8         CORE90GPSVT     7.683200  
U245                      IVSVTX2         CORE90GPSVT     3.292800  
U246                      CTIVSVTX4       CORX90GPSVT     4.390400  
U247                      IVSVTX10        CORE90GPSVT     8.780800  
U248                      NR2ASVTX4       CORE90GPSVT     8.780800  
U249                      AO7SVTX4        CORE90GPSVT     10.976000 
U250                      IVSVTX0H        CORE90GPSVT     2.195200  
U251                      AO7SVTX4        CORE90GPSVT     10.976000 
U252                      AO7SVTX2        CORE90GPSVT     6.585600  
U253                      AO2ABSVTX6      CORX90GPSVT     19.756800 
U254                      IVSVTX0H        CORE90GPSVT     2.195200  
U255                      IVSVTX6         CORE90GPSVT     6.585600  
U256                      BFSVTX6         CORE90GPSVT     7.683200  
U257                      IVSVTX0H        CORE90GPSVT     2.195200  
U258                      CTIVSVTX8       CORX90GPSVT     7.683200  
U259                      NR2ASVTX4       CORE90GPSVT     8.780800  
U260                      OR2SVTX2        CORE90GPSVT     5.488000  
U261                      IVSVTX2         CORE90GPSVT     3.292800  
U262                      BFSVTX2         CORE90GPSVT     4.390400  
U263                      NR2ASVTX1       CORE90GPSVT     4.390400  
U264                      AO7SVTX2        CORE90GPSVT     6.585600  
U265                      IVSVTX0H        CORE90GPSVT     2.195200  
U266                      F_AN2SVTX2      CORX90GPSVT     5.488000  
U267                      IVSVTX4         CORE90GPSVT     4.390400  
U268                      IVSVTX2         CORE90GPSVT     3.292800  
U269                      BFSVTX8         CORE90GPSVT     9.878400  
U270                      NR2ASVTX4       CORE90GPSVT     8.780800  
U271                      AO2SVTX4        CORE90GPSVT     14.268800 
U272                      BFSVTX10        CORE90GPSVT     12.073600 
U273                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U274                      NR2SVTX4        CORE90GPSVT     6.585600  
U275                      F_ND2SVTX1      CORX90GPSVT     4.390400  
U276                      NR2ASVTX4       CORE90GPSVT     8.780800  
U277                      AN2SVTX1        CORE90GPSVT     5.488000  
U278                      NR2ASVTX2       CORE90GPSVT     5.488000  
U279                      BFSVTX2         CORE90GPSVT     4.390400  
U280                      IVSVTX6         CORE90GPSVT     6.585600  
U281                      NR3ABSVTX6      CORE90GPSVT     14.268800 
U282                      BFSVTX2         CORE90GPSVT     4.390400  
U283                      NR2SVTX4        CORE90GPSVT     6.585600  
U284                      ND3SVTX4        CORE90GPSVT     8.780800  
U285                      IVSVTX2         CORE90GPSVT     3.292800  
U286                      F_ND2SVTX1      CORX90GPSVT     4.390400  
U287                      AO7SVTX6        CORE90GPSVT     15.366400 
U288                      IVSVTX2         CORE90GPSVT     3.292800  
U289                      IVSVTX6         CORE90GPSVT     6.585600  
U290                      IVSVTX2         CORE90GPSVT     3.292800  
U291                      IVSVTX1         CORE90GPSVT     3.292800  
U292                      IVSVTX4         CORE90GPSVT     4.390400  
U293                      NR2SVTX2        CORE90GPSVT     4.390400  
U294                      NR2SVTX6        CORE90GPSVT     8.780800  
U295                      BFSVTX2         CORE90GPSVT     4.390400  
U296                      CTBUFSVTX4      CORX90GPSVT     6.585600  
U297                      IVSVTX4         CORE90GPSVT     4.390400  
U298                      IVSVTX2         CORE90GPSVT     3.292800  
U299                      IVSVTX2         CORE90GPSVT     3.292800  
U300                      ND2SVTX2        CORE90GPSVT     4.390400  
U301                      NR2SVTX2        CORE90GPSVT     4.390400  
U302                      ND3SVTX4        CORE90GPSVT     8.780800  
U303                      NR2SVTX2        CORE90GPSVT     4.390400  
U304                      IVSVTX4         CORE90GPSVT     4.390400  
U305                      BFSVTX4         CORE90GPSVT     6.585600  
U306                      ND3SVTX4        CORE90GPSVT     8.780800  
U307                      ND2SVTX6        CORE90GPSVT     8.780800  
U308                      NR2SVTX4        CORE90GPSVT     6.585600  
U309                      BFSVTX4         CORE90GPSVT     6.585600  
U310                      IVSVTX4         CORE90GPSVT     4.390400  
U311                      NR2SVTX2        CORE90GPSVT     4.390400  
U312                      IVSVTX4         CORE90GPSVT     4.390400  
U313                      CTIVSVTX4       CORX90GPSVT     4.390400  
U314                      NR2SVTX4        CORE90GPSVT     6.585600  
U315                      BFSVTX6         CORE90GPSVT     7.683200  
U316                      ND4SVTX6        CORE90GPSVT     15.366400 
U317                      ND2SVTX4        CORE90GPSVT     6.585600  
U318                      AO7ABSVTX4      CORE90GPSVT     10.976000 
U319                      NR3SVTX6        CORE90GPSVT     12.073600 
U320                      IVSVTX4         CORE90GPSVT     4.390400  
U321                      AO6SVTX8        CORE90GPSVT     19.756800 
U322                      AO6SVTX6        CORE90GPSVT     15.366400 
U323                      ND2SVTX2        CORE90GPSVT     4.390400  
U324                      ND2SVTX4        CORE90GPSVT     6.585600  
U325                      ND3SVTX8        CORE90GPSVT     15.366400 
U326                      AO7CSVTX8       CORE90GPSVT     20.854401 
U327                      IVSVTX6         CORE90GPSVT     6.585600  
U328                      AO4SVTX6        CORE90GPSVT     19.756800 
U329                      ND2SVTX4        CORE90GPSVT     6.585600  
U330                      MUX21NSVTX8     CORE90GPSVT     29.635201 
U331                      ND2SVTX4        CORE90GPSVT     6.585600  
U332                      ND2SVTX8        CORE90GPSVT     12.073600 
U333                      ND2ASVTX8       CORE90GPSVT     13.171200 
U334                      IVSVTX12        CORE90GPSVT     10.976000 
U335                      AO4SVTX6        CORE90GPSVT     19.756800 
U336                      ND2SVTX6        CORE90GPSVT     8.780800  
U337                      IVSVTX8         CORE90GPSVT     7.683200  
U338                      ND2ASVTX8       CORE90GPSVT     13.171200 
U339                      NR3SVTX8        CORE90GPSVT     15.366400 
U340                      IVSVTX4         CORE90GPSVT     4.390400  
U341                      AO7ASVTX8       CORE90GPSVT     20.854401 
U342                      IVSVTX4         CORE90GPSVT     4.390400  
U343                      ND2SVTX4        CORE90GPSVT     6.585600  
U344                      OR3SVTX4        CORE90GPSVT     8.780800  
U345                      BFSVTX12        CORE90GPSVT     14.268800 
U346                      ND2ASVTX8       CORE90GPSVT     13.171200 
U347                      AO3SVTX8        CORE90GPSVT     24.147200 
U348                      ND3SVTX8        CORE90GPSVT     15.366400 
U349                      IVSVTX12        CORE90GPSVT     10.976000 
U350                      NR2SVTX6        CORE90GPSVT     8.780800  
U351                      ND2SVTX6        CORE90GPSVT     8.780800  
U352                      ND2SVTX4        CORE90GPSVT     6.585600  
U353                      ND2SVTX4        CORE90GPSVT     6.585600  
U354                      ND3SVTX6        CORE90GPSVT     12.073600 
U355                      NR3SVTX8        CORE90GPSVT     15.366400 
U356                      IVSVTX4         CORE90GPSVT     4.390400  
U357                      AO7ABSVTX6      CORE90GPSVT     16.464001 
U358                      IVSVTX12        CORE90GPSVT     10.976000 
U359                      ND2SVTX4        CORE90GPSVT     6.585600  
U360                      IVSVTX6         CORE90GPSVT     6.585600  
U361                      AO4SVTX8        CORE90GPSVT     25.244801 
U362                      ND2SVTX4        CORE90GPSVT     6.585600  
U363                      F_ND2SVTX0H     CORX90GPSVT     4.390400  
U364                      ND2SVTX4        CORE90GPSVT     6.585600  
U365                      ND2SVTX2        CORE90GPSVT     4.390400  
U366                      IVSVTX2         CORE90GPSVT     3.292800  
U367                      IVSVTX6         CORE90GPSVT     6.585600  
U368                      OR2SVTX4        CORE90GPSVT     7.683200  
U369                      AO7ABSVTX4      CORE90GPSVT     10.976000 
U370                      AN2SVTX4        CORE90GPSVT     7.683200  
U371                      MUX21NSVTX8     CORE90GPSVT     29.635201 
U372                      MUX21SVTX8      CORE90GPSVT     21.952000 
U373                      IVSVTX6         CORE90GPSVT     6.585600  
U374                      AO2SVTX6        CORE90GPSVT     19.756800 
U375                      CTBUFSVTX8      CORX90GPSVT     10.976000 
U376                      AO2SVTX4        CORE90GPSVT     14.268800 
U377                      IVSVTX12        CORE90GPSVT     10.976000 
U378                      IVSVTX12        CORE90GPSVT     10.976000 
U379                      IVSVTX8         CORE90GPSVT     7.683200  
U380                      ND4SVTX8        CORE90GPSVT     19.756800 
U381                      IVSVTX10        CORE90GPSVT     8.780800  
U382                      IVSVTX6         CORE90GPSVT     6.585600  
U383                      IVSVTX8         CORE90GPSVT     7.683200  
U384                      NR3SVTX4        CORE90GPSVT     8.780800  
U385                      ND3SVTX4        CORE90GPSVT     8.780800  
U386                      ND2SVTX6        CORE90GPSVT     8.780800  
U387                      AO7ABSVTX4      CORE90GPSVT     10.976000 
U388                      IVSVTX8         CORE90GPSVT     7.683200  
U389                      AO7SVTX2        CORE90GPSVT     6.585600  
U390                      IVSVTX6         CORE90GPSVT     6.585600  
U391                      ND2SVTX4        CORE90GPSVT     6.585600  
U392                      ND2SVTX4        CORE90GPSVT     6.585600  
U393                      IVSVTX8         CORE90GPSVT     7.683200  
U394                      ND2ASVTX4       CORE90GPSVT     8.780800  
U395                      NR3ABSVTX4      CORE90GPSVT     9.878400  
U396                      CTIVSVTX4       CORX90GPSVT     4.390400  
U397                      IVSVTX2         CORE90GPSVT     3.292800  
U398                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U399                      IVSVTX2         CORE90GPSVT     3.292800  
U400                      CTIVSVTX2       CORX90GPSVT     3.292800  
U401                      IVSVTX4         CORE90GPSVT     4.390400  
U402                      IVSVTX4         CORE90GPSVT     4.390400  
U403                      NR2ASVTX6       CORE90GPSVT     10.976000 
U404                      ND2SVTX6        CORE90GPSVT     8.780800  
U405                      ND2SVTX6        CORE90GPSVT     8.780800  
U406                      NR2SVTX4        CORE90GPSVT     6.585600  
U407                      ND2ASVTX4       CORE90GPSVT     8.780800  
U408                      IVSVTX2         CORE90GPSVT     3.292800  
U409                      IVSVTX8         CORE90GPSVT     7.683200  
U410                      ND2SVTX4        CORE90GPSVT     6.585600  
U411                      ND2SVTX6        CORE90GPSVT     8.780800  
U412                      ND2SVTX6        CORE90GPSVT     8.780800  
U413                      ND2SVTX6        CORE90GPSVT     8.780800  
U414                      ND3SVTX4        CORE90GPSVT     8.780800  
U415                      CTIVSVTX2       CORX90GPSVT     3.292800  
U416                      ND2SVTX6        CORE90GPSVT     8.780800  
U417                      IVSVTX2         CORE90GPSVT     3.292800  
U418                      ND2SVTX6        CORE90GPSVT     8.780800  
U419                      ND2SVTX6        CORE90GPSVT     8.780800  
U420                      ND3ABSVTX8      CORE90GPSVT     16.464001 
U421                      NR2ASVTX4       CORE90GPSVT     8.780800  
U422                      NR2ASVTX4       CORE90GPSVT     8.780800  
U423                      F_IVSVTX1       CORX90GPSVT     3.292800  
U424                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U425                      ND2ASVTX4       CORE90GPSVT     8.780800  
U426                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U427                      ND2SVTX4        CORE90GPSVT     6.585600  
U428                      IVSVTX2         CORE90GPSVT     3.292800  
U429                      AO6SVTX4        CORE90GPSVT     10.976000 
U430                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U431                      NR3ABSVTX6      CORE90GPSVT     14.268800 
U432                      IVSVTX6         CORE90GPSVT     6.585600  
U433                      ND3SVTX4        CORE90GPSVT     8.780800  
U434                      CTIVSVTX2       CORX90GPSVT     3.292800  
U435                      NR2SVTX6        CORE90GPSVT     8.780800  
U436                      NR2SVTX4        CORE90GPSVT     6.585600  
U437                      IVSVTX4         CORE90GPSVT     4.390400  
U438                      IVSVTX4         CORE90GPSVT     4.390400  
U439                      IVSVTX4         CORE90GPSVT     4.390400  
U440                      BFSVTX4         CORE90GPSVT     6.585600  
U441                      IVSVTX8         CORE90GPSVT     7.683200  
U442                      IVSVTX4         CORE90GPSVT     4.390400  
U443                      IVSVTX6         CORE90GPSVT     6.585600  
U444                      NR2SVTX4        CORE90GPSVT     6.585600  
U445                      IVSVTX6         CORE90GPSVT     6.585600  
U446                      ND2SVTX6        CORE90GPSVT     8.780800  
U447                      NR2SVTX6        CORE90GPSVT     8.780800  
U448                      IVSVTX4         CORE90GPSVT     4.390400  
U449                      IVSVTX4         CORE90GPSVT     4.390400  
U450                      AO6SVTX2        CORE90GPSVT     6.585600  
U451                      IVSVTX4         CORE90GPSVT     4.390400  
U452                      IVSVTX4         CORE90GPSVT     4.390400  
U453                      NR2SVTX2        CORE90GPSVT     4.390400  
U454                      IVSVTX4         CORE90GPSVT     4.390400  
U455                      IVSVTX8         CORE90GPSVT     7.683200  
U456                      ND3SVTX4        CORE90GPSVT     8.780800  
U457                      IVSVTX4         CORE90GPSVT     4.390400  
U458                      IVSVTX10        CORE90GPSVT     8.780800  
U459                      AO7SVTX4        CORE90GPSVT     10.976000 
U460                      IVSVTX2         CORE90GPSVT     3.292800  
U461                      IVSVTX2         CORE90GPSVT     3.292800  
U462                      AO6SVTX4        CORE90GPSVT     10.976000 
U463                      IVSVTX4         CORE90GPSVT     4.390400  
U464                      ND2SVTX4        CORE90GPSVT     6.585600  
U465                      IVSVTX2         CORE90GPSVT     3.292800  
U466                      IVSVTX2         CORE90GPSVT     3.292800  
U467                      IVSVTX6         CORE90GPSVT     6.585600  
U468                      NR4ABCSVTX6     CORE90GPSVT     15.366400 
U469                      AO7SVTX6        CORE90GPSVT     15.366400 
U470                      ND4ASVTX4       CORE90GPSVT     12.073600 
U471                      ND4ABSVTX4      CORE90GPSVT     12.073600 
U472                      NR2SVTX4        CORE90GPSVT     6.585600  
U473                      ND2SVTX4        CORE90GPSVT     6.585600  
U474                      IVSVTX8         CORE90GPSVT     7.683200  
U475                      ND2SVTX6        CORE90GPSVT     8.780800  
U476                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U477                      BFSVTX2         CORE90GPSVT     4.390400  
U478                      BFSVTX2         CORE90GPSVT     4.390400  
U479                      BFSVTX2         CORE90GPSVT     4.390400  
U480                      NR2SVTX4        CORE90GPSVT     6.585600  
U481                      NR2SVTX4        CORE90GPSVT     6.585600  
U482                      IVSVTX6         CORE90GPSVT     6.585600  
U483                      IVSVTX4         CORE90GPSVT     4.390400  
U484                      IVSVTX4         CORE90GPSVT     4.390400  
U485                      ND2SVTX8        CORE90GPSVT     12.073600 
U486                      NR2SVTX8        CORE90GPSVT     12.073600 
U487                      NR2SVTX8        CORE90GPSVT     12.073600 
U488                      IVSVTX12        CORE90GPSVT     10.976000 
U489                      IVSVTX4         CORE90GPSVT     4.390400  
U490                      ND4SVTX4        CORE90GPSVT     10.976000 
U491                      ND4ABSVTX8      CORE90GPSVT     20.854401 
U492                      CTIVSVTX4       CORX90GPSVT     4.390400  
U493                      AO7ABSVTX8      CORE90GPSVT     17.561600 
U494                      IVSVTX10        CORE90GPSVT     8.780800  
U495                      IVSVTX4         CORE90GPSVT     4.390400  
U496                      ND3SVTX6        CORE90GPSVT     12.073600 
U497                      ND2SVTX4        CORE90GPSVT     6.585600  
U498                      IVSVTX4         CORE90GPSVT     4.390400  
U499                      BFSVTX12        CORE90GPSVT     14.268800 
U500                      AO2SVTX6        CORE90GPSVT     19.756800 
U501                      IVSVTX10        CORE90GPSVT     8.780800  
U502                      BFSVTX2         CORE90GPSVT     4.390400  
U503                      IVSVTX4         CORE90GPSVT     4.390400  
U504                      AO2SVTX8        CORE90GPSVT     25.244801 
U505                      IVSVTX8         CORE90GPSVT     7.683200  
U506                      AO4SVTX4        CORE90GPSVT     14.268800 
U507                      NR2SVTX4        CORE90GPSVT     6.585600  
U508                      ND2SVTX4        CORE90GPSVT     6.585600  
U509                      ND2SVTX4        CORE90GPSVT     6.585600  
U510                      NR2SVTX4        CORE90GPSVT     6.585600  
U511                      ND3ASVTX6       CORE90GPSVT     14.268800 
U512                      IVSVTX4         CORE90GPSVT     4.390400  
U513                      ND3ABSVTX8      CORE90GPSVT     16.464001 
U514                      CTIVSVTX8       CORX90GPSVT     7.683200  
U515                      ND2SVTX6        CORE90GPSVT     8.780800  
U516                      AO7SVTX4        CORE90GPSVT     10.976000 
U517                      AO7SVTX8        CORE90GPSVT     19.756800 
U518                      AO7ABSVTX8      CORE90GPSVT     17.561600 
U519                      NR2ASVTX6       CORE90GPSVT     10.976000 
U520                      IVSVTX8         CORE90GPSVT     7.683200  
U521                      ND2SVTX6        CORE90GPSVT     8.780800  
U522                      ND2SVTX4        CORE90GPSVT     6.585600  
U523                      AO1SVTX8        CORE90GPSVT     24.147200 
U524                      ND2ASVTX8       CORE90GPSVT     13.171200 
U525                      ND2ASVTX8       CORE90GPSVT     13.171200 
U526                      IVSVTX4         CORE90GPSVT     4.390400  
U527                      IVSVTX4         CORE90GPSVT     4.390400  
U528                      ND2ASVTX8       CORE90GPSVT     13.171200 
U529                      AO2SVTX6        CORE90GPSVT     19.756800 
U530                      ND2SVTX4        CORE90GPSVT     6.585600  
U531                      IVSVTX4         CORE90GPSVT     4.390400  
U532                      ND2SVTX4        CORE90GPSVT     6.585600  
U533                      BFSVTX1         CORE90GPSVT     4.390400  
U534                      ND2SVTX4        CORE90GPSVT     6.585600  
U535                      IVSVTX4         CORE90GPSVT     4.390400  
U536                      IVSVTX8         CORE90GPSVT     7.683200  
U537                      AO7SVTX6        CORE90GPSVT     15.366400 
U538                      AO7SVTX6        CORE90GPSVT     15.366400 
U539                      IVSVTX4         CORE90GPSVT     4.390400  
U540                      AO4SVTX4        CORE90GPSVT     14.268800 
U541                      ND3SVTX8        CORE90GPSVT     15.366400 
U542                      ND4SVTX6        CORE90GPSVT     15.366400 
U543                      NR2SVTX6        CORE90GPSVT     8.780800  
U544                      AO7ABSVTX8      CORE90GPSVT     17.561600 
U545                      AO4SVTX4        CORE90GPSVT     14.268800 
U546                      NR2SVTX4        CORE90GPSVT     6.585600  
U547                      IVSVTX12        CORE90GPSVT     10.976000 
U548                      IVSVTX6         CORE90GPSVT     6.585600  
U549                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U550                      AO6SVTX4        CORE90GPSVT     10.976000 
U551                      NR2SVTX4        CORE90GPSVT     6.585600  
U552                      ND2SVTX4        CORE90GPSVT     6.585600  
U553                      AO6SVTX8        CORE90GPSVT     19.756800 
U554                      NR2SVTX8        CORE90GPSVT     12.073600 
U555                      ND2SVTX6        CORE90GPSVT     8.780800  
U556                      IVSVTX4         CORE90GPSVT     4.390400  
U557                      ND2ASVTX8       CORE90GPSVT     13.171200 
U558                      AO7SVTX4        CORE90GPSVT     10.976000 
U559                      AO6SVTX8        CORE90GPSVT     19.756800 
U560                      AO7SVTX2        CORE90GPSVT     6.585600  
U561                      AO6SVTX6        CORE90GPSVT     15.366400 
U562                      NR3SVTX8        CORE90GPSVT     15.366400 
U563                      IVSVTX4         CORE90GPSVT     4.390400  
U564                      ND2SVTX4        CORE90GPSVT     6.585600  
U565                      F_MUX21SVTX6    CORX90GPSVT     14.268800 
U566                      ND3SVTX8        CORE90GPSVT     15.366400 
U567                      NR2SVTX4        CORE90GPSVT     6.585600  
U568                      ND2SVTX4        CORE90GPSVT     6.585600  
U569                      IVSVTX8         CORE90GPSVT     7.683200  
U570                      NR2SVTX4        CORE90GPSVT     6.585600  
U571                      ND3ASVTX8       CORE90GPSVT     17.561600 
U572                      ND3ABSVTX6      CORE90GPSVT     15.366400 
U573                      AO6SVTX8        CORE90GPSVT     19.756800 
U574                      OR2SVTX8        CORE90GPSVT     13.171200 
U575                      IVSVTX4         CORE90GPSVT     4.390400  
U576                      ND2ASVTX8       CORE90GPSVT     13.171200 
U577                      ND2SVTX4        CORE90GPSVT     6.585600  
U578                      AO3SVTX4        CORE90GPSVT     13.171200 
U579                      IVSVTX10        CORE90GPSVT     8.780800  
U580                      ND3SVTX6        CORE90GPSVT     12.073600 
U581                      IVSVTX8         CORE90GPSVT     7.683200  
U582                      ND3SVTX6        CORE90GPSVT     12.073600 
U583                      ND2SVTX8        CORE90GPSVT     12.073600 
U584                      AO7SVTX8        CORE90GPSVT     19.756800 
U585                      ND2SVTX4        CORE90GPSVT     6.585600  
U586                      AO7SVTX6        CORE90GPSVT     15.366400 
U587                      AO2SVTX8        CORE90GPSVT     25.244801 
U588                      IVSVTX12        CORE90GPSVT     10.976000 
U589                      ND2ASVTX8       CORE90GPSVT     13.171200 
U590                      NR2SVTX4        CORE90GPSVT     6.585600  
U591                      AO2SVTX6        CORE90GPSVT     19.756800 
U592                      ND2SVTX4        CORE90GPSVT     6.585600  
U593                      IVSVTX12        CORE90GPSVT     10.976000 
U594                      NR3ABSVTX8      CORE90GPSVT     17.561600 
U595                      ND3SVTX8        CORE90GPSVT     15.366400 
U596                      ND3SVTX8        CORE90GPSVT     15.366400 
U597                      IVSVTX4         CORE90GPSVT     4.390400  
U598                      BFSVTX6         CORE90GPSVT     7.683200  
U599                      ND2SVTX4        CORE90GPSVT     6.585600  
U600                      ND3SVTX8        CORE90GPSVT     15.366400 
U601                      AO7ABSVTX4      CORE90GPSVT     10.976000 
U602                      ND2SVTX4        CORE90GPSVT     6.585600  
U603                      OR3ABCSVTX6     CORE90GPSVT     12.073600 
U604                      ND3SVTX8        CORE90GPSVT     15.366400 
U605                      IVSVTX4         CORE90GPSVT     4.390400  
U606                      ND3SVTX8        CORE90GPSVT     15.366400 
U607                      ND4SVTX4        CORE90GPSVT     10.976000 
U608                      IVSVTX4         CORE90GPSVT     4.390400  
U609                      IVSVTX8         CORE90GPSVT     7.683200  
U610                      NR2SVTX6        CORE90GPSVT     8.780800  
U611                      ND2ASVTX8       CORE90GPSVT     13.171200 
U612                      IVSVTX8         CORE90GPSVT     7.683200  
U613                      AO6ASVTX8       CORE90GPSVT     21.952000 
U614                      IVSVTX4         CORE90GPSVT     4.390400  
U615                      AO7SVTX8        CORE90GPSVT     19.756800 
U616                      ND2SVTX6        CORE90GPSVT     8.780800  
U617                      NR2SVTX4        CORE90GPSVT     6.585600  
U618                      ND2SVTX4        CORE90GPSVT     6.585600  
U619                      IVSVTX4         CORE90GPSVT     4.390400  
U620                      NR3SVTX8        CORE90GPSVT     15.366400 
U621                      NR3SVTX8        CORE90GPSVT     15.366400 
U622                      ND3SVTX8        CORE90GPSVT     15.366400 
U623                      NR2SVTX8        CORE90GPSVT     12.073600 
U624                      IVSVTX6         CORE90GPSVT     6.585600  
U625                      ND2SVTX8        CORE90GPSVT     12.073600 
U626                      ND2SVTX8        CORE90GPSVT     12.073600 
U627                      NR2SVTX8        CORE90GPSVT     12.073600 
U628                      NR2SVTX6        CORE90GPSVT     8.780800  
U629                      ND3ABSVTX6      CORE90GPSVT     15.366400 
U630                      ND3SVTX6        CORE90GPSVT     12.073600 
U631                      AO6CSVTX8       CORE90GPSVT     21.952000 
U632                      NR2SVTX6        CORE90GPSVT     8.780800  
U633                      ND2SVTX4        CORE90GPSVT     6.585600  
U634                      IVSVTX8         CORE90GPSVT     7.683200  
U635                      IVSVTX8         CORE90GPSVT     7.683200  
U636                      ND2SVTX4        CORE90GPSVT     6.585600  
U637                      IVSVTX12        CORE90GPSVT     10.976000 
U638                      ND2SVTX6        CORE90GPSVT     8.780800  
U639                      NR2SVTX8        CORE90GPSVT     12.073600 
U640                      ND3SVTX8        CORE90GPSVT     15.366400 
U641                      ND2SVTX6        CORE90GPSVT     8.780800  
U642                      NR2SVTX2        CORE90GPSVT     4.390400  
U643                      ND2SVTX8        CORE90GPSVT     12.073600 
U644                      NR2SVTX6        CORE90GPSVT     8.780800  
U645                      NR2SVTX8        CORE90GPSVT     12.073600 
U646                      ND2SVTX4        CORE90GPSVT     6.585600  
U647                      ND2ASVTX8       CORE90GPSVT     13.171200 
U648                      IVSVTX4         CORE90GPSVT     4.390400  
U649                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U650                      AO7ABSVTX4      CORE90GPSVT     10.976000 
U651                      NR2SVTX4        CORE90GPSVT     6.585600  
U652                      ND2SVTX4        CORE90GPSVT     6.585600  
U653                      ND2SVTX6        CORE90GPSVT     8.780800  
U654                      ND2SVTX4        CORE90GPSVT     6.585600  
U655                      AO4SVTX6        CORE90GPSVT     19.756800 
U656                      ND4ABSVTX8      CORE90GPSVT     20.854401 
U657                      ND2SVTX6        CORE90GPSVT     8.780800  
U658                      ND2SVTX8        CORE90GPSVT     12.073600 
U659                      NR2ASVTX6       CORE90GPSVT     10.976000 
U660                      NR2SVTX8        CORE90GPSVT     12.073600 
U661                      ND2SVTX4        CORE90GPSVT     6.585600  
U662                      AO17SVTX4       CORE90GPSVT     13.171200 
U663                      NR2SVTX2        CORE90GPSVT     4.390400  
U664                      NR3ABSVTX8      CORE90GPSVT     17.561600 
U665                      ND2ASVTX8       CORE90GPSVT     13.171200 
U666                      ND2SVTX4        CORE90GPSVT     6.585600  
U667                      NR2SVTX6        CORE90GPSVT     8.780800  
U668                      ND3SVTX6        CORE90GPSVT     12.073600 
U669                      ND2SVTX4        CORE90GPSVT     6.585600  
U670                      ND2SVTX4        CORE90GPSVT     6.585600  
U671                      NR2SVTX4        CORE90GPSVT     6.585600  
U672                      IVSVTX4         CORE90GPSVT     4.390400  
U673                      NR2SVTX4        CORE90GPSVT     6.585600  
U674                      ND2SVTX6        CORE90GPSVT     8.780800  
U675                      ND2SVTX4        CORE90GPSVT     6.585600  
U676                      ND3SVTX8        CORE90GPSVT     15.366400 
U677                      ND2ASVTX8       CORE90GPSVT     13.171200 
U678                      NR2SVTX4        CORE90GPSVT     6.585600  
U679                      NR3SVTX8        CORE90GPSVT     15.366400 
U680                      AO6CSVTX6       CORE90GPSVT     16.464001 
U681                      ND2SVTX4        CORE90GPSVT     6.585600  
U682                      ND2SVTX6        CORE90GPSVT     8.780800  
U683                      MUX21NSVTX8     CORE90GPSVT     29.635201 
U684                      NR3SVTX6        CORE90GPSVT     12.073600 
U685                      NR2SVTX4        CORE90GPSVT     6.585600  
U686                      AO17SVTX8       CORE90GPSVT     24.147200 
U687                      NR2ASVTX6       CORE90GPSVT     10.976000 
U688                      ND2SVTX6        CORE90GPSVT     8.780800  
U689                      ND2SVTX4        CORE90GPSVT     6.585600  
U690                      ND2SVTX4        CORE90GPSVT     6.585600  
U691                      AO7ABSVTX8      CORE90GPSVT     17.561600 
U692                      ND3SVTX6        CORE90GPSVT     12.073600 
U693                      IVSVTX4         CORE90GPSVT     4.390400  
U694                      NR2SVTX4        CORE90GPSVT     6.585600  
U695                      ND2SVTX4        CORE90GPSVT     6.585600  
U696                      IVSVTX12        CORE90GPSVT     10.976000 
U697                      ND2SVTX4        CORE90GPSVT     6.585600  
U698                      AO2SVTX6        CORE90GPSVT     19.756800 
U699                      IVSVTX12        CORE90GPSVT     10.976000 
U700                      ND2SVTX4        CORE90GPSVT     6.585600  
U701                      ND2SVTX4        CORE90GPSVT     6.585600  
U702                      IVSVTX12        CORE90GPSVT     10.976000 
U703                      IVSVTX12        CORE90GPSVT     10.976000 
U704                      AO7SVTX6        CORE90GPSVT     15.366400 
U705                      MUX21NSVTX8     CORE90GPSVT     29.635201 
U706                      ND2SVTX2        CORE90GPSVT     4.390400  
U707                      OR2SVTX4        CORE90GPSVT     7.683200  
U708                      NR2SVTX4        CORE90GPSVT     6.585600  
U709                      ND3ASVTX2       CORE90GPSVT     7.683200  
U710                      IVSVTX12        CORE90GPSVT     10.976000 
U711                      BFSVTX4         CORE90GPSVT     6.585600  
U712                      MUX21NSVTX8     CORE90GPSVT     29.635201 
U713                      AO21SVTX8       CORE90GPSVT     20.854401 
U714                      AO7SVTX8        CORE90GPSVT     19.756800 
U715                      BFSVTX10        CORE90GPSVT     12.073600 
U716                      IVSVTX4         CORE90GPSVT     4.390400  
U717                      ND2ASVTX1       CORE90GPSVT     5.488000  
U718                      ND3SVTX4        CORE90GPSVT     8.780800  
U719                      ND2ASVTX1       CORE90GPSVT     5.488000  
U720                      MUX21NSVTX8     CORE90GPSVT     29.635201 
U721                      AO6CSVTX4       CORE90GPSVT     12.073600 
U722                      IVSVTX12        CORE90GPSVT     10.976000 
U723                      ND3SVTX1        CORE90GPSVT     5.488000  
U724                      ND3ABSVTX4      CORE90GPSVT     9.878400  
U725                      ND2SVTX4        CORE90GPSVT     6.585600  
U726                      OR2SVTX4        CORE90GPSVT     7.683200  
U727                      AO7SVTX2        CORE90GPSVT     6.585600  
U728                      ND2ASVTX1       CORE90GPSVT     5.488000  
U729                      ND3SVTX4        CORE90GPSVT     8.780800  
U730                      BFSVTX2         CORE90GPSVT     4.390400  
U731                      NR3SVTX6        CORE90GPSVT     12.073600 
U732                      ND2SVTX4        CORE90GPSVT     6.585600  
U733                      IVSVTX2         CORE90GPSVT     3.292800  
U734                      NR2SVTX2        CORE90GPSVT     4.390400  
U735                      AN2SVTX8        CORE90GPSVT     13.171200 
U736                      AO7SVTX4        CORE90GPSVT     10.976000 
U737                      IVSVTX8         CORE90GPSVT     7.683200  
U738                      ND2SVTX4        CORE90GPSVT     6.585600  
U739                      NR2ASVTX4       CORE90GPSVT     8.780800  
U740                      ND2SVTX4        CORE90GPSVT     6.585600  
U741                      NR2SVTX2        CORE90GPSVT     4.390400  
U742                      ND2SVTX4        CORE90GPSVT     6.585600  
U743                      ND2SVTX2        CORE90GPSVT     4.390400  
U744                      AN2SVTX8        CORE90GPSVT     13.171200 
U745                      AN2SVTX4        CORE90GPSVT     7.683200  
U746                      AN3CSVTX8       CORE90GPSVT     17.561600 
U747                      BFSVTX12        CORE90GPSVT     14.268800 
U748                      AN3SVTX1        CORE90GPSVT     6.585600  
U749                      IVSVTX4         CORE90GPSVT     4.390400  
U750                      BFSVTX2         CORE90GPSVT     4.390400  
U751                      NR2SVTX6        CORE90GPSVT     8.780800  
U752                      ND3ABSVTX8      CORE90GPSVT     16.464001 
U753                      BFSVTX2         CORE90GPSVT     4.390400  
U754                      AO17SVTX4       CORE90GPSVT     13.171200 
U755                      AO6SVTX4        CORE90GPSVT     10.976000 
U756                      NR2SVTX2        CORE90GPSVT     4.390400  
U757                      ND2SVTX4        CORE90GPSVT     6.585600  
U758                      AO6CSVTX2       CORE90GPSVT     7.683200  
U759                      BFSVTX1         CORE90GPSVT     4.390400  
U760                      ND3SVTX2        CORE90GPSVT     5.488000  
U761                      AO7ABSVTX4      CORE90GPSVT     10.976000 
U762                      NR2ASVTX6       CORE90GPSVT     10.976000 
U763                      ND2SVTX4        CORE90GPSVT     6.585600  
U764                      ND2SVTX4        CORE90GPSVT     6.585600  
U765                      ND2SVTX6        CORE90GPSVT     8.780800  
U766                      NR2SVTX4        CORE90GPSVT     6.585600  
U767                      AO7SVTX2        CORE90GPSVT     6.585600  
U768                      IVSVTX0H        CORE90GPSVT     2.195200  
U769                      IVSVTX0H        CORE90GPSVT     2.195200  
U770                      AO7SVTX2        CORE90GPSVT     6.585600  
U771                      F_ND2ASVTX2     CORX90GPSVT     5.488000  
U772                      ND2SVTX4        CORE90GPSVT     6.585600  
U773                      ND2ASVTX8       CORE90GPSVT     13.171200 
U774                      NR3SVTX8        CORE90GPSVT     15.366400 
U775                      AO7SVTX8        CORE90GPSVT     19.756800 
U776                      NR2SVTX4        CORE90GPSVT     6.585600  
re_map                    remap                           16852.550200
                                                                    h
--------------------------------------------------------------------------------
Total 578 cells                                           22193.471738
1
