Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Sep 13 18:23:09 2025
| Host         : DESKTOP-TD0E9OJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type max -max_paths 20 -warn_on_violation -file ../data/timing_summary.rpt
| Design       : top
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.816     -149.333                     66                   70        1.650        0.000                       0                    36  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            -3.816     -149.333                     66                   70        1.650        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           66  Failing Endpoints,  Worst Slack       -3.816ns,  Total Violation     -149.333ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.816ns  (required time - arrival time)
  Source:                 y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[8]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 2.424ns (69.764%)  route 1.051ns (30.236%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.215     3.806    clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.216     4.022 r  y_reg[8]/Q
                         net (fo=1, routed)           1.051     5.072    y_OBUF[8]
    R17                  OBUF (Prop_obuf_I_O)         2.208     7.281 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.281    y[8]
    R17                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                 -3.816    

Slack (VIOLATED) :        -3.764ns  (required time - arrival time)
  Source:                 y_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[14]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 2.431ns (71.010%)  route 0.993ns (28.990%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.214     3.805    clk_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.216     4.021 r  y_reg[14]/Q
                         net (fo=1, routed)           0.993     5.013    y_OBUF[14]
    M20                  OBUF (Prop_obuf_I_O)         2.215     7.229 r  y_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.229    y[14]
    M20                                                               r  y[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                 -3.764    

Slack (VIOLATED) :        -3.762ns  (required time - arrival time)
  Source:                 y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[25]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 2.427ns (70.645%)  route 1.009ns (29.355%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.200     3.791    clk_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDCE (Prop_fdce_C_Q)         0.216     4.007 r  y_reg[25]/Q
                         net (fo=1, routed)           1.009     5.015    y_OBUF[25]
    L20                  OBUF (Prop_obuf_I_O)         2.211     7.226 r  y_OBUF[25]_inst/O
                         net (fo=0)                   0.000     7.226    y[25]
    L20                                                               r  y[25] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                 -3.762    

Slack (VIOLATED) :        -3.761ns  (required time - arrival time)
  Source:                 y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[7]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 2.424ns (70.949%)  route 0.993ns (29.051%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.218     3.809    clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.216     4.025 r  y_reg[7]/Q
                         net (fo=1, routed)           0.993     5.017    y_OBUF[7]
    P17                  OBUF (Prop_obuf_I_O)         2.208     7.225 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.225    y[7]
    P17                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                 -3.761    

Slack (VIOLATED) :        -3.722ns  (required time - arrival time)
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[0]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 2.392ns (70.837%)  route 0.985ns (29.163%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.219     3.810    clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.216     4.026 r  y_reg[0]/Q
                         net (fo=1, routed)           0.985     5.010    y_OBUF[0]
    M16                  OBUF (Prop_obuf_I_O)         2.176     7.186 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.186    y[0]
    M16                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                 -3.722    

Slack (VIOLATED) :        -3.714ns  (required time - arrival time)
  Source:                 y_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[33]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 2.459ns (72.787%)  route 0.919ns (27.213%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.210     3.801    clk_IBUF_BUFG
    SLICE_X0Y133         FDCE                                         r  y_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDCE (Prop_fdce_C_Q)         0.216     4.017 r  y_reg[33]/Q
                         net (fo=1, routed)           0.919     4.936    y_OBUF[33]
    G22                  OBUF (Prop_obuf_I_O)         2.243     7.179 r  y_OBUF[33]_inst/O
                         net (fo=0)                   0.000     7.179    y[33]
    G22                                                               r  y[33] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                 -3.714    

Slack (VIOLATED) :        -3.713ns  (required time - arrival time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[2]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 2.448ns (72.704%)  route 0.919ns (27.296%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.219     3.810    clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.216     4.026 r  y_reg[2]/Q
                         net (fo=1, routed)           0.919     4.945    y_OBUF[2]
    R21                  OBUF (Prop_obuf_I_O)         2.232     7.177 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.177    y[2]
    R21                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                 -3.713    

Slack (VIOLATED) :        -3.712ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[1]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 2.448ns (72.699%)  route 0.919ns (27.301%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.219     3.810    clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.216     4.026 r  y_reg[1]/Q
                         net (fo=1, routed)           0.919     4.945    y_OBUF[1]
    R22                  OBUF (Prop_obuf_I_O)         2.232     7.177 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.177    y[1]
    R22                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                 -3.712    

Slack (VIOLATED) :        -3.710ns  (required time - arrival time)
  Source:                 y_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[32]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 2.455ns (72.760%)  route 0.919ns (27.240%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.209     3.800    clk_IBUF_BUFG
    SLICE_X0Y132         FDCE                                         r  y_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDCE (Prop_fdce_C_Q)         0.216     4.016 r  y_reg[32]/Q
                         net (fo=1, routed)           0.919     4.935    y_OBUF[32]
    G21                  OBUF (Prop_obuf_I_O)         2.239     7.174 r  y_OBUF[32]_inst/O
                         net (fo=0)                   0.000     7.174    y[32]
    G21                                                               r  y[32] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                 -3.710    

Slack (VIOLATED) :        -3.709ns  (required time - arrival time)
  Source:                 y_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[34]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 2.452ns (72.738%)  route 0.919ns (27.262%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.211     3.802    clk_IBUF_BUFG
    SLICE_X0Y134         FDCE                                         r  y_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDCE (Prop_fdce_C_Q)         0.216     4.018 r  y_reg[34]/Q
                         net (fo=1, routed)           0.919     4.937    y_OBUF[34]
    H22                  OBUF (Prop_obuf_I_O)         2.236     7.173 r  y_OBUF[34]_inst/O
                         net (fo=0)                   0.000     7.173    y[34]
    H22                                                               r  y[34] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.173    
  -------------------------------------------------------------------
                         slack                                 -3.709    

Slack (VIOLATED) :        -3.708ns  (required time - arrival time)
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[5]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 2.444ns (72.670%)  route 0.919ns (27.330%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.219     3.810    clk_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.216     4.026 r  y_reg[5]/Q
                         net (fo=1, routed)           0.919     4.945    y_OBUF[5]
    P22                  OBUF (Prop_obuf_I_O)         2.228     7.173 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.173    y[5]
    P22                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.173    
  -------------------------------------------------------------------
                         slack                                 -3.708    

Slack (VIOLATED) :        -3.708ns  (required time - arrival time)
  Source:                 y_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[31]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 2.455ns (72.757%)  route 0.919ns (27.243%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.208     3.799    clk_IBUF_BUFG
    SLICE_X0Y131         FDCE                                         r  y_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDCE (Prop_fdce_C_Q)         0.216     4.015 r  y_reg[31]/Q
                         net (fo=1, routed)           0.919     4.934    y_OBUF[31]
    F21                  OBUF (Prop_obuf_I_O)         2.239     7.173 r  y_OBUF[31]_inst/O
                         net (fo=0)                   0.000     7.173    y[31]
    F21                                                               r  y[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.173    
  -------------------------------------------------------------------
                         slack                                 -3.708    

Slack (VIOLATED) :        -3.708ns  (required time - arrival time)
  Source:                 y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[6]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 2.445ns (72.675%)  route 0.919ns (27.325%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.218     3.809    clk_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.216     4.025 r  y_reg[6]/Q
                         net (fo=1, routed)           0.919     4.944    y_OBUF[6]
    P21                  OBUF (Prop_obuf_I_O)         2.229     7.173 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.173    y[6]
    P21                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.173    
  -------------------------------------------------------------------
                         slack                                 -3.708    

Slack (VIOLATED) :        -3.702ns  (required time - arrival time)
  Source:                 y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[12]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 2.441ns (72.648%)  route 0.919ns (27.352%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.215     3.806    clk_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.216     4.022 r  y_reg[12]/Q
                         net (fo=1, routed)           0.919     4.941    y_OBUF[12]
    R18                  OBUF (Prop_obuf_I_O)         2.225     7.166 r  y_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.166    y[12]
    R18                                                               r  y[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                 -3.702    

Slack (VIOLATED) :        -3.700ns  (required time - arrival time)
  Source:                 y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[10]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 2.439ns (72.629%)  route 0.919ns (27.371%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.216     3.807    clk_IBUF_BUFG
    SLICE_X0Y110         FDCE                                         r  y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.216     4.023 r  y_reg[10]/Q
                         net (fo=1, routed)           0.919     4.942    y_OBUF[10]
    P19                  OBUF (Prop_obuf_I_O)         2.223     7.165 r  y_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.165    y[10]
    P19                                                               r  y[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                 -3.700    

Slack (VIOLATED) :        -3.700ns  (required time - arrival time)
  Source:                 y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[9]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 2.437ns (72.614%)  route 0.919ns (27.386%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.217     3.808    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.216     4.024 r  y_reg[9]/Q
                         net (fo=1, routed)           0.919     4.943    y_OBUF[9]
    P20                  OBUF (Prop_obuf_I_O)         2.221     7.164 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.164    y[9]
    P20                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                 -3.700    

Slack (VIOLATED) :        -3.699ns  (required time - arrival time)
  Source:                 y_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[29]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 2.448ns (72.698%)  route 0.919ns (27.302%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.206     3.797    clk_IBUF_BUFG
    SLICE_X0Y129         FDCE                                         r  y_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDCE (Prop_fdce_C_Q)         0.216     4.013 r  y_reg[29]/Q
                         net (fo=1, routed)           0.919     4.932    y_OBUF[29]
    J22                  OBUF (Prop_obuf_I_O)         2.232     7.164 r  y_OBUF[29]_inst/O
                         net (fo=0)                   0.000     7.164    y[29]
    J22                                                               r  y[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                 -3.699    

Slack (VIOLATED) :        -3.697ns  (required time - arrival time)
  Source:                 y_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[20]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 2.448ns (72.751%)  route 0.917ns (27.249%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.206     3.797    clk_IBUF_BUFG
    SLICE_X1Y120         FDCE                                         r  y_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDCE (Prop_fdce_C_Q)         0.216     4.013 r  y_reg[20]/Q
                         net (fo=1, routed)           0.917     4.930    y_OBUF[20]
    N22                  OBUF (Prop_obuf_I_O)         2.232     7.162 r  y_OBUF[20]_inst/O
                         net (fo=0)                   0.000     7.162    y[20]
    N22                                                               r  y[20] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                 -3.697    

Slack (VIOLATED) :        -3.696ns  (required time - arrival time)
  Source:                 y_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[17]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 2.444ns (72.718%)  route 0.917ns (27.282%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.209     3.800    clk_IBUF_BUFG
    SLICE_X1Y117         FDCE                                         r  y_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.216     4.016 r  y_reg[17]/Q
                         net (fo=1, routed)           0.917     4.933    y_OBUF[17]
    K22                  OBUF (Prop_obuf_I_O)         2.228     7.161 r  y_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.161    y[17]
    K22                                                               r  y[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                 -3.696    

Slack (VIOLATED) :        -3.695ns  (required time - arrival time)
  Source:                 y_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            y[19]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 2.445ns (72.723%)  route 0.917ns (27.277%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    V20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    V20                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.781     2.511    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.207     3.798    clk_IBUF_BUFG
    SLICE_X1Y119         FDCE                                         r  y_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDCE (Prop_fdce_C_Q)         0.216     4.014 r  y_reg[19]/Q
                         net (fo=1, routed)           0.917     4.931    y_OBUF[19]
    M22                  OBUF (Prop_obuf_I_O)         2.229     7.159 r  y_OBUF[19]_inst/O
                         net (fo=0)                   0.000     7.159    y[19]
    M22                                                               r  y[19] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -0.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                 -3.695    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349         4.000       2.650      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.700         4.000       3.300      SLICE_X0Y100   y_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         4.000       3.300      SLICE_X0Y110   y_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.700         4.000       3.300      SLICE_X0Y111   y_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.700         4.000       3.300      SLICE_X0Y112   y_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.700         4.000       3.300      SLICE_X0Y113   y_reg[13]/C
Min Period        n/a     FDCE/C   n/a            0.700         4.000       3.300      SLICE_X1Y113   y_reg[14]/C
Min Period        n/a     FDCE/C   n/a            0.700         4.000       3.300      SLICE_X1Y115   y_reg[15]/C
Min Period        n/a     FDCE/C   n/a            0.700         4.000       3.300      SLICE_X1Y116   y_reg[16]/C
Min Period        n/a     FDCE/C   n/a            0.700         4.000       3.300      SLICE_X1Y117   y_reg[17]/C
Min Period        n/a     FDCE/C   n/a            0.700         4.000       3.300      SLICE_X1Y118   y_reg[18]/C
Min Period        n/a     FDCE/C   n/a            0.700         4.000       3.300      SLICE_X1Y119   y_reg[19]/C
Min Period        n/a     FDCE/C   n/a            0.700         4.000       3.300      SLICE_X0Y101   y_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         4.000       3.300      SLICE_X1Y120   y_reg[20]/C
Min Period        n/a     FDCE/C   n/a            0.700         4.000       3.300      SLICE_X1Y121   y_reg[21]/C
Min Period        n/a     FDCE/C   n/a            0.700         4.000       3.300      SLICE_X0Y122   y_reg[22]/C
Min Period        n/a     FDCE/C   n/a            0.700         4.000       3.300      SLICE_X0Y123   y_reg[23]/C
Min Period        n/a     FDCE/C   n/a            0.700         4.000       3.300      SLICE_X0Y124   y_reg[24]/C
Min Period        n/a     FDCE/C   n/a            0.700         4.000       3.300      SLICE_X1Y124   y_reg[25]/C
Min Period        n/a     FDCE/C   n/a            0.700         4.000       3.300      SLICE_X0Y126   y_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y100   y_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y100   y_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y110   y_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y110   y_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y111   y_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y111   y_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y112   y_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y112   y_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y113   y_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y113   y_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y113   y_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y113   y_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y115   y_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y115   y_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y116   y_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y116   y_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y117   y_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y117   y_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y118   y_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y118   y_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y100   y_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y100   y_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y110   y_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y110   y_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y111   y_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y111   y_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y112   y_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y112   y_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y113   y_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X0Y113   y_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y113   y_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y113   y_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y115   y_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y115   y_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y116   y_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y116   y_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y117   y_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y117   y_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y118   y_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.000       1.650      SLICE_X1Y118   y_reg[18]/C



