INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:28:13 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 buffer13/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            buffer35/dataReg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 0.839ns (13.936%)  route 5.181ns (86.064%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=851, unset)          0.508     0.508    buffer13/control/clk
    SLICE_X5Y137         FDRE                                         r  buffer13/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer13/control/fullReg_reg/Q
                         net (fo=34, routed)          0.778     1.502    cmpi2/fullReg
    SLICE_X13Y134        LUT3 (Prop_lut3_I1_O)        0.043     1.545 r  cmpi2/out0_valid_INST_0_i_14/O
                         net (fo=1, routed)           0.000     1.545    cmpi2/out0_valid_INST_0_i_14_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     1.732 f  cmpi2/out0_valid_INST_0_i_11/CO[3]
                         net (fo=35, routed)          0.971     2.703    buffer23/fifo/result[0]
    SLICE_X7Y144         LUT4 (Prop_lut4_I2_O)        0.043     2.746 f  buffer23/fifo/a_storeAddr[1]_INST_0_i_8/O
                         net (fo=13, routed)          0.646     3.391    control_merge2/tehb/control/dataReg_reg[0]_3
    SLICE_X5Y134         LUT4 (Prop_lut4_I3_O)        0.049     3.440 f  control_merge2/tehb/control/a_storeAddr[1]_INST_0_i_6/O
                         net (fo=25, routed)          0.344     3.784    buffer31/fifo/Memory_reg[0][0]_1
    SLICE_X6Y134         LUT6 (Prop_lut6_I1_O)        0.129     3.913 r  buffer31/fifo/a_storeAddr[1]_INST_0_i_2/O
                         net (fo=91, routed)          0.826     4.739    buffer31/fifo/Memory_reg[0][0]_0
    SLICE_X14Y132        LUT5 (Prop_lut5_I0_O)        0.043     4.782 r  buffer31/fifo/i__i_4/O
                         net (fo=5, routed)           0.105     4.887    fork13/control/generateBlocks[4].regblock/transmitValue_reg_3
    SLICE_X14Y132        LUT6 (Prop_lut6_I4_O)        0.043     4.930 r  fork13/control/generateBlocks[4].regblock/fullReg_i_7__1/O
                         net (fo=7, routed)           0.658     5.588    fork13/control/generateBlocks[4].regblock/transmitValue_reg_0
    SLICE_X10Y134        LUT6 (Prop_lut6_I0_O)        0.043     5.631 r  fork13/control/generateBlocks[4].regblock/dataReg[31]_i_3/O
                         net (fo=1, routed)           0.229     5.860    fork13/control/generateBlocks[4].regblock/dataReg[31]_i_3_n_0
    SLICE_X10Y134        LUT6 (Prop_lut6_I0_O)        0.043     5.903 r  fork13/control/generateBlocks[4].regblock/dataReg[31]_i_1__2/O
                         net (fo=32, routed)          0.626     6.528    buffer35/E[0]
    SLICE_X12Y147        FDRE                                         r  buffer35/dataReg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=851, unset)          0.483     9.183    buffer35/clk
    SLICE_X12Y147        FDRE                                         r  buffer35/dataReg_reg[29]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X12Y147        FDRE (Setup_fdre_C_CE)      -0.169     8.978    buffer35/dataReg_reg[29]
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  2.450    




