// Generated by CIRCT unknown git version
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module FIR_6(
  input         clock,
                reset,
  input  [15:0] io_in_bits,	// @[generators/baseband/src/main/scala/modem/FIR.scala:21:14]
  output [15:0] io_out_bits,	// @[generators/baseband/src/main/scala/modem/FIR.scala:21:14]
  input         io_firCmd_valid,	// @[generators/baseband/src/main/scala/modem/FIR.scala:21:14]
  input  [3:0]  io_firCmd_bits_fir,	// @[generators/baseband/src/main/scala/modem/FIR.scala:21:14]
  input  [5:0]  io_firCmd_bits_coeff,	// @[generators/baseband/src/main/scala/modem/FIR.scala:21:14]
  input  [21:0] io_firCmd_bits_value	// @[generators/baseband/src/main/scala/modem/FIR.scala:21:14]
);

  reg  [15:0] coeffs_0;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_1;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_2;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_3;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_4;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_5;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_6;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_7;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_8;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_9;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_10;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_11;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_12;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_13;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_14;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_15;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_16;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_17;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_18;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_19;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_20;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_21;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_22;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_23;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_24;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_25;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_26;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_27;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_28;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_29;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_30;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] coeffs_31;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
  reg  [15:0] zs_1;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_2;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_3;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_4;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_5;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_6;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_7;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_8;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_9;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_10;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_11;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_12;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_13;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_14;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_15;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_16;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_17;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_18;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_19;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_20;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_21;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_22;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_23;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_24;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_25;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_26;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_27;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_28;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_29;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_30;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  reg  [15:0] zs_31;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  wire [27:0] _io_out_bits_new_WIRE_124 = {{12{coeffs_0[15]}}, coeffs_0} * {{12{io_in_bits[15]}}, io_in_bits} + {{12{coeffs_1[15]}}, coeffs_1} * {{12{zs_1[15]}}, zs_1} + {{12{coeffs_2[15]}}, coeffs_2} * {{12{zs_2[15]}}, zs_2} + {{12{coeffs_3[15]}}, coeffs_3} * {{12{zs_3[15]}}, zs_3} + {{12{coeffs_4[15]}}, coeffs_4} * {{12{zs_4[15]}}, zs_4} + {{12{coeffs_5[15]}}, coeffs_5} * {{12{zs_5[15]}}, zs_5} + {{12{coeffs_6[15]}}, coeffs_6} * {{12{zs_6[15]}}, zs_6} + {{12{coeffs_7[15]}}, coeffs_7} * {{12{zs_7[15]}}, zs_7} + {{12{coeffs_8[15]}}, coeffs_8} * {{12{zs_8[15]}}, zs_8} + {{12{coeffs_9[15]}}, coeffs_9} * {{12{zs_9[15]}}, zs_9} + {{12{coeffs_10[15]}}, coeffs_10} * {{12{zs_10[15]}}, zs_10} + {{12{coeffs_11[15]}}, coeffs_11} * {{12{zs_11[15]}}, zs_11} + {{12{coeffs_12[15]}}, coeffs_12} * {{12{zs_12[15]}}, zs_12} + {{12{coeffs_13[15]}}, coeffs_13} * {{12{zs_13[15]}}, zs_13} + {{12{coeffs_14[15]}}, coeffs_14} * {{12{zs_14[15]}}, zs_14} + {{12{coeffs_15[15]}}, coeffs_15} * {{12{zs_15[15]}}, zs_15} + {{12{coeffs_16[15]}}, coeffs_16} * {{12{zs_16[15]}}, zs_16} + {{12{coeffs_17[15]}}, coeffs_17} * {{12{zs_17[15]}}, zs_17} + {{12{coeffs_18[15]}}, coeffs_18} * {{12{zs_18[15]}}, zs_18} + {{12{coeffs_19[15]}}, coeffs_19} * {{12{zs_19[15]}}, zs_19} + {{12{coeffs_20[15]}}, coeffs_20} * {{12{zs_20[15]}}, zs_20} + {{12{coeffs_21[15]}}, coeffs_21} * {{12{zs_21[15]}}, zs_21} + {{12{coeffs_22[15]}}, coeffs_22} * {{12{zs_22[15]}}, zs_22} + {{12{coeffs_23[15]}}, coeffs_23} * {{12{zs_23[15]}}, zs_23} + {{12{coeffs_24[15]}}, coeffs_24} * {{12{zs_24[15]}}, zs_24} + {{12{coeffs_25[15]}}, coeffs_25} * {{12{zs_25[15]}}, zs_25} + {{12{coeffs_26[15]}}, coeffs_26} * {{12{zs_26[15]}}, zs_26} + {{12{coeffs_27[15]}}, coeffs_27} * {{12{zs_27[15]}}, zs_27} + {{12{coeffs_28[15]}}, coeffs_28} * {{12{zs_28[15]}}, zs_28} + {{12{coeffs_29[15]}}, coeffs_29} * {{12{zs_29[15]}}, zs_29} + {{12{coeffs_30[15]}}, coeffs_30} * {{12{zs_30[15]}}, zs_30} + {{12{coeffs_31[15]}}, coeffs_31} * {{12{zs_31[15]}}, zs_31};	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :44:57, :52:{61,79}]
  wire        _GEN = io_firCmd_valid & io_firCmd_bits_fir == 4'h7;	// @[generators/baseband/src/main/scala/modem/FIR.scala:34:{23,45}]
  always @(posedge clock) begin
    if (reset) begin
      coeffs_0 <= 16'h100;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_1 <= 16'hE7;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_2 <= 16'hA2;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_3 <= 16'h3E;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_4 <= 16'hFFCE;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_5 <= 16'hFF68;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_6 <= 16'hFF1E;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_7 <= 16'hFF00;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_8 <= 16'hFF13;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_9 <= 16'hFF54;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_10 <= 16'hFFB6;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_11 <= 16'h26;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_12 <= 16'h8E;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_13 <= 16'hDC;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_14 <= 16'hFF;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_15 <= 16'hF1;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_16 <= 16'hB5;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_17 <= 16'h56;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_18 <= 16'hFFE7;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_19 <= 16'hFF7C;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_20 <= 16'hFF2B;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_21 <= 16'hFF03;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_22 <= 16'hFF0B;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_23 <= 16'hFF42;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_24 <= 16'hFF9E;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_25 <= 16'hD;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_26 <= 16'h79;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_27 <= 16'hCE;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_28 <= 16'hFB;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_29 <= 16'hF8;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_30 <= 16'hC6;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
      coeffs_31 <= 16'h6D;	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:{23,65}]
    end
    else begin
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h0)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_0 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h1)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_1 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h2)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_2 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h3)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_3 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h4)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_4 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h5)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_5 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h6)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_6 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h7)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_7 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h8)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_8 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h9)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_9 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'hA)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_10 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'hB)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_11 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'hC)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_12 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'hD)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_13 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'hE)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_14 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'hF)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_15 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h10)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_16 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h11)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_17 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h12)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_18 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h13)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_19 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h14)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_20 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h15)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_21 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h16)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_22 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h17)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_23 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h18)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_24 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h19)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_25 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h1A)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_26 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h1B)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_27 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h1C)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_28 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h1D)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_29 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & io_firCmd_bits_coeff[4:0] == 5'h1E)	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_30 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
      if (_GEN & (&(io_firCmd_bits_coeff[4:0])))	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :34:{23,59}, :35:34]
        coeffs_31 <= io_firCmd_bits_value[15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23, :36:27]
    end
    zs_1 <= io_in_bits;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_2 <= zs_1;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_3 <= zs_2;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_4 <= zs_3;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_5 <= zs_4;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_6 <= zs_5;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_7 <= zs_6;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_8 <= zs_7;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_9 <= zs_8;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_10 <= zs_9;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_11 <= zs_10;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_12 <= zs_11;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_13 <= zs_12;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_14 <= zs_13;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_15 <= zs_14;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_16 <= zs_15;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_17 <= zs_16;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_18 <= zs_17;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_19 <= zs_18;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_20 <= zs_19;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_21 <= zs_20;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_22 <= zs_21;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_23 <= zs_22;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_24 <= zs_23;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_25 <= zs_24;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_26 <= zs_25;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_27 <= zs_26;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_28 <= zs_27;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_29 <= zs_28;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_30 <= zs_29;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
    zs_31 <= zs_30;	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:31];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;
        end
        coeffs_0 = _RANDOM[5'h0][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_1 = _RANDOM[5'h0][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_2 = _RANDOM[5'h1][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_3 = _RANDOM[5'h1][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_4 = _RANDOM[5'h2][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_5 = _RANDOM[5'h2][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_6 = _RANDOM[5'h3][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_7 = _RANDOM[5'h3][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_8 = _RANDOM[5'h4][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_9 = _RANDOM[5'h4][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_10 = _RANDOM[5'h5][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_11 = _RANDOM[5'h5][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_12 = _RANDOM[5'h6][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_13 = _RANDOM[5'h6][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_14 = _RANDOM[5'h7][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_15 = _RANDOM[5'h7][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_16 = _RANDOM[5'h8][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_17 = _RANDOM[5'h8][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_18 = _RANDOM[5'h9][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_19 = _RANDOM[5'h9][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_20 = _RANDOM[5'hA][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_21 = _RANDOM[5'hA][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_22 = _RANDOM[5'hB][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_23 = _RANDOM[5'hB][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_24 = _RANDOM[5'hC][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_25 = _RANDOM[5'hC][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_26 = _RANDOM[5'hD][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_27 = _RANDOM[5'hD][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_28 = _RANDOM[5'hE][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_29 = _RANDOM[5'hE][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_30 = _RANDOM[5'hF][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        coeffs_31 = _RANDOM[5'hF][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:30:23]
        zs_1 = _RANDOM[5'h10][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_2 = _RANDOM[5'h10][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_3 = _RANDOM[5'h11][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_4 = _RANDOM[5'h11][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_5 = _RANDOM[5'h12][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_6 = _RANDOM[5'h12][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_7 = _RANDOM[5'h13][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_8 = _RANDOM[5'h13][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_9 = _RANDOM[5'h14][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_10 = _RANDOM[5'h14][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_11 = _RANDOM[5'h15][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_12 = _RANDOM[5'h15][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_13 = _RANDOM[5'h16][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_14 = _RANDOM[5'h16][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_15 = _RANDOM[5'h17][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_16 = _RANDOM[5'h17][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_17 = _RANDOM[5'h18][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_18 = _RANDOM[5'h18][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_19 = _RANDOM[5'h19][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_20 = _RANDOM[5'h19][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_21 = _RANDOM[5'h1A][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_22 = _RANDOM[5'h1A][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_23 = _RANDOM[5'h1B][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_24 = _RANDOM[5'h1B][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_25 = _RANDOM[5'h1C][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_26 = _RANDOM[5'h1C][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_27 = _RANDOM[5'h1D][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_28 = _RANDOM[5'h1D][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_29 = _RANDOM[5'h1E][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_30 = _RANDOM[5'h1E][31:16];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
        zs_31 = _RANDOM[5'h1F][15:0];	// @[generators/baseband/src/main/scala/modem/FIR.scala:44:57]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_bits = _io_out_bits_new_WIRE_124[27:12];	// @[generators/baseband/src/main/scala/modem/FIR.scala:52:{15,79}]
endmodule

