# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_5.gen/sources_1/ip/data_memory/synth/data_memory.vhd" \

# Do not sort compile order
nosort
