---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `RISCVDisassembler.cpp` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="MCTargetDesc/RISCVBaseInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/mctargetdesc/riscvbaseinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="MCTargetDesc/RISCVMCTargetDesc.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/mctargetdesc/riscvmctargetdesc-h"
  isLocal="true" />
<IncludesListItem
  filePath="TargetInfo/RISCVTargetInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/targetinfo/riscvtargetinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCContext.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mccontext-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCDecoderOps.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcdecoderops-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCDisassembler/MCDisassembler.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/include/llvm/mc/mcdisassembler/mcdisassembler-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCInst.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcinst-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCInstrInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCRegisterInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcregisterinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCSubtargetInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcsubtargetinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/TargetRegistry.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/targetregistry-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/Endian.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/endian-h"
  isLocal="true" />
<IncludesListItem
  filePath="RISCVGenDisassemblerTables.inc"
  permalink=""
  isLocal="true" />
</IncludesList>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/anonymous-riscvdisassembler-cpp-">anonymous&#123;RISCVDisassembler.cpp&#125;</a></>}>
</MembersIndexItem>

</MembersIndex>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/anonymous-namespace-riscvdisassembler-cpp-/riscvdisassembler">RISCVDisassembler</a></>}>
</MembersIndexItem>

</MembersIndex>

## Functions Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;</>}
  name={<><a href="#a4dc25c8de2ea07d7f08f7af41f298b7e">createRISCVDisassembler</a> (const Target &amp;T, const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a716f7b449a7cf38660b6f55858fc2308">decodeCLUIImmOperand</a> (MCInst &amp;Inst, uint32&#95;t Imm, int64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a7644a0e2bcc52e1863d42f64b7690b0d">decodeCSSPushPopchk</a> (MCInst &amp;Inst, uint32&#95;t Insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#aed550a5b0a70ab51519b9fc5ab7ea4d9">DecodeFPR16RegisterClass</a> (MCInst &amp;Inst, uint32&#95;t RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a650d6cb5d9207463a2b420afaff1f488">DecodeFPR32CRegisterClass</a> (MCInst &amp;Inst, uint32&#95;t RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a83b8262d9a6235e7f0707e9eab6b82a6">DecodeFPR32RegisterClass</a> (MCInst &amp;Inst, uint32&#95;t RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#abdfa60ed3d8f1a5d58914d275709de02">DecodeFPR64CRegisterClass</a> (MCInst &amp;Inst, uint32&#95;t RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a3d490b02154a9841e63ebb6293176d26">DecodeFPR64RegisterClass</a> (MCInst &amp;Inst, uint32&#95;t RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#adc3617a91dd15eebf477e074cf7d57bf">decodeFRMArg</a> (MCInst &amp;Inst, uint32&#95;t Imm, int64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a3b485500cc5254e9953c767f6cceb455">DecodeGPRCRegisterClass</a> (MCInst &amp;Inst, uint32&#95;t RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a52685adb34dcf188c60c2ba51d525985">DecodeGPRF16RegisterClass</a> (MCInst &amp;Inst, uint32&#95;t RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ac1ab8132c146da3c4dba810064ac142a">DecodeGPRF32RegisterClass</a> (MCInst &amp;Inst, uint32&#95;t RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#adba75c2fd5fbcb44953fcb1a126a0deb">DecodeGPRNoX0RegisterClass</a> (MCInst &amp;Inst, uint32&#95;t RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#aabd084581c6eb598ca4d57c50cf66008">DecodeGPRNoX0X2RegisterClass</a> (MCInst &amp;Inst, uint64&#95;t RegNo, uint32&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a92a882831081786f843c7c6576f3f07c">DecodeGPRPairRegisterClass</a> (MCInst &amp;Inst, uint32&#95;t RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a> (MCInst &amp;Inst, uint32&#95;t RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a3064c510d24cadb88ee0ba9bd478b2d5">DecodeGPRX1X5RegisterClass</a> (MCInst &amp;Inst, uint32&#95;t RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a01d733f628f161dbaefbfa5d5fd1cf34">decodeRegReg</a> (MCInst &amp;Inst, uint32&#95;t Insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a4c43a77f2033f99401c30c2f7253e197">decodeRTZArg</a> (MCInst &amp;Inst, uint32&#95;t Imm, int64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a4fb3fc8c5d55a1d56d78a9df5741397b">decodeRVCInstrRdRs1ImmZero</a> (MCInst &amp;Inst, uint32&#95;t Insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a19d0efeb7b5278d64f33d0423d2bd8ac">decodeRVCInstrRdRs1Rs2</a> (MCInst &amp;Inst, uint32&#95;t Insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#adfdd862b7dee084ab03c01966116902b">decodeRVCInstrRdRs1UImm</a> (MCInst &amp;Inst, uint32&#95;t Insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#aac0bda24da3232c423757577080630c8">decodeRVCInstrRdRs2</a> (MCInst &amp;Inst, uint32&#95;t Insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a90702c263ae4dbf20b0f59ef58f13f7c">decodeRVCInstrRdSImm</a> (MCInst &amp;Inst, uint32&#95;t Insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned N&gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ab16f4562219a137cf7dfe86e7e7575cb">decodeSImmNonZeroOperand</a> (MCInst &amp;Inst, uint32&#95;t Imm, int64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned N&gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a27b716d926aba8dc616ab944809a79a6">decodeSImmOperand</a> (MCInst &amp;Inst, uint32&#95;t Imm, int64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned N&gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a5a9cf05b29f34e3c312f5fae3427022c">decodeSImmOperandAndLsl1</a> (MCInst &amp;Inst, uint32&#95;t Imm, int64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#adf09a5323307968e37109f843ad1c115">DecodeSR07RegisterClass</a> (MCInst &amp;Inst, uint32&#95;t RegNo, uint64&#95;t Address, const void &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a42c00ce63e74a689b55697c90a06a13f">decodeUImmLog2XLenNonZeroOperand</a> (MCInst &amp;Inst, uint32&#95;t Imm, int64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a1c3fc03976ed07efe25c98fabf3413a2">decodeUImmLog2XLenOperand</a> (MCInst &amp;Inst, uint32&#95;t Imm, int64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned N&gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#af906aa2b4c0a806c5ecaca392b3959be">decodeUImmNonZeroOperand</a> (MCInst &amp;Inst, uint32&#95;t Imm, int64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned N&gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a7a39f226077952a684f8169aca4f3279">decodeUImmOperand</a> (MCInst &amp;Inst, uint32&#95;t Imm, int64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#af066fcdb24a63946572929dd19609eb7">decodeVMaskReg</a> (MCInst &amp;Inst, uint32&#95;t RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ab5b7c057ba502808b645d1c15f9c09d3">DecodeVMV0RegisterClass</a> (MCInst &amp;Inst, uint32&#95;t RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a924863953fe38c5075ca2987a071b0b8">DecodeVRM2RegisterClass</a> (MCInst &amp;Inst, uint32&#95;t RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a88ce4565edd9e27d57d87c13811d631b">DecodeVRM4RegisterClass</a> (MCInst &amp;Inst, uint32&#95;t RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a8523dd0b2a00a817ecb488a195ea33cb">DecodeVRM8RegisterClass</a> (MCInst &amp;Inst, uint32&#95;t RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a91950ccc10b9478f3b9a2fb798a9abfe">DecodeVRRegisterClass</a> (MCInst &amp;Inst, uint32&#95;t RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a658e7d113d0172f3dad093f32851616c">decodeXTHeadMemPair</a> (MCInst &amp;Inst, uint32&#95;t Insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a1704cc291207f2f9935b995386e3e0c9">decodeZcmpRlist</a> (MCInst &amp;Inst, uint32&#95;t Imm, uint64&#95;t Address, const void &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a9e6acb172bd3caa13c6927593148a0f0">decodeZcmpSpimm</a> (MCInst &amp;Inst, uint32&#95;t Imm, uint64&#95;t Address, const void &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h/#adeb6f14d9f377993d79fae2efb34ecac">LLVM&#95;EXTERNAL&#95;VISIBILITY</a> void</>}
  name={<><a href="#ad982bc371e77bd90d8c3ef90909379a3">LLVMInitializeRISCVDisassembler</a> ()</>}>
</MembersIndexItem>

</MembersIndex>

## Defines Index

<MembersIndex>

<MembersIndexItem
  type="#define"
  name={<><a href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG&#95;TYPE</a>&nbsp;&nbsp;&nbsp;&quot;riscv-disassembler&quot;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a01ad2dd9c817b88b4934a9460df7bce5">TRY&#95;TO&#95;DECODE</a>&nbsp;&nbsp;&nbsp;  <a href="#ac24a9b18257a396c0cdfd093141c44fa">TRY&#95;TO&#95;DECODE&#95;WITH&#95;ADDITIONAL&#95;OPERATION</a>(FEATURE&#95;CHECKS, DECODER&#95;TABLE, <a href="/docs/api/files/lib/lib/target/lib/target/arm/mvetailpredication-cpp/#a51f62d37762db1aa829ad4fe2627fbf9">DESC</a>, \\
                                          (void)nullptr)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#ae3b1487987524b4d095ac086e78628a9">TRY&#95;TO&#95;DECODE&#95;AND&#95;ADD&#95;SP</a>&nbsp;&nbsp;&nbsp;  <a href="#ac24a9b18257a396c0cdfd093141c44fa">TRY&#95;TO&#95;DECODE&#95;WITH&#95;ADDITIONAL&#95;OPERATION</a>(FEATURE&#95;CHECKS, DECODER&#95;TABLE, <a href="/docs/api/files/lib/lib/target/lib/target/arm/mvetailpredication-cpp/#a51f62d37762db1aa829ad4fe2627fbf9">DESC</a>, \\
                                          addSPOperands(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>&nbsp;&nbsp;&nbsp;  <a href="#a01ad2dd9c817b88b4934a9460df7bce5">TRY&#95;TO&#95;DECODE</a>(STI.hasFeature(FEATURE), DECODER&#95;TABLE, <a href="/docs/api/files/lib/lib/target/lib/target/arm/mvetailpredication-cpp/#a51f62d37762db1aa829ad4fe2627fbf9">DESC</a>)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#ac24a9b18257a396c0cdfd093141c44fa">TRY&#95;TO&#95;DECODE&#95;WITH&#95;ADDITIONAL&#95;OPERATION</a>&nbsp;&nbsp;&nbsp;  do &#123;                                                                         \\
    <a href="/docs/api/files/lib/lib/passes/passbuilderbindings-cpp/#acdfbcf188e2d4a80837e89de2ccdffab">if</a> (FEATURE&#95;CHECKS) &#123;                                                      \\
      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(dbgs() &lt;&lt; &quot;Trying &quot; DESC &quot;:\\n&quot;);                              \\
      <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Result =                                                    \\
          decodeInstruction(DECODER&#95;TABLE, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, this, STI);      \\
      <a href="/docs/api/files/lib/lib/passes/passbuilderbindings-cpp/#acdfbcf188e2d4a80837e89de2ccdffab">if</a> (Result != <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#aae15979c93f7f0929116b975b5c46cd6">MCDisassembler::Fail</a>) &#123;                                    \\
        ADDITIONAL&#95;OPERATION;                                                  \\
        return Result;                                                         \\
      &#125;                                                                        \\
    &#125;                                                                          \\
  &#125; <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmreflect-cpp/#a503c0214540e80733c0a0c53c067e6ee">while</a> (false)</>}>
</MembersIndexItem>

</MembersIndex>


<SectionDefinition>

## Functions

### createRISCVDisassembler() {#a4dc25c8de2ea07d7f08f7af41f298b7e}

<MemberDefinition
  prototype={<>static MCDisassembler &#42; createRISCVDisassembler (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/target">Target</a> &amp; T, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp; STI, <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp; Ctx)</>}
  labels = {["static"]}>

Definition at line <a href="#l00061">61</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeCLUIImmOperand() {#a716f7b449a7cf38660b6f55858fc2308}

<MemberDefinition
  prototype={<>static DecodeStatus decodeCLUIImmOperand (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Imm, int64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00392">392</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeCSSPushPopchk() {#a7644a0e2bcc52e1863d42f64b7690b0d}

<MemberDefinition
  prototype={<>static DecodeStatus decodeCSSPushPopchk (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00474">474</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### DecodeFPR16RegisterClass() {#aed550a5b0a70ab51519b9fc5ab7ea4d9}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeFPR16RegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00125">125</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### DecodeFPR32CRegisterClass() {#a650d6cb5d9207463a2b420afaff1f488}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeFPR32CRegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00147">147</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### DecodeFPR32RegisterClass() {#a83b8262d9a6235e7f0707e9eab6b82a6}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeFPR32RegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00136">136</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### DecodeFPR64CRegisterClass() {#abdfa60ed3d8f1a5d58914d275709de02}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeFPR64CRegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00169">169</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### DecodeFPR64RegisterClass() {#a3d490b02154a9841e63ebb6293176d26}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeFPR64RegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00158">158</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeFRMArg() {#adc3617a91dd15eebf477e074cf7d57bf}

<MemberDefinition
  prototype={<>static DecodeStatus decodeFRMArg (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Imm, int64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00403">403</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### DecodeGPRCRegisterClass() {#a3b485500cc5254e9953c767f6cceb455}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeGPRCRegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00200">200</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### DecodeGPRF16RegisterClass() {#a52685adb34dcf188c60c2ba51d525985}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeGPRF16RegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00088">88</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### DecodeGPRF32RegisterClass() {#ac1ab8132c146da3c4dba810064ac142a}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeGPRF32RegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00101">101</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### DecodeGPRNoX0RegisterClass() {#adba75c2fd5fbcb44953fcb1a126a0deb}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeGPRNoX0RegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00180">180</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### DecodeGPRNoX0X2RegisterClass() {#aabd084581c6eb598ca4d57c50cf66008}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeGPRNoX0X2RegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint64&#95;t RegNo, uint32&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00191">191</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### DecodeGPRPairRegisterClass() {#a92a882831081786f843c7c6576f3f07c}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeGPRPairRegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00211">211</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### DecodeGPRRegisterClass() {#aedf05d82c0c624910fd446082c570568}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeGPRRegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00075">75</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### DecodeGPRX1X5RegisterClass() {#a3064c510d24cadb88ee0ba9bd478b2d5}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeGPRX1X5RegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00114">114</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeRegReg() {#a01d733f628f161dbaefbfa5d5fd1cf34}

<MemberDefinition
  prototype={<>static DecodeStatus decodeRegReg (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00564">564</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeRTZArg() {#a4c43a77f2033f99401c30c2f7253e197}

<MemberDefinition
  prototype={<>static DecodeStatus decodeRTZArg (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Imm, int64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00413">413</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeRVCInstrRdRs1ImmZero() {#a4fb3fc8c5d55a1d56d78a9df5741397b}

<MemberDefinition
  prototype={<>static DecodeStatus decodeRVCInstrRdRs1ImmZero (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00462">462</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeRVCInstrRdRs1Rs2() {#a19d0efeb7b5278d64f33d0423d2bd8ac}

<MemberDefinition
  prototype={<>static DecodeStatus decodeRVCInstrRdRs1Rs2 (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00519">519</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeRVCInstrRdRs1UImm() {#adfdd862b7dee084ab03c01966116902b}

<MemberDefinition
  prototype={<>static DecodeStatus decodeRVCInstrRdRs1UImm (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00496">496</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeRVCInstrRdRs2() {#aac0bda24da3232c423757577080630c8}

<MemberDefinition
  prototype={<>static DecodeStatus decodeRVCInstrRdRs2 (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00509">509</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeRVCInstrRdSImm() {#a90702c263ae4dbf20b0f59ef58f13f7c}

<MemberDefinition
  prototype={<>static DecodeStatus decodeRVCInstrRdSImm (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00484">484</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeSImmNonZeroOperand() {#ab16f4562219a137cf7dfe86e7e7575cb}

<MemberDefinition
  template={<>template &lt;unsigned N&gt;</>}
  prototype={<>static DecodeStatus decodeSImmNonZeroOperand (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Imm, int64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00372">372</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeSImmOperand() {#a27b716d926aba8dc616ab944809a79a6}

<MemberDefinition
  template={<>template &lt;unsigned N&gt;</>}
  prototype={<>static DecodeStatus decodeSImmOperand (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Imm, int64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00362">362</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeSImmOperandAndLsl1() {#a5a9cf05b29f34e3c312f5fae3427022c}

<MemberDefinition
  template={<>template &lt;unsigned N&gt;</>}
  prototype={<>static DecodeStatus decodeSImmOperandAndLsl1 (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Imm, int64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00381">381</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### DecodeSR07RegisterClass() {#adf09a5323307968e37109f843ad1c115}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeSR07RegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> void &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00227">227</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeUImmLog2XLenNonZeroOperand() {#a42c00ce63e74a689b55697c90a06a13f}

<MemberDefinition
  prototype={<>static DecodeStatus decodeUImmLog2XLenNonZeroOperand (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Imm, int64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00354">354</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeUImmLog2XLenOperand() {#a1c3fc03976ed07efe25c98fabf3413a2}

<MemberDefinition
  prototype={<>static DecodeStatus decodeUImmLog2XLenOperand (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Imm, int64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00331">331</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeUImmNonZeroOperand() {#af906aa2b4c0a806c5ecaca392b3959be}

<MemberDefinition
  template={<>template &lt;unsigned N&gt;</>}
  prototype={<>static DecodeStatus decodeUImmNonZeroOperand (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Imm, int64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00345">345</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeUImmOperand() {#a7a39f226077952a684f8169aca4f3279}

<MemberDefinition
  template={<>template &lt;unsigned N&gt;</>}
  prototype={<>static DecodeStatus decodeUImmOperand (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Imm, int64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00323">323</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeVMaskReg() {#af066fcdb24a63946572929dd19609eb7}

<MemberDefinition
  prototype={<>static DecodeStatus decodeVMaskReg (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00310">310</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### DecodeVMV0RegisterClass() {#ab5b7c057ba502808b645d1c15f9c09d3}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVMV0RegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00300">300</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### DecodeVRM2RegisterClass() {#a924863953fe38c5075ca2987a071b0b8}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVRM2RegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00249">249</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### DecodeVRM4RegisterClass() {#a88ce4565edd9e27d57d87c13811d631b}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVRM4RegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00266">266</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### DecodeVRM8RegisterClass() {#a8523dd0b2a00a817ecb488a195ea33cb}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVRM8RegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00283">283</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### DecodeVRRegisterClass() {#a91950ccc10b9478f3b9a2fb798a9abfe}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVRRegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00238">238</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeXTHeadMemPair() {#a658e7d113d0172f3dad093f32851616c}

<MemberDefinition
  prototype={<>static DecodeStatus decodeXTHeadMemPair (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00530">530</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeZcmpRlist() {#a1704cc291207f2f9935b995386e3e0c9}

<MemberDefinition
  prototype={<>static DecodeStatus decodeZcmpRlist (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Imm, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> void &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00556">556</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### decodeZcmpSpimm() {#a9e6acb172bd3caa13c6927593148a0f0}

<MemberDefinition
  prototype={<>static DecodeStatus decodeZcmpSpimm (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t Imm, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> void &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00573">573</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### LLVMInitializeRISCVDisassembler() {#ad982bc371e77bd90d8c3ef90909379a3}

<MemberDefinition
  prototype={<>LLVM&#95;EXTERNAL&#95;VISIBILITY void LLVMInitializeRISCVDisassembler ()</>}>

Definition at line <a href="#l00067">67</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Defines

### DEBUG&#95;TYPE {#ad78e062f62e0d6e453941fb4ca843e4d}

<MemberDefinition
  prototype={<>#define DEBUG&#95;TYPE&nbsp;&nbsp;&nbsp;&quot;riscv-disassembler&quot;</>}>

Definition at line <a href="#l00028">28</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### TRY&#95;TO&#95;DECODE {#a01ad2dd9c817b88b4934a9460df7bce5}

<MemberDefinition
  prototype={<>#define TRY&#95;TO&#95;DECODE&nbsp;&nbsp;&nbsp;  <a href="#ac24a9b18257a396c0cdfd093141c44fa">TRY&#95;TO&#95;DECODE&#95;WITH&#95;ADDITIONAL&#95;OPERATION</a>(FEATURE&#95;CHECKS, DECODER&#95;TABLE, <a href="/docs/api/files/lib/lib/target/lib/target/arm/mvetailpredication-cpp/#a51f62d37762db1aa829ad4fe2627fbf9">DESC</a>, \\
                                          (void)nullptr)</>}>

Definition at line <a href="#l00604">604</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### TRY&#95;TO&#95;DECODE&#95;AND&#95;ADD&#95;SP {#ae3b1487987524b4d095ac086e78628a9}

<MemberDefinition
  prototype={<>#define TRY&#95;TO&#95;DECODE&#95;AND&#95;ADD&#95;SP&nbsp;&nbsp;&nbsp;  <a href="#ac24a9b18257a396c0cdfd093141c44fa">TRY&#95;TO&#95;DECODE&#95;WITH&#95;ADDITIONAL&#95;OPERATION</a>(FEATURE&#95;CHECKS, DECODER&#95;TABLE, <a href="/docs/api/files/lib/lib/target/lib/target/arm/mvetailpredication-cpp/#a51f62d37762db1aa829ad4fe2627fbf9">DESC</a>, \\
                                          addSPOperands(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</>}>

Definition at line <a href="#l00601">601</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### TRY&#95;TO&#95;DECODE&#95;FEATURE {#a55b7f8eecc7299a1c4f5955748598846}

<MemberDefinition
  prototype={<>#define TRY&#95;TO&#95;DECODE&#95;FEATURE&nbsp;&nbsp;&nbsp;  <a href="#a01ad2dd9c817b88b4934a9460df7bce5">TRY&#95;TO&#95;DECODE</a>(STI.hasFeature(FEATURE), DECODER&#95;TABLE, <a href="/docs/api/files/lib/lib/target/lib/target/arm/mvetailpredication-cpp/#a51f62d37762db1aa829ad4fe2627fbf9">DESC</a>)</>}>

Definition at line <a href="#l00607">607</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

### TRY&#95;TO&#95;DECODE&#95;WITH&#95;ADDITIONAL&#95;OPERATION {#ac24a9b18257a396c0cdfd093141c44fa}

<MemberDefinition
  prototype={<>#define TRY&#95;TO&#95;DECODE&#95;WITH&#95;ADDITIONAL&#95;OPERATION&nbsp;&nbsp;&nbsp;  do &#123;                                                                         \\
    <a href="/docs/api/files/lib/lib/passes/passbuilderbindings-cpp/#acdfbcf188e2d4a80837e89de2ccdffab">if</a> (FEATURE&#95;CHECKS) &#123;                                                      \\
      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(dbgs() &lt;&lt; &quot;Trying &quot; DESC &quot;:\\n&quot;);                              \\
      <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Result =                                                    \\
          decodeInstruction(DECODER&#95;TABLE, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, this, STI);      \\
      <a href="/docs/api/files/lib/lib/passes/passbuilderbindings-cpp/#acdfbcf188e2d4a80837e89de2ccdffab">if</a> (Result != <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#aae15979c93f7f0929116b975b5c46cd6">MCDisassembler::Fail</a>) &#123;                                    \\
        ADDITIONAL&#95;OPERATION;                                                  \\
        return Result;                                                         \\
      &#125;                                                                        \\
    &#125;                                                                          \\
  &#125; <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmreflect-cpp/#a503c0214540e80733c0a0c53c067e6ee">while</a> (false)</>}>

Definition at line <a href="#l00589">589</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/disassembler/riscvdisassembler-cpp">RISCVDisassembler.cpp</a>.
</MemberDefinition>

</SectionDefinition>

## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><Highlight kind="comment">//===-- RISCVDisassembler.cpp - Disassembler for RISC-V -------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><Highlight kind="normal"></Highlight><Highlight kind="comment">// See https://llvm.org/LICENSE.txt for license information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><Highlight kind="normal"></Highlight><Highlight kind="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><Highlight kind="normal"></Highlight><Highlight kind="comment">// This file implements the RISCVDisassembler class.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/mctargetdesc/riscvbaseinfo-h">MCTargetDesc/RISCVBaseInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/mctargetdesc/riscvmctargetdesc-h">MCTargetDesc/RISCVMCTargetDesc.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/targetinfo/riscvtargetinfo-h">TargetInfo/RISCVTargetInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mccontext-h">llvm/MC/MCContext.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcdecoderops-h">llvm/MC/MCDecoderOps.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/include/llvm/mc/mcdisassembler/mcdisassembler-h">llvm/MC/MCDisassembler/MCDisassembler.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinst-h">llvm/MC/MCInst.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrinfo-h">llvm/MC/MCInstrInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcregisterinfo-h">llvm/MC/MCRegisterInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcsubtargetinfo-h">llvm/MC/MCSubtargetInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/targetregistry-h">llvm/MC/TargetRegistry.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/endian-h">llvm/Support/Endian.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><Highlight kind="normal"></Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm">llvm</a>;</Highlight></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28" lineLink="#ad78e062f62e0d6e453941fb4ca843e4d"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define DEBUG&#95;TYPE &quot;riscv-disassembler&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><Highlight kind="normal"></Highlight><Highlight kind="keyword">typedef</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a>;</Highlight></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32" lineLink="/docs/api/namespaces/anonymous-riscvdisassembler-cpp-"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33" lineLink="/docs/api/classes/anonymous-namespace-riscvdisassembler-cpp-/riscvdisassembler"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/anonymous-namespace-riscvdisassembler-cpp-/riscvdisassembler/#a2a852f43044e99236128d59bac495bdb">RISCVDisassembler</a> : </Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a07639073d0bfe2f90b94ced7f2944596">MCDisassembler</a> &#123;</Highlight></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34"><Highlight kind="normal">  std::unique&#95;ptr&lt;MCInstrInfo const&gt; </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> MCII;</Highlight></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36"><Highlight kind="normal"></Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37" lineLink="/docs/api/classes/anonymous-namespace-riscvdisassembler-cpp-/riscvdisassembler/#a2a852f43044e99236128d59bac495bdb"><Highlight kind="normal">  <a href="/docs/api/classes/anonymous-namespace-riscvdisassembler-cpp-/riscvdisassembler/#a2a852f43044e99236128d59bac495bdb">RISCVDisassembler</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp;<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>, <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp;Ctx,</Highlight></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38"><Highlight kind="normal">                    <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> &#42;MCII)</Highlight></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39"><Highlight kind="normal">      : <a href="/docs/api/classes/llvm/mcdisassembler/#a07639073d0bfe2f90b94ced7f2944596">MCDisassembler</a>(<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>, Ctx), MCII(MCII) &#123;&#125;</Highlight></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> getInstruction(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Instr, uint64&#95;t &amp;<a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>,</Highlight></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><Highlight kind="normal">                              <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> Bytes, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43"><Highlight kind="normal">                              <a href="/docs/api/classes/llvm/raw-ostream">raw&#95;ostream</a> &amp;CStream) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45"><Highlight kind="normal"></Highlight><Highlight kind="keyword">private</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> addSPOperands(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> getInstruction48(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Instr, uint64&#95;t &amp;<a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>,</Highlight></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><Highlight kind="normal">                                <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> Bytes, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"><Highlight kind="normal">                                <a href="/docs/api/classes/llvm/raw-ostream">raw&#95;ostream</a> &amp;CStream) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> getInstruction32(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Instr, uint64&#95;t &amp;<a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>,</Highlight></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53"><Highlight kind="normal">                                <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> Bytes, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"><Highlight kind="normal">                                <a href="/docs/api/classes/llvm/raw-ostream">raw&#95;ostream</a> &amp;CStream) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> getInstruction16(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Instr, uint64&#95;t &amp;<a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>,</Highlight></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56"><Highlight kind="normal">                                <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> Bytes, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57"><Highlight kind="normal">                                <a href="/docs/api/classes/llvm/raw-ostream">raw&#95;ostream</a> &amp;CStream) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// end anonymous namespace</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61" lineLink="#a4dc25c8de2ea07d7f08f7af41f298b7e"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;<a href="#a4dc25c8de2ea07d7f08f7af41f298b7e">createRISCVDisassembler</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/target">Target</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>,</Highlight></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62"><Highlight kind="normal">                                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp;STI,</Highlight></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"><Highlight kind="normal">                                               <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp;Ctx) &#123;</Highlight></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/anonymous-namespace-riscvdisassembler-cpp-/riscvdisassembler/#a2a852f43044e99236128d59bac495bdb">RISCVDisassembler</a>(STI, Ctx, <a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>.createMCInstrInfo());</Highlight></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67" lineLink="#ad982bc371e77bd90d8c3ef90909379a3"><Highlight kind="normal"></Highlight><Highlight kind="keyword">extern</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="stringliteral">&quot;C&quot;</Highlight><Highlight kind="normal"> <a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h/#adeb6f14d9f377993d79fae2efb34ecac">LLVM&#95;EXTERNAL&#95;VISIBILITY</a> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="#ad982bc371e77bd90d8c3ef90909379a3">LLVMInitializeRISCVDisassembler</a>() &#123;</Highlight></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Register the disassembler for each target.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/targetregistry/#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a href="/docs/api/namespaces/llvm/#a3568b368ff108cf4afed7b8ae32ded70">getTheRISCV32Target</a>(),</Highlight></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70"><Highlight kind="normal">                                         <a href="#a4dc25c8de2ea07d7f08f7af41f298b7e">createRISCVDisassembler</a>);</Highlight></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/targetregistry/#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a href="/docs/api/namespaces/llvm/#ab86cdf9a38a9729ea849bcb012fc075d">getTheRISCV64Target</a>(),</Highlight></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72"><Highlight kind="normal">                                         <a href="#a4dc25c8de2ea07d7f08f7af41f298b7e">createRISCVDisassembler</a>);</Highlight></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75" lineLink="#aedf05d82c0c624910fd446082c570568"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t RegNo,</Highlight></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76"><Highlight kind="normal">                                           uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77"><Highlight kind="normal">                                           </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsRVE = Decoder-&gt;<a href="/docs/api/classes/llvm/mcdisassembler/#a57b573a66309ec3c072526b51f055be0">getSubtargetInfo</a>().<a href="/docs/api/classes/llvm/mcsubtargetinfo/#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(RISCV::FeatureStdExtE);</Highlight></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt;= 32 || (IsRVE &amp;&amp; RegNo &gt;= 16))</Highlight></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RISCV::X0 + RegNo;</Highlight></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</Highlight></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88" lineLink="#a52685adb34dcf188c60c2ba51d525985"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a52685adb34dcf188c60c2ba51d525985">DecodeGPRF16RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t RegNo,</Highlight></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89"><Highlight kind="normal">                                              uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsRVE = Decoder-&gt;<a href="/docs/api/classes/llvm/mcdisassembler/#a57b573a66309ec3c072526b51f055be0">getSubtargetInfo</a>().<a href="/docs/api/classes/llvm/mcsubtargetinfo/#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(RISCV::FeatureStdExtE);</Highlight></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt;= 32 || (IsRVE &amp;&amp; RegNo &gt;= 16))</Highlight></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RISCV::X0&#95;H + RegNo;</Highlight></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</Highlight></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101" lineLink="#ac1ab8132c146da3c4dba810064ac142a"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ac1ab8132c146da3c4dba810064ac142a">DecodeGPRF32RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t RegNo,</Highlight></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102"><Highlight kind="normal">                                              uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsRVE = Decoder-&gt;<a href="/docs/api/classes/llvm/mcdisassembler/#a57b573a66309ec3c072526b51f055be0">getSubtargetInfo</a>().<a href="/docs/api/classes/llvm/mcsubtargetinfo/#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(RISCV::FeatureStdExtE);</Highlight></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt;= 32 || (IsRVE &amp;&amp; RegNo &gt;= 16))</Highlight></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RISCV::X0&#95;W + RegNo;</Highlight></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</Highlight></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114" lineLink="#a3064c510d24cadb88ee0ba9bd478b2d5"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a3064c510d24cadb88ee0ba9bd478b2d5">DecodeGPRX1X5RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t RegNo,</Highlight></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115"><Highlight kind="normal">                                               uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116"><Highlight kind="normal">                                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RISCV::X0 + RegNo;</Highlight></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> != RISCV::X1 &amp;&amp; <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> != RISCV::X5)</Highlight></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</Highlight></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125" lineLink="#aed550a5b0a70ab51519b9fc5ab7ea4d9"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#aed550a5b0a70ab51519b9fc5ab7ea4d9">DecodeFPR16RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t RegNo,</Highlight></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126"><Highlight kind="normal">                                             uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127"><Highlight kind="normal">                                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt;= 32)</Highlight></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RISCV::F0&#95;H + RegNo;</Highlight></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</Highlight></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136" lineLink="#a83b8262d9a6235e7f0707e9eab6b82a6"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a83b8262d9a6235e7f0707e9eab6b82a6">DecodeFPR32RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t RegNo,</Highlight></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137"><Highlight kind="normal">                                             uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138"><Highlight kind="normal">                                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt;= 32)</Highlight></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RISCV::F0&#95;F + RegNo;</Highlight></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</Highlight></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147" lineLink="#a650d6cb5d9207463a2b420afaff1f488"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a650d6cb5d9207463a2b420afaff1f488">DecodeFPR32CRegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t RegNo,</Highlight></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><Highlight kind="normal">                                              uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt;= 8) &#123;</Highlight></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RISCV::F8&#95;F + RegNo;</Highlight></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</Highlight></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158" lineLink="#a3d490b02154a9841e63ebb6293176d26"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a3d490b02154a9841e63ebb6293176d26">DecodeFPR64RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t RegNo,</Highlight></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159"><Highlight kind="normal">                                             uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160"><Highlight kind="normal">                                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt;= 32)</Highlight></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RISCV::F0&#95;D + RegNo;</Highlight></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</Highlight></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169" lineLink="#abdfa60ed3d8f1a5d58914d275709de02"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#abdfa60ed3d8f1a5d58914d275709de02">DecodeFPR64CRegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t RegNo,</Highlight></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170"><Highlight kind="normal">                                              uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt;= 8) &#123;</Highlight></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RISCV::F8&#95;D + RegNo;</Highlight></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</Highlight></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180" lineLink="#adba75c2fd5fbcb44953fcb1a126a0deb"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#adba75c2fd5fbcb44953fcb1a126a0deb">DecodeGPRNoX0RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t RegNo,</Highlight></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"><Highlight kind="normal">                                               uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182"><Highlight kind="normal">                                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo == 0) &#123;</Highlight></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(Inst, RegNo, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191" lineLink="#aabd084581c6eb598ca4d57c50cf66008"><Highlight kind="normal"><a href="#aabd084581c6eb598ca4d57c50cf66008">DecodeGPRNoX0X2RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint64&#95;t RegNo, uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192"><Highlight kind="normal">                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo == 2) &#123;</Highlight></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#adba75c2fd5fbcb44953fcb1a126a0deb">DecodeGPRNoX0RegisterClass</a>(Inst, RegNo, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200" lineLink="#a3b485500cc5254e9953c767f6cceb455"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a3b485500cc5254e9953c767f6cceb455">DecodeGPRCRegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t RegNo,</Highlight></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"><Highlight kind="normal">                                            uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><Highlight kind="normal">                                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt;= 8)</Highlight></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RISCV::X8 + RegNo;</Highlight></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</Highlight></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211" lineLink="#a92a882831081786f843c7c6576f3f07c"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a92a882831081786f843c7c6576f3f07c">DecodeGPRPairRegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t RegNo,</Highlight></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212"><Highlight kind="normal">                                               uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><Highlight kind="normal">                                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt;= 32 || RegNo % 2)</Highlight></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/anonymous-namespace-riscvdisassembler-cpp-/riscvdisassembler/#a2a852f43044e99236128d59bac495bdb">RISCVDisassembler</a> &#42;Dis =</Highlight></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="keyword">const </Highlight><Highlight kind="normal"><a href="/docs/api/classes/anonymous-namespace-riscvdisassembler-cpp-/riscvdisassembler/#a2a852f43044e99236128d59bac495bdb">RISCVDisassembler</a> &#42;</Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(Decoder);</Highlight></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;RI = Dis-&gt;getContext().getRegisterInfo();</Highlight></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RI-&gt;<a href="/docs/api/classes/llvm/mcregisterinfo/#a2168c5f22e98b5c471060a3dfc1ec0db">getMatchingSuperReg</a>(</Highlight></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221"><Highlight kind="normal">      RISCV::X0 + RegNo, RISCV::sub&#95;gpr&#95;even,</Highlight></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222"><Highlight kind="normal">      &amp;RISCVMCRegisterClasses&#91;RISCV::GPRPairRegClassID&#93;);</Highlight></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</Highlight></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227" lineLink="#adf09a5323307968e37109f843ad1c115"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#adf09a5323307968e37109f843ad1c115">DecodeSR07RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t RegNo,</Highlight></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><Highlight kind="normal">                                            uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229"><Highlight kind="normal">                                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt;= 8)</Highlight></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = (RegNo &lt; 2) ? (RegNo + RISCV::X8) : (RegNo - 2 + RISCV::X18);</Highlight></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</Highlight></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238" lineLink="#a91950ccc10b9478f3b9a2fb798a9abfe"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a91950ccc10b9478f3b9a2fb798a9abfe">DecodeVRRegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t RegNo,</Highlight></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><Highlight kind="normal">                                          uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><Highlight kind="normal">                                          </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt;= 32)</Highlight></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RISCV::V0 + RegNo;</Highlight></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</Highlight></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249" lineLink="#a924863953fe38c5075ca2987a071b0b8"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a924863953fe38c5075ca2987a071b0b8">DecodeVRM2RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t RegNo,</Highlight></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"><Highlight kind="normal">                                            uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251"><Highlight kind="normal">                                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt;= 32 || RegNo % 2)</Highlight></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/anonymous-namespace-riscvdisassembler-cpp-/riscvdisassembler/#a2a852f43044e99236128d59bac495bdb">RISCVDisassembler</a> &#42;Dis =</Highlight></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="keyword">const </Highlight><Highlight kind="normal"><a href="/docs/api/classes/anonymous-namespace-riscvdisassembler-cpp-/riscvdisassembler/#a2a852f43044e99236128d59bac495bdb">RISCVDisassembler</a> &#42;</Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(Decoder);</Highlight></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;RI = Dis-&gt;getContext().getRegisterInfo();</Highlight></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> =</Highlight></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259"><Highlight kind="normal">      RI-&gt;<a href="/docs/api/classes/llvm/mcregisterinfo/#a2168c5f22e98b5c471060a3dfc1ec0db">getMatchingSuperReg</a>(RISCV::V0 + RegNo, RISCV::sub&#95;vrm1&#95;0,</Highlight></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260"><Highlight kind="normal">                              &amp;RISCVMCRegisterClasses&#91;RISCV::VRM2RegClassID&#93;);</Highlight></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</Highlight></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266" lineLink="#a88ce4565edd9e27d57d87c13811d631b"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a88ce4565edd9e27d57d87c13811d631b">DecodeVRM4RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t RegNo,</Highlight></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267"><Highlight kind="normal">                                            uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268"><Highlight kind="normal">                                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt;= 32 || RegNo % 4)</Highlight></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/anonymous-namespace-riscvdisassembler-cpp-/riscvdisassembler/#a2a852f43044e99236128d59bac495bdb">RISCVDisassembler</a> &#42;Dis =</Highlight></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="keyword">const </Highlight><Highlight kind="normal"><a href="/docs/api/classes/anonymous-namespace-riscvdisassembler-cpp-/riscvdisassembler/#a2a852f43044e99236128d59bac495bdb">RISCVDisassembler</a> &#42;</Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(Decoder);</Highlight></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;RI = Dis-&gt;getContext().getRegisterInfo();</Highlight></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> =</Highlight></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276"><Highlight kind="normal">      RI-&gt;<a href="/docs/api/classes/llvm/mcregisterinfo/#a2168c5f22e98b5c471060a3dfc1ec0db">getMatchingSuperReg</a>(RISCV::V0 + RegNo, RISCV::sub&#95;vrm1&#95;0,</Highlight></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><Highlight kind="normal">                              &amp;RISCVMCRegisterClasses&#91;RISCV::VRM4RegClassID&#93;);</Highlight></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</Highlight></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283" lineLink="#a8523dd0b2a00a817ecb488a195ea33cb"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a8523dd0b2a00a817ecb488a195ea33cb">DecodeVRM8RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t RegNo,</Highlight></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284"><Highlight kind="normal">                                            uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285"><Highlight kind="normal">                                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt;= 32 || RegNo % 8)</Highlight></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/anonymous-namespace-riscvdisassembler-cpp-/riscvdisassembler/#a2a852f43044e99236128d59bac495bdb">RISCVDisassembler</a> &#42;Dis =</Highlight></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="keyword">const </Highlight><Highlight kind="normal"><a href="/docs/api/classes/anonymous-namespace-riscvdisassembler-cpp-/riscvdisassembler/#a2a852f43044e99236128d59bac495bdb">RISCVDisassembler</a> &#42;</Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(Decoder);</Highlight></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;RI = Dis-&gt;getContext().getRegisterInfo();</Highlight></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> =</Highlight></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293"><Highlight kind="normal">      RI-&gt;<a href="/docs/api/classes/llvm/mcregisterinfo/#a2168c5f22e98b5c471060a3dfc1ec0db">getMatchingSuperReg</a>(RISCV::V0 + RegNo, RISCV::sub&#95;vrm1&#95;0,</Highlight></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294"><Highlight kind="normal">                              &amp;RISCVMCRegisterClasses&#91;RISCV::VRM8RegClassID&#93;);</Highlight></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</Highlight></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300" lineLink="#ab5b7c057ba502808b645d1c15f9c09d3"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ab5b7c057ba502808b645d1c15f9c09d3">DecodeVMV0RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t RegNo,</Highlight></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301"><Highlight kind="normal">                                            uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302"><Highlight kind="normal">                                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo)</Highlight></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(RISCV::V0));</Highlight></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310" lineLink="#af066fcdb24a63946572929dd19609eb7"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#af066fcdb24a63946572929dd19609eb7">decodeVMaskReg</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t RegNo,</Highlight></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311"><Highlight kind="normal">                                   uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312"><Highlight kind="normal">                                   </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt;= 2)</Highlight></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = (RegNo == 0) ? RISCV::V0 : RISCV::NoRegister;</Highlight></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</Highlight></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> N&gt;</Highlight></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323" lineLink="#a7a39f226077952a684f8169aca4f3279"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a7a39f226077952a684f8169aca4f3279">decodeUImmOperand</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t Imm,</Highlight></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324"><Highlight kind="normal">                                      int64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325"><Highlight kind="normal">                                      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/#a87e65296f2a6d9570117a852af342764">isUInt&lt;N&gt;</a>(Imm) &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Invalid immediate&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</Highlight></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00330" /><CodeLine lineNumber="330"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00331" /><CodeLine lineNumber="331" lineLink="#a1c3fc03976ed07efe25c98fabf3413a2"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a1c3fc03976ed07efe25c98fabf3413a2">decodeUImmLog2XLenOperand</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t Imm,</Highlight></CodeLine>
<Link id="l00332" /><CodeLine lineNumber="332"><Highlight kind="normal">                                              int64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00333" /><CodeLine lineNumber="333"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00334" /><CodeLine lineNumber="334"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/#a87e65296f2a6d9570117a852af342764">isUInt&lt;6&gt;</a>(Imm) &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Invalid immediate&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00335" /><CodeLine lineNumber="335"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00336" /><CodeLine lineNumber="336"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!Decoder-&gt;<a href="/docs/api/classes/llvm/mcdisassembler/#a57b573a66309ec3c072526b51f055be0">getSubtargetInfo</a>().<a href="/docs/api/classes/llvm/mcsubtargetinfo/#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(RISCV::Feature64Bit) &amp;&amp;</Highlight></CodeLine>
<Link id="l00337" /><CodeLine lineNumber="337"><Highlight kind="normal">      !<a href="/docs/api/namespaces/llvm/#a87e65296f2a6d9570117a852af342764">isUInt&lt;5&gt;</a>(Imm))</Highlight></CodeLine>
<Link id="l00338" /><CodeLine lineNumber="338"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00339" /><CodeLine lineNumber="339"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00340" /><CodeLine lineNumber="340"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</Highlight></CodeLine>
<Link id="l00341" /><CodeLine lineNumber="341"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00342" /><CodeLine lineNumber="342"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00343" /><CodeLine lineNumber="343"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00344" /><CodeLine lineNumber="344"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> N&gt;</Highlight></CodeLine>
<Link id="l00345" /><CodeLine lineNumber="345" lineLink="#af906aa2b4c0a806c5ecaca392b3959be"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#af906aa2b4c0a806c5ecaca392b3959be">decodeUImmNonZeroOperand</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t Imm,</Highlight></CodeLine>
<Link id="l00346" /><CodeLine lineNumber="346"><Highlight kind="normal">                                             int64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00347" /><CodeLine lineNumber="347"><Highlight kind="normal">                                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00348" /><CodeLine lineNumber="348"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Imm == 0)</Highlight></CodeLine>
<Link id="l00349" /><CodeLine lineNumber="349"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00350" /><CodeLine lineNumber="350"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a7a39f226077952a684f8169aca4f3279">decodeUImmOperand&lt;N&gt;</a>(Inst, Imm, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00351" /><CodeLine lineNumber="351"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00352" /><CodeLine lineNumber="352"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00353" /><CodeLine lineNumber="353"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l00354" /><CodeLine lineNumber="354" lineLink="#a42c00ce63e74a689b55697c90a06a13f"><Highlight kind="normal"><a href="#a42c00ce63e74a689b55697c90a06a13f">decodeUImmLog2XLenNonZeroOperand</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t Imm, int64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00355" /><CodeLine lineNumber="355"><Highlight kind="normal">                                 </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00356" /><CodeLine lineNumber="356"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Imm == 0)</Highlight></CodeLine>
<Link id="l00357" /><CodeLine lineNumber="357"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00358" /><CodeLine lineNumber="358"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a1c3fc03976ed07efe25c98fabf3413a2">decodeUImmLog2XLenOperand</a>(Inst, Imm, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00359" /><CodeLine lineNumber="359"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00360" /><CodeLine lineNumber="360"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00361" /><CodeLine lineNumber="361"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> N&gt;</Highlight></CodeLine>
<Link id="l00362" /><CodeLine lineNumber="362" lineLink="#a27b716d926aba8dc616ab944809a79a6"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a27b716d926aba8dc616ab944809a79a6">decodeSImmOperand</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t Imm,</Highlight></CodeLine>
<Link id="l00363" /><CodeLine lineNumber="363"><Highlight kind="normal">                                      int64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00364" /><CodeLine lineNumber="364"><Highlight kind="normal">                                      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00365" /><CodeLine lineNumber="365"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/#a87e65296f2a6d9570117a852af342764">isUInt&lt;N&gt;</a>(Imm) &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Invalid immediate&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00366" /><CodeLine lineNumber="366"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Sign-extend the number in the bottom N bits of Imm</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00367" /><CodeLine lineNumber="367"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a href="/docs/api/namespaces/llvm/#ad12a58d7f81a304e0c568ad2210bc4fe">SignExtend64&lt;N&gt;</a>(Imm)));</Highlight></CodeLine>
<Link id="l00368" /><CodeLine lineNumber="368"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00369" /><CodeLine lineNumber="369"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00370" /><CodeLine lineNumber="370"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00371" /><CodeLine lineNumber="371"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> N&gt;</Highlight></CodeLine>
<Link id="l00372" /><CodeLine lineNumber="372" lineLink="#ab16f4562219a137cf7dfe86e7e7575cb"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ab16f4562219a137cf7dfe86e7e7575cb">decodeSImmNonZeroOperand</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t Imm,</Highlight></CodeLine>
<Link id="l00373" /><CodeLine lineNumber="373"><Highlight kind="normal">                                             int64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00374" /><CodeLine lineNumber="374"><Highlight kind="normal">                                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00375" /><CodeLine lineNumber="375"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Imm == 0)</Highlight></CodeLine>
<Link id="l00376" /><CodeLine lineNumber="376"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00377" /><CodeLine lineNumber="377"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a27b716d926aba8dc616ab944809a79a6">decodeSImmOperand&lt;N&gt;</a>(Inst, Imm, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00378" /><CodeLine lineNumber="378"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00379" /><CodeLine lineNumber="379"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00380" /><CodeLine lineNumber="380"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> N&gt;</Highlight></CodeLine>
<Link id="l00381" /><CodeLine lineNumber="381" lineLink="#a5a9cf05b29f34e3c312f5fae3427022c"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a5a9cf05b29f34e3c312f5fae3427022c">decodeSImmOperandAndLsl1</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t Imm,</Highlight></CodeLine>
<Link id="l00382" /><CodeLine lineNumber="382"><Highlight kind="normal">                                             int64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00383" /><CodeLine lineNumber="383"><Highlight kind="normal">                                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00384" /><CodeLine lineNumber="384"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/#a87e65296f2a6d9570117a852af342764">isUInt&lt;N&gt;</a>(Imm) &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Invalid immediate&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00385" /><CodeLine lineNumber="385"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Sign-extend the number in the bottom N bits of Imm after accounting for</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00386" /><CodeLine lineNumber="386"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// the fact that the N bit immediate is stored in N-1 bits (the LSB is</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00387" /><CodeLine lineNumber="387"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// always zero)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00388" /><CodeLine lineNumber="388"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a href="/docs/api/namespaces/llvm/#ad12a58d7f81a304e0c568ad2210bc4fe">SignExtend64&lt;N&gt;</a>(Imm &lt;&lt; 1)));</Highlight></CodeLine>
<Link id="l00389" /><CodeLine lineNumber="389"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00390" /><CodeLine lineNumber="390"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00391" /><CodeLine lineNumber="391"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00392" /><CodeLine lineNumber="392" lineLink="#a716f7b449a7cf38660b6f55858fc2308"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a716f7b449a7cf38660b6f55858fc2308">decodeCLUIImmOperand</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t Imm,</Highlight></CodeLine>
<Link id="l00393" /><CodeLine lineNumber="393"><Highlight kind="normal">                                         int64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00394" /><CodeLine lineNumber="394"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00395" /><CodeLine lineNumber="395"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/#a87e65296f2a6d9570117a852af342764">isUInt&lt;6&gt;</a>(Imm) &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Invalid immediate&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00396" /><CodeLine lineNumber="396"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Imm &gt; 31) &#123;</Highlight></CodeLine>
<Link id="l00397" /><CodeLine lineNumber="397"><Highlight kind="normal">    Imm = (<a href="/docs/api/namespaces/llvm/#ad12a58d7f81a304e0c568ad2210bc4fe">SignExtend64&lt;6&gt;</a>(Imm) &amp; 0xfffff);</Highlight></CodeLine>
<Link id="l00398" /><CodeLine lineNumber="398"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00399" /><CodeLine lineNumber="399"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</Highlight></CodeLine>
<Link id="l00400" /><CodeLine lineNumber="400"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00401" /><CodeLine lineNumber="401"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00402" /><CodeLine lineNumber="402"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00403" /><CodeLine lineNumber="403" lineLink="#adc3617a91dd15eebf477e074cf7d57bf"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#adc3617a91dd15eebf477e074cf7d57bf">decodeFRMArg</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t Imm, int64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00404" /><CodeLine lineNumber="404"><Highlight kind="normal">                                 </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00405" /><CodeLine lineNumber="405"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/#a87e65296f2a6d9570117a852af342764">isUInt&lt;3&gt;</a>(Imm) &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Invalid immediate&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00406" /><CodeLine lineNumber="406"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="/docs/api/namespaces/llvm/riscvfprndmode/#a4585a4281eeceb0ebb18437056cdfc85">llvm::RISCVFPRndMode::isValidRoundingMode</a>(Imm))</Highlight></CodeLine>
<Link id="l00407" /><CodeLine lineNumber="407"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00408" /><CodeLine lineNumber="408"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00409" /><CodeLine lineNumber="409"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</Highlight></CodeLine>
<Link id="l00410" /><CodeLine lineNumber="410"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00411" /><CodeLine lineNumber="411"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00412" /><CodeLine lineNumber="412"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00413" /><CodeLine lineNumber="413" lineLink="#a4c43a77f2033f99401c30c2f7253e197"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a4c43a77f2033f99401c30c2f7253e197">decodeRTZArg</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t Imm, int64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00414" /><CodeLine lineNumber="414"><Highlight kind="normal">                                 </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00415" /><CodeLine lineNumber="415"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/#a87e65296f2a6d9570117a852af342764">isUInt&lt;3&gt;</a>(Imm) &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Invalid immediate&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00416" /><CodeLine lineNumber="416"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Imm != <a href="/docs/api/namespaces/llvm/riscvfprndmode/#a9214a4f7f7322f485189dd3726776b76a5bdeddce1d5418fc8d89741d396541ad">RISCVFPRndMode::RTZ</a>)</Highlight></CodeLine>
<Link id="l00417" /><CodeLine lineNumber="417"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00418" /><CodeLine lineNumber="418"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00419" /><CodeLine lineNumber="419"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</Highlight></CodeLine>
<Link id="l00420" /><CodeLine lineNumber="420"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00421" /><CodeLine lineNumber="421"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00422" /><CodeLine lineNumber="422"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00423" /><CodeLine lineNumber="423"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a4fb3fc8c5d55a1d56d78a9df5741397b">decodeRVCInstrRdRs1ImmZero</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</Highlight></CodeLine>
<Link id="l00424" /><CodeLine lineNumber="424"><Highlight kind="normal">                                               uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00425" /><CodeLine lineNumber="425"><Highlight kind="normal">                                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00426" /><CodeLine lineNumber="426"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00427" /><CodeLine lineNumber="427"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a90702c263ae4dbf20b0f59ef58f13f7c">decodeRVCInstrRdSImm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</Highlight></CodeLine>
<Link id="l00428" /><CodeLine lineNumber="428"><Highlight kind="normal">                                         uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00429" /><CodeLine lineNumber="429"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00430" /><CodeLine lineNumber="430"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00431" /><CodeLine lineNumber="431"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#adfdd862b7dee084ab03c01966116902b">decodeRVCInstrRdRs1UImm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</Highlight></CodeLine>
<Link id="l00432" /><CodeLine lineNumber="432"><Highlight kind="normal">                                            uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00433" /><CodeLine lineNumber="433"><Highlight kind="normal">                                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00434" /><CodeLine lineNumber="434"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00435" /><CodeLine lineNumber="435"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#aac0bda24da3232c423757577080630c8">decodeRVCInstrRdRs2</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</Highlight></CodeLine>
<Link id="l00436" /><CodeLine lineNumber="436"><Highlight kind="normal">                                        uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00437" /><CodeLine lineNumber="437"><Highlight kind="normal">                                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00438" /><CodeLine lineNumber="438"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00439" /><CodeLine lineNumber="439"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a19d0efeb7b5278d64f33d0423d2bd8ac">decodeRVCInstrRdRs1Rs2</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</Highlight></CodeLine>
<Link id="l00440" /><CodeLine lineNumber="440"><Highlight kind="normal">                                           uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00441" /><CodeLine lineNumber="441"><Highlight kind="normal">                                           </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00442" /><CodeLine lineNumber="442"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00443" /><CodeLine lineNumber="443"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a658e7d113d0172f3dad093f32851616c">decodeXTHeadMemPair</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</Highlight></CodeLine>
<Link id="l00444" /><CodeLine lineNumber="444"><Highlight kind="normal">                                        uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00445" /><CodeLine lineNumber="445"><Highlight kind="normal">                                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00446" /><CodeLine lineNumber="446"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00447" /><CodeLine lineNumber="447"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a1704cc291207f2f9935b995386e3e0c9">decodeZcmpRlist</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t Imm,</Highlight></CodeLine>
<Link id="l00448" /><CodeLine lineNumber="448"><Highlight kind="normal">                                    uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00449" /><CodeLine lineNumber="449"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00450" /><CodeLine lineNumber="450"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a01d733f628f161dbaefbfa5d5fd1cf34">decodeRegReg</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00451" /><CodeLine lineNumber="451"><Highlight kind="normal">                                 </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00452" /><CodeLine lineNumber="452"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00453" /><CodeLine lineNumber="453"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a9e6acb172bd3caa13c6927593148a0f0">decodeZcmpSpimm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t Imm,</Highlight></CodeLine>
<Link id="l00454" /><CodeLine lineNumber="454"><Highlight kind="normal">                                    uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00455" /><CodeLine lineNumber="455"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00456" /><CodeLine lineNumber="456"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a7644a0e2bcc52e1863d42f64b7690b0d">decodeCSSPushPopchk</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</Highlight></CodeLine>
<Link id="l00457" /><CodeLine lineNumber="457"><Highlight kind="normal">                                        uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00458" /><CodeLine lineNumber="458"><Highlight kind="normal">                                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00459" /><CodeLine lineNumber="459"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00460" /><CodeLine lineNumber="460"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;RISCVGenDisassemblerTables.inc&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00461" /><CodeLine lineNumber="461"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00462" /><CodeLine lineNumber="462" lineLink="#a4fb3fc8c5d55a1d56d78a9df5741397b"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a4fb3fc8c5d55a1d56d78a9df5741397b">decodeRVCInstrRdRs1ImmZero</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</Highlight></CodeLine>
<Link id="l00463" /><CodeLine lineNumber="463"><Highlight kind="normal">                                               uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00464" /><CodeLine lineNumber="464"><Highlight kind="normal">                                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00465" /><CodeLine lineNumber="465"><Highlight kind="normal">  uint32&#95;t Rd = fieldFromInstruction(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 7, 5);</Highlight></CodeLine>
<Link id="l00466" /><CodeLine lineNumber="466"><Highlight kind="normal">  &#91;&#91;maybe&#95;unused&#93;&#93; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> Result =</Highlight></CodeLine>
<Link id="l00467" /><CodeLine lineNumber="467"><Highlight kind="normal">      <a href="#adba75c2fd5fbcb44953fcb1a126a0deb">DecodeGPRNoX0RegisterClass</a>(Inst, Rd, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00468" /><CodeLine lineNumber="468"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Result == <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Invalid register&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00469" /><CodeLine lineNumber="469"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(0));</Highlight></CodeLine>
<Link id="l00470" /><CodeLine lineNumber="470"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0));</Highlight></CodeLine>
<Link id="l00471" /><CodeLine lineNumber="471"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00472" /><CodeLine lineNumber="472"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00473" /><CodeLine lineNumber="473"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00474" /><CodeLine lineNumber="474" lineLink="#a7644a0e2bcc52e1863d42f64b7690b0d"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a7644a0e2bcc52e1863d42f64b7690b0d">decodeCSSPushPopchk</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</Highlight></CodeLine>
<Link id="l00475" /><CodeLine lineNumber="475"><Highlight kind="normal">                                        uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00476" /><CodeLine lineNumber="476"><Highlight kind="normal">                                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00477" /><CodeLine lineNumber="477"><Highlight kind="normal">  uint32&#95;t Rs1 = fieldFromInstruction(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 7, 5);</Highlight></CodeLine>
<Link id="l00478" /><CodeLine lineNumber="478"><Highlight kind="normal">  &#91;&#91;maybe&#95;unused&#93;&#93; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> Result =</Highlight></CodeLine>
<Link id="l00479" /><CodeLine lineNumber="479"><Highlight kind="normal">      <a href="#a3064c510d24cadb88ee0ba9bd478b2d5">DecodeGPRX1X5RegisterClass</a>(Inst, Rs1, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00480" /><CodeLine lineNumber="480"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Result == <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Invalid register&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00481" /><CodeLine lineNumber="481"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00482" /><CodeLine lineNumber="482"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00483" /><CodeLine lineNumber="483"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00484" /><CodeLine lineNumber="484" lineLink="#a90702c263ae4dbf20b0f59ef58f13f7c"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a90702c263ae4dbf20b0f59ef58f13f7c">decodeRVCInstrRdSImm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</Highlight></CodeLine>
<Link id="l00485" /><CodeLine lineNumber="485"><Highlight kind="normal">                                         uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00486" /><CodeLine lineNumber="486"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00487" /><CodeLine lineNumber="487"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(RISCV::X0));</Highlight></CodeLine>
<Link id="l00488" /><CodeLine lineNumber="488"><Highlight kind="normal">  uint32&#95;t SImm6 =</Highlight></CodeLine>
<Link id="l00489" /><CodeLine lineNumber="489"><Highlight kind="normal">      fieldFromInstruction(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 12, 1) &lt;&lt; 5 | fieldFromInstruction(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 2, 5);</Highlight></CodeLine>
<Link id="l00490" /><CodeLine lineNumber="490"><Highlight kind="normal">  &#91;&#91;maybe&#95;unused&#93;&#93; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> Result =</Highlight></CodeLine>
<Link id="l00491" /><CodeLine lineNumber="491"><Highlight kind="normal">      <a href="#a27b716d926aba8dc616ab944809a79a6">decodeSImmOperand&lt;6&gt;</a>(Inst, SImm6, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00492" /><CodeLine lineNumber="492"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Result == <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Invalid immediate&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00493" /><CodeLine lineNumber="493"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00494" /><CodeLine lineNumber="494"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00495" /><CodeLine lineNumber="495"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00496" /><CodeLine lineNumber="496" lineLink="#adfdd862b7dee084ab03c01966116902b"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#adfdd862b7dee084ab03c01966116902b">decodeRVCInstrRdRs1UImm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</Highlight></CodeLine>
<Link id="l00497" /><CodeLine lineNumber="497"><Highlight kind="normal">                                            uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00498" /><CodeLine lineNumber="498"><Highlight kind="normal">                                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00499" /><CodeLine lineNumber="499"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(RISCV::X0));</Highlight></CodeLine>
<Link id="l00500" /><CodeLine lineNumber="500"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(0));</Highlight></CodeLine>
<Link id="l00501" /><CodeLine lineNumber="501"><Highlight kind="normal">  uint32&#95;t UImm6 =</Highlight></CodeLine>
<Link id="l00502" /><CodeLine lineNumber="502"><Highlight kind="normal">      fieldFromInstruction(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 12, 1) &lt;&lt; 5 | fieldFromInstruction(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 2, 5);</Highlight></CodeLine>
<Link id="l00503" /><CodeLine lineNumber="503"><Highlight kind="normal">  &#91;&#91;maybe&#95;unused&#93;&#93; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> Result =</Highlight></CodeLine>
<Link id="l00504" /><CodeLine lineNumber="504"><Highlight kind="normal">      <a href="#a7a39f226077952a684f8169aca4f3279">decodeUImmOperand&lt;6&gt;</a>(Inst, UImm6, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00505" /><CodeLine lineNumber="505"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Result == <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Invalid immediate&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00506" /><CodeLine lineNumber="506"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00507" /><CodeLine lineNumber="507"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00508" /><CodeLine lineNumber="508"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00509" /><CodeLine lineNumber="509" lineLink="#aac0bda24da3232c423757577080630c8"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#aac0bda24da3232c423757577080630c8">decodeRVCInstrRdRs2</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</Highlight></CodeLine>
<Link id="l00510" /><CodeLine lineNumber="510"><Highlight kind="normal">                                        uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00511" /><CodeLine lineNumber="511"><Highlight kind="normal">                                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00512" /><CodeLine lineNumber="512"><Highlight kind="normal">  uint32&#95;t Rd = fieldFromInstruction(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 7, 5);</Highlight></CodeLine>
<Link id="l00513" /><CodeLine lineNumber="513"><Highlight kind="normal">  uint32&#95;t Rs2 = fieldFromInstruction(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 2, 5);</Highlight></CodeLine>
<Link id="l00514" /><CodeLine lineNumber="514"><Highlight kind="normal">  <a href="#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(Inst, Rd, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00515" /><CodeLine lineNumber="515"><Highlight kind="normal">  <a href="#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(Inst, Rs2, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00516" /><CodeLine lineNumber="516"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00517" /><CodeLine lineNumber="517"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00518" /><CodeLine lineNumber="518"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00519" /><CodeLine lineNumber="519" lineLink="#a19d0efeb7b5278d64f33d0423d2bd8ac"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a19d0efeb7b5278d64f33d0423d2bd8ac">decodeRVCInstrRdRs1Rs2</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</Highlight></CodeLine>
<Link id="l00520" /><CodeLine lineNumber="520"><Highlight kind="normal">                                           uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00521" /><CodeLine lineNumber="521"><Highlight kind="normal">                                           </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00522" /><CodeLine lineNumber="522"><Highlight kind="normal">  uint32&#95;t Rd = fieldFromInstruction(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 7, 5);</Highlight></CodeLine>
<Link id="l00523" /><CodeLine lineNumber="523"><Highlight kind="normal">  uint32&#95;t Rs2 = fieldFromInstruction(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 2, 5);</Highlight></CodeLine>
<Link id="l00524" /><CodeLine lineNumber="524"><Highlight kind="normal">  <a href="#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(Inst, Rd, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00525" /><CodeLine lineNumber="525"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(0));</Highlight></CodeLine>
<Link id="l00526" /><CodeLine lineNumber="526"><Highlight kind="normal">  <a href="#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(Inst, Rs2, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00527" /><CodeLine lineNumber="527"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00528" /><CodeLine lineNumber="528"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00529" /><CodeLine lineNumber="529"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00530" /><CodeLine lineNumber="530" lineLink="#a658e7d113d0172f3dad093f32851616c"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a658e7d113d0172f3dad093f32851616c">decodeXTHeadMemPair</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</Highlight></CodeLine>
<Link id="l00531" /><CodeLine lineNumber="531"><Highlight kind="normal">                                        uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00532" /><CodeLine lineNumber="532"><Highlight kind="normal">                                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00533" /><CodeLine lineNumber="533"><Highlight kind="normal">  uint32&#95;t Rd1 = fieldFromInstruction(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 7, 5);</Highlight></CodeLine>
<Link id="l00534" /><CodeLine lineNumber="534"><Highlight kind="normal">  uint32&#95;t Rs1 = fieldFromInstruction(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 15, 5);</Highlight></CodeLine>
<Link id="l00535" /><CodeLine lineNumber="535"><Highlight kind="normal">  uint32&#95;t Rd2 = fieldFromInstruction(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 20, 5);</Highlight></CodeLine>
<Link id="l00536" /><CodeLine lineNumber="536"><Highlight kind="normal">  uint32&#95;t UImm2 = fieldFromInstruction(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 25, 2);</Highlight></CodeLine>
<Link id="l00537" /><CodeLine lineNumber="537"><Highlight kind="normal">  <a href="#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(Inst, Rd1, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00538" /><CodeLine lineNumber="538"><Highlight kind="normal">  <a href="#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(Inst, Rd2, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00539" /><CodeLine lineNumber="539"><Highlight kind="normal">  <a href="#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(Inst, Rs1, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00540" /><CodeLine lineNumber="540"><Highlight kind="normal">  &#91;&#91;maybe&#95;unused&#93;&#93; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> Result =</Highlight></CodeLine>
<Link id="l00541" /><CodeLine lineNumber="541"><Highlight kind="normal">      <a href="#a7a39f226077952a684f8169aca4f3279">decodeUImmOperand&lt;2&gt;</a>(Inst, UImm2, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00542" /><CodeLine lineNumber="542"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Result == <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Invalid immediate&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00543" /><CodeLine lineNumber="543"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00544" /><CodeLine lineNumber="544"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Disassemble the final operand which is implicit.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00545" /><CodeLine lineNumber="545"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opcode = Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>();</Highlight></CodeLine>
<Link id="l00546" /><CodeLine lineNumber="546"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsWordOp = (Opcode == RISCV::TH&#95;LWD || Opcode == RISCV::TH&#95;LWUD ||</Highlight></CodeLine>
<Link id="l00547" /><CodeLine lineNumber="547"><Highlight kind="normal">                   Opcode == RISCV::TH&#95;SWD);</Highlight></CodeLine>
<Link id="l00548" /><CodeLine lineNumber="548"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (IsWordOp)</Highlight></CodeLine>
<Link id="l00549" /><CodeLine lineNumber="549"><Highlight kind="normal">    Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(3));</Highlight></CodeLine>
<Link id="l00550" /><CodeLine lineNumber="550"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00551" /><CodeLine lineNumber="551"><Highlight kind="normal">    Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(4));</Highlight></CodeLine>
<Link id="l00552" /><CodeLine lineNumber="552"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00553" /><CodeLine lineNumber="553"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00554" /><CodeLine lineNumber="554"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00555" /><CodeLine lineNumber="555"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00556" /><CodeLine lineNumber="556" lineLink="#a1704cc291207f2f9935b995386e3e0c9"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a1704cc291207f2f9935b995386e3e0c9">decodeZcmpRlist</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t Imm,</Highlight></CodeLine>
<Link id="l00557" /><CodeLine lineNumber="557"><Highlight kind="normal">                                    uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00558" /><CodeLine lineNumber="558"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Imm &lt;= 3)</Highlight></CodeLine>
<Link id="l00559" /><CodeLine lineNumber="559"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00560" /><CodeLine lineNumber="560"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</Highlight></CodeLine>
<Link id="l00561" /><CodeLine lineNumber="561"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00562" /><CodeLine lineNumber="562"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00563" /><CodeLine lineNumber="563"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00564" /><CodeLine lineNumber="564" lineLink="#a01d733f628f161dbaefbfa5d5fd1cf34"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a01d733f628f161dbaefbfa5d5fd1cf34">decodeRegReg</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00565" /><CodeLine lineNumber="565"><Highlight kind="normal">                                 </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00566" /><CodeLine lineNumber="566"><Highlight kind="normal">  uint32&#95;t Rs1 = fieldFromInstruction(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 0, 5);</Highlight></CodeLine>
<Link id="l00567" /><CodeLine lineNumber="567"><Highlight kind="normal">  uint32&#95;t Rs2 = fieldFromInstruction(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 5, 5);</Highlight></CodeLine>
<Link id="l00568" /><CodeLine lineNumber="568"><Highlight kind="normal">  <a href="#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(Inst, Rs1, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00569" /><CodeLine lineNumber="569"><Highlight kind="normal">  <a href="#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(Inst, Rs2, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00570" /><CodeLine lineNumber="570"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00571" /><CodeLine lineNumber="571"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00572" /><CodeLine lineNumber="572"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00573" /><CodeLine lineNumber="573" lineLink="#a9e6acb172bd3caa13c6927593148a0f0"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a9e6acb172bd3caa13c6927593148a0f0">decodeZcmpSpimm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t Imm,</Highlight></CodeLine>
<Link id="l00574" /><CodeLine lineNumber="574"><Highlight kind="normal">                                    uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00575" /><CodeLine lineNumber="575"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</Highlight></CodeLine>
<Link id="l00576" /><CodeLine lineNumber="576"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l00577" /><CodeLine lineNumber="577"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00578" /><CodeLine lineNumber="578"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00579" /><CodeLine lineNumber="579"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Add implied SP operand for C.&#42;SP compressed instructions. The SP operand</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00580" /><CodeLine lineNumber="580"><Highlight kind="normal"></Highlight><Highlight kind="comment">// isn&#39;t explicitly encoded in the instruction.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00581" /><CodeLine lineNumber="581"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> RISCVDisassembler::addSPOperands(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00582" /><CodeLine lineNumber="582"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrdesc">MCInstrDesc</a> &amp;<a href="/docs/api/namespaces/llvm/mcid">MCID</a> = MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</Highlight></CodeLine>
<Link id="l00583" /><CodeLine lineNumber="583"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> i = 0; i &lt; <a href="/docs/api/namespaces/llvm/mcid">MCID</a>.getNumOperands(); i++)</Highlight></CodeLine>
<Link id="l00584" /><CodeLine lineNumber="584"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/mcid">MCID</a>.operands()&#91;i&#93;.RegClass == RISCV::SPRegClassID)</Highlight></CodeLine>
<Link id="l00585" /><CodeLine lineNumber="585"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.insert(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin() + i, <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(RISCV::X2));</Highlight></CodeLine>
<Link id="l00586" /><CodeLine lineNumber="586"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00587" /><CodeLine lineNumber="587"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00588" /><CodeLine lineNumber="588" lineLink="#ac24a9b18257a396c0cdfd093141c44fa"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define TRY&#95;TO&#95;DECODE&#95;WITH&#95;ADDITIONAL&#95;OPERATION(FEATURE&#95;CHECKS, DECODER&#95;TABLE, \\</Highlight></CodeLine>
<Link id="l00589" /><CodeLine lineNumber="589"><Highlight kind="preprocessor">                                                DESC, ADDITIONAL&#95;OPERATION)    \\</Highlight></CodeLine>
<Link id="l00590" /><CodeLine lineNumber="590"><Highlight kind="preprocessor">  do &#123;                                                                         \\</Highlight></CodeLine>
<Link id="l00591" /><CodeLine lineNumber="591"><Highlight kind="preprocessor">    if (FEATURE&#95;CHECKS) &#123;                                                      \\</Highlight></CodeLine>
<Link id="l00592" /><CodeLine lineNumber="592"><Highlight kind="preprocessor">      LLVM&#95;DEBUG(dbgs() &lt;&lt; &quot;Trying &quot; DESC &quot;:\\n&quot;);                              \\</Highlight></CodeLine>
<Link id="l00593" /><CodeLine lineNumber="593"><Highlight kind="preprocessor">      DecodeStatus Result =                                                    \\</Highlight></CodeLine>
<Link id="l00594" /><CodeLine lineNumber="594"><Highlight kind="preprocessor">          decodeInstruction(DECODER&#95;TABLE, MI, Insn, Address, this, STI);      \\</Highlight></CodeLine>
<Link id="l00595" /><CodeLine lineNumber="595"><Highlight kind="preprocessor">      if (Result != MCDisassembler::Fail) &#123;                                    \\</Highlight></CodeLine>
<Link id="l00596" /><CodeLine lineNumber="596"><Highlight kind="preprocessor">        ADDITIONAL&#95;OPERATION;                                                  \\</Highlight></CodeLine>
<Link id="l00597" /><CodeLine lineNumber="597"><Highlight kind="preprocessor">        return Result;                                                         \\</Highlight></CodeLine>
<Link id="l00598" /><CodeLine lineNumber="598"><Highlight kind="preprocessor">      &#125;                                                                        \\</Highlight></CodeLine>
<Link id="l00599" /><CodeLine lineNumber="599"><Highlight kind="preprocessor">    &#125;                                                                          \\</Highlight></CodeLine>
<Link id="l00600" /><CodeLine lineNumber="600"><Highlight kind="preprocessor">  &#125; while (false)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00601" /><CodeLine lineNumber="601" lineLink="#ae3b1487987524b4d095ac086e78628a9"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define TRY&#95;TO&#95;DECODE&#95;AND&#95;ADD&#95;SP(FEATURE&#95;CHECKS, DECODER&#95;TABLE, DESC)          \\</Highlight></CodeLine>
<Link id="l00602" /><CodeLine lineNumber="602"><Highlight kind="preprocessor">  TRY&#95;TO&#95;DECODE&#95;WITH&#95;ADDITIONAL&#95;OPERATION(FEATURE&#95;CHECKS, DECODER&#95;TABLE, DESC, \\</Highlight></CodeLine>
<Link id="l00603" /><CodeLine lineNumber="603"><Highlight kind="preprocessor">                                          addSPOperands(MI))</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00604" /><CodeLine lineNumber="604" lineLink="#a01ad2dd9c817b88b4934a9460df7bce5"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define TRY&#95;TO&#95;DECODE(FEATURE&#95;CHECKS, DECODER&#95;TABLE, DESC)                     \\</Highlight></CodeLine>
<Link id="l00605" /><CodeLine lineNumber="605"><Highlight kind="preprocessor">  TRY&#95;TO&#95;DECODE&#95;WITH&#95;ADDITIONAL&#95;OPERATION(FEATURE&#95;CHECKS, DECODER&#95;TABLE, DESC, \\</Highlight></CodeLine>
<Link id="l00606" /><CodeLine lineNumber="606"><Highlight kind="preprocessor">                                          (void)nullptr)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00607" /><CodeLine lineNumber="607" lineLink="#a55b7f8eecc7299a1c4f5955748598846"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define TRY&#95;TO&#95;DECODE&#95;FEATURE(FEATURE, DECODER&#95;TABLE, DESC)                    \\</Highlight></CodeLine>
<Link id="l00608" /><CodeLine lineNumber="608"><Highlight kind="preprocessor">  TRY&#95;TO&#95;DECODE(STI.hasFeature(FEATURE), DECODER&#95;TABLE, DESC)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00609" /><CodeLine lineNumber="609"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00610" /><CodeLine lineNumber="610"><Highlight kind="normal"><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> RISCVDisassembler::getInstruction32(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, uint64&#95;t &amp;<a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>,</Highlight></CodeLine>
<Link id="l00611" /><CodeLine lineNumber="611"><Highlight kind="normal">                                                 <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> Bytes,</Highlight></CodeLine>
<Link id="l00612" /><CodeLine lineNumber="612"><Highlight kind="normal">                                                 uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00613" /><CodeLine lineNumber="613"><Highlight kind="normal">                                                 <a href="/docs/api/classes/llvm/raw-ostream">raw&#95;ostream</a> &amp;CS)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00614" /><CodeLine lineNumber="614"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Bytes.<a href="/docs/api/classes/llvm/arrayref/#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 4) &#123;</Highlight></CodeLine>
<Link id="l00615" /><CodeLine lineNumber="615"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = 0;</Highlight></CodeLine>
<Link id="l00616" /><CodeLine lineNumber="616"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00617" /><CodeLine lineNumber="617"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00618" /><CodeLine lineNumber="618"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = 4;</Highlight></CodeLine>
<Link id="l00619" /><CodeLine lineNumber="619"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00620" /><CodeLine lineNumber="620"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a> = <a href="/docs/api/namespaces/llvm/support/endian/#ae865d5defb8785b365f342375822beaa">support::endian::read32le</a>(Bytes.<a href="/docs/api/classes/llvm/arrayref/#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>());</Highlight></CodeLine>
<Link id="l00621" /><CodeLine lineNumber="621"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00622" /><CodeLine lineNumber="622"><Highlight kind="normal">  <a href="#a01ad2dd9c817b88b4934a9460df7bce5">TRY&#95;TO&#95;DECODE</a>(STI.hasFeature(RISCV::FeatureStdExtZdinx) &amp;&amp;</Highlight></CodeLine>
<Link id="l00623" /><CodeLine lineNumber="623"><Highlight kind="normal">                    !STI.hasFeature(RISCV::Feature64Bit),</Highlight></CodeLine>
<Link id="l00624" /><CodeLine lineNumber="624"><Highlight kind="normal">                DecoderTableRV32Zdinx32,</Highlight></CodeLine>
<Link id="l00625" /><CodeLine lineNumber="625"><Highlight kind="normal">                </Highlight><Highlight kind="stringliteral">&quot;RV32Zdinx table (Double in Integer and rv32)&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00626" /><CodeLine lineNumber="626"><Highlight kind="normal">  <a href="#a01ad2dd9c817b88b4934a9460df7bce5">TRY&#95;TO&#95;DECODE</a>(STI.hasFeature(RISCV::FeatureStdExtZacas) &amp;&amp;</Highlight></CodeLine>
<Link id="l00627" /><CodeLine lineNumber="627"><Highlight kind="normal">                    !STI.hasFeature(RISCV::Feature64Bit),</Highlight></CodeLine>
<Link id="l00628" /><CodeLine lineNumber="628"><Highlight kind="normal">                DecoderTableRV32Zacas32,</Highlight></CodeLine>
<Link id="l00629" /><CodeLine lineNumber="629"><Highlight kind="normal">                </Highlight><Highlight kind="stringliteral">&quot;RV32Zacas table (Compare-And-Swap and rv32)&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00630" /><CodeLine lineNumber="630"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureStdExtZfinx, DecoderTableRVZfinx32,</Highlight></CodeLine>
<Link id="l00631" /><CodeLine lineNumber="631"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;RVZfinx table (Float in Integer)&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00632" /><CodeLine lineNumber="632"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXVentanaCondOps,</Highlight></CodeLine>
<Link id="l00633" /><CodeLine lineNumber="633"><Highlight kind="normal">                        DecoderTableXVentana32, </Highlight><Highlight kind="stringliteral">&quot;Ventana custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00634" /><CodeLine lineNumber="634"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXTHeadBa, DecoderTableXTHeadBa32,</Highlight></CodeLine>
<Link id="l00635" /><CodeLine lineNumber="635"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;XTHeadBa custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00636" /><CodeLine lineNumber="636"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXTHeadBb, DecoderTableXTHeadBb32,</Highlight></CodeLine>
<Link id="l00637" /><CodeLine lineNumber="637"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;XTHeadBb custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00638" /><CodeLine lineNumber="638"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXTHeadBs, DecoderTableXTHeadBs32,</Highlight></CodeLine>
<Link id="l00639" /><CodeLine lineNumber="639"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;XTHeadBs custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00640" /><CodeLine lineNumber="640"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXTHeadCondMov,</Highlight></CodeLine>
<Link id="l00641" /><CodeLine lineNumber="641"><Highlight kind="normal">                        DecoderTableXTHeadCondMov32,</Highlight></CodeLine>
<Link id="l00642" /><CodeLine lineNumber="642"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;XTHeadCondMov custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00643" /><CodeLine lineNumber="643"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXTHeadCmo, DecoderTableXTHeadCmo32,</Highlight></CodeLine>
<Link id="l00644" /><CodeLine lineNumber="644"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;XTHeadCmo custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00645" /><CodeLine lineNumber="645"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXTHeadFMemIdx,</Highlight></CodeLine>
<Link id="l00646" /><CodeLine lineNumber="646"><Highlight kind="normal">                        DecoderTableXTHeadFMemIdx32,</Highlight></CodeLine>
<Link id="l00647" /><CodeLine lineNumber="647"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;XTHeadFMemIdx custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00648" /><CodeLine lineNumber="648"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXTHeadMac, DecoderTableXTHeadMac32,</Highlight></CodeLine>
<Link id="l00649" /><CodeLine lineNumber="649"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;XTHeadMac custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00650" /><CodeLine lineNumber="650"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXTHeadMemIdx,</Highlight></CodeLine>
<Link id="l00651" /><CodeLine lineNumber="651"><Highlight kind="normal">                        DecoderTableXTHeadMemIdx32,</Highlight></CodeLine>
<Link id="l00652" /><CodeLine lineNumber="652"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;XTHeadMemIdx custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00653" /><CodeLine lineNumber="653"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXTHeadMemPair,</Highlight></CodeLine>
<Link id="l00654" /><CodeLine lineNumber="654"><Highlight kind="normal">                        DecoderTableXTHeadMemPair32,</Highlight></CodeLine>
<Link id="l00655" /><CodeLine lineNumber="655"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;XTHeadMemPair custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00656" /><CodeLine lineNumber="656"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXTHeadSync,</Highlight></CodeLine>
<Link id="l00657" /><CodeLine lineNumber="657"><Highlight kind="normal">                        DecoderTableXTHeadSync32,</Highlight></CodeLine>
<Link id="l00658" /><CodeLine lineNumber="658"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;XTHeadSync custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00659" /><CodeLine lineNumber="659"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXTHeadVdot,</Highlight></CodeLine>
<Link id="l00660" /><CodeLine lineNumber="660"><Highlight kind="normal">                        DecoderTableXTHeadVdot32,</Highlight></CodeLine>
<Link id="l00661" /><CodeLine lineNumber="661"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;XTHeadVdot custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00662" /><CodeLine lineNumber="662"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXSfvcp, DecoderTableXSfvcp32,</Highlight></CodeLine>
<Link id="l00663" /><CodeLine lineNumber="663"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;SiFive VCIX custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00664" /><CodeLine lineNumber="664"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(</Highlight></CodeLine>
<Link id="l00665" /><CodeLine lineNumber="665"><Highlight kind="normal">      RISCV::FeatureVendorXSfvqmaccdod, DecoderTableXSfvqmaccdod32,</Highlight></CodeLine>
<Link id="l00666" /><CodeLine lineNumber="666"><Highlight kind="normal">      </Highlight><Highlight kind="stringliteral">&quot;SiFive Matrix Multiplication (2x8 and 8x2) Instruction opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00667" /><CodeLine lineNumber="667"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(</Highlight></CodeLine>
<Link id="l00668" /><CodeLine lineNumber="668"><Highlight kind="normal">      RISCV::FeatureVendorXSfvqmaccqoq, DecoderTableXSfvqmaccqoq32,</Highlight></CodeLine>
<Link id="l00669" /><CodeLine lineNumber="669"><Highlight kind="normal">      </Highlight><Highlight kind="stringliteral">&quot;SiFive Matrix Multiplication (4x8 and 8x4) Instruction opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00670" /><CodeLine lineNumber="670"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(</Highlight></CodeLine>
<Link id="l00671" /><CodeLine lineNumber="671"><Highlight kind="normal">      RISCV::FeatureVendorXSfvfwmaccqqq, DecoderTableXSfvfwmaccqqq32,</Highlight></CodeLine>
<Link id="l00672" /><CodeLine lineNumber="672"><Highlight kind="normal">      </Highlight><Highlight kind="stringliteral">&quot;SiFive Matrix Multiplication Instruction opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00673" /><CodeLine lineNumber="673"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(</Highlight></CodeLine>
<Link id="l00674" /><CodeLine lineNumber="674"><Highlight kind="normal">      RISCV::FeatureVendorXSfvfnrclipxfqf, DecoderTableXSfvfnrclipxfqf32,</Highlight></CodeLine>
<Link id="l00675" /><CodeLine lineNumber="675"><Highlight kind="normal">      </Highlight><Highlight kind="stringliteral">&quot;SiFive FP32-to-int8 Ranged Clip Instructions opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00676" /><CodeLine lineNumber="676"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXSiFivecdiscarddlone,</Highlight></CodeLine>
<Link id="l00677" /><CodeLine lineNumber="677"><Highlight kind="normal">                        DecoderTableXSiFivecdiscarddlone32,</Highlight></CodeLine>
<Link id="l00678" /><CodeLine lineNumber="678"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;SiFive sf.cdiscard.d.l1 custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00679" /><CodeLine lineNumber="679"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXSiFivecflushdlone,</Highlight></CodeLine>
<Link id="l00680" /><CodeLine lineNumber="680"><Highlight kind="normal">                        DecoderTableXSiFivecflushdlone32,</Highlight></CodeLine>
<Link id="l00681" /><CodeLine lineNumber="681"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;SiFive sf.cflush.d.l1 custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00682" /><CodeLine lineNumber="682"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXSfcease, DecoderTableXSfcease32,</Highlight></CodeLine>
<Link id="l00683" /><CodeLine lineNumber="683"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;SiFive sf.cease custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00684" /><CodeLine lineNumber="684"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXMIPSLSP, DecoderTableXmipslsp32,</Highlight></CodeLine>
<Link id="l00685" /><CodeLine lineNumber="685"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;MIPS mips.lsp custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00686" /><CodeLine lineNumber="686"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXMIPSCMove,</Highlight></CodeLine>
<Link id="l00687" /><CodeLine lineNumber="687"><Highlight kind="normal">                        DecoderTableXmipscmove32,</Highlight></CodeLine>
<Link id="l00688" /><CodeLine lineNumber="688"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;MIPS mips.ccmov custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00689" /><CodeLine lineNumber="689"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXCVbitmanip,</Highlight></CodeLine>
<Link id="l00690" /><CodeLine lineNumber="690"><Highlight kind="normal">                        DecoderTableXCVbitmanip32,</Highlight></CodeLine>
<Link id="l00691" /><CodeLine lineNumber="691"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;CORE-V Bit Manipulation custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00692" /><CodeLine lineNumber="692"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXCVelw, DecoderTableXCVelw32,</Highlight></CodeLine>
<Link id="l00693" /><CodeLine lineNumber="693"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;CORE-V Event load custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00694" /><CodeLine lineNumber="694"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXCVmac, DecoderTableXCVmac32,</Highlight></CodeLine>
<Link id="l00695" /><CodeLine lineNumber="695"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;CORE-V MAC custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00696" /><CodeLine lineNumber="696"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXCVmem, DecoderTableXCVmem32,</Highlight></CodeLine>
<Link id="l00697" /><CodeLine lineNumber="697"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;CORE-V MEM custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00698" /><CodeLine lineNumber="698"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXCValu, DecoderTableXCValu32,</Highlight></CodeLine>
<Link id="l00699" /><CodeLine lineNumber="699"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;CORE-V ALU custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00700" /><CodeLine lineNumber="700"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXCVsimd, DecoderTableXCVsimd32,</Highlight></CodeLine>
<Link id="l00701" /><CodeLine lineNumber="701"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;CORE-V SIMD extensions custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00702" /><CodeLine lineNumber="702"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXCVbi, DecoderTableXCVbi32,</Highlight></CodeLine>
<Link id="l00703" /><CodeLine lineNumber="703"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;CORE-V Immediate Branching custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00704" /><CodeLine lineNumber="704"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXqcicsr, DecoderTableXqcicsr32,</Highlight></CodeLine>
<Link id="l00705" /><CodeLine lineNumber="705"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;Qualcomm uC CSR custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00706" /><CodeLine lineNumber="706"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXqcisls, DecoderTableXqcisls32,</Highlight></CodeLine>
<Link id="l00707" /><CodeLine lineNumber="707"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;Qualcomm uC Scaled Load Store custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00708" /><CodeLine lineNumber="708"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXqcia, DecoderTableXqcia32,</Highlight></CodeLine>
<Link id="l00709" /><CodeLine lineNumber="709"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;Qualcomm uC Arithmetic custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00710" /><CodeLine lineNumber="710"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXqcics, DecoderTableXqcics32,</Highlight></CodeLine>
<Link id="l00711" /><CodeLine lineNumber="711"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;Qualcomm uC Conditional Select custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00712" /><CodeLine lineNumber="712"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXqcilsm, DecoderTableXqcilsm32,</Highlight></CodeLine>
<Link id="l00713" /><CodeLine lineNumber="713"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;Qualcomm uC Load Store Multiple custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00714" /><CodeLine lineNumber="714"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(</Highlight></CodeLine>
<Link id="l00715" /><CodeLine lineNumber="715"><Highlight kind="normal">      RISCV::FeatureVendorXqciac, DecoderTableXqciac32,</Highlight></CodeLine>
<Link id="l00716" /><CodeLine lineNumber="716"><Highlight kind="normal">      </Highlight><Highlight kind="stringliteral">&quot;Qualcomm uC Load-Store Address Calculation custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00717" /><CodeLine lineNumber="717"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(</Highlight></CodeLine>
<Link id="l00718" /><CodeLine lineNumber="718"><Highlight kind="normal">      RISCV::FeatureVendorXqcicli, DecoderTableXqcicli32,</Highlight></CodeLine>
<Link id="l00719" /><CodeLine lineNumber="719"><Highlight kind="normal">      </Highlight><Highlight kind="stringliteral">&quot;Qualcomm uC Conditional Load Immediate custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00720" /><CodeLine lineNumber="720"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXqcicm, DecoderTableXqcicm32,</Highlight></CodeLine>
<Link id="l00721" /><CodeLine lineNumber="721"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;Qualcomm uC Conditional Move custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00722" /><CodeLine lineNumber="722"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXqciint, DecoderTableXqciint32,</Highlight></CodeLine>
<Link id="l00723" /><CodeLine lineNumber="723"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;Qualcomm uC Interrupts custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00724" /><CodeLine lineNumber="724"><Highlight kind="normal">  <a href="#a01ad2dd9c817b88b4934a9460df7bce5">TRY&#95;TO&#95;DECODE</a>(</Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">, DecoderTable32, </Highlight><Highlight kind="stringliteral">&quot;RISCV32 table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00725" /><CodeLine lineNumber="725"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00726" /><CodeLine lineNumber="726"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00727" /><CodeLine lineNumber="727"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00728" /><CodeLine lineNumber="728"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00729" /><CodeLine lineNumber="729"><Highlight kind="normal"><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> RISCVDisassembler::getInstruction16(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, uint64&#95;t &amp;<a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>,</Highlight></CodeLine>
<Link id="l00730" /><CodeLine lineNumber="730"><Highlight kind="normal">                                                 <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> Bytes,</Highlight></CodeLine>
<Link id="l00731" /><CodeLine lineNumber="731"><Highlight kind="normal">                                                 uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00732" /><CodeLine lineNumber="732"><Highlight kind="normal">                                                 <a href="/docs/api/classes/llvm/raw-ostream">raw&#95;ostream</a> &amp;CS)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00733" /><CodeLine lineNumber="733"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Bytes.<a href="/docs/api/classes/llvm/arrayref/#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 2) &#123;</Highlight></CodeLine>
<Link id="l00734" /><CodeLine lineNumber="734"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = 0;</Highlight></CodeLine>
<Link id="l00735" /><CodeLine lineNumber="735"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00736" /><CodeLine lineNumber="736"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00737" /><CodeLine lineNumber="737"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = 2;</Highlight></CodeLine>
<Link id="l00738" /><CodeLine lineNumber="738"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00739" /><CodeLine lineNumber="739"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a> = <a href="/docs/api/namespaces/llvm/support/endian/#a17a3ace88f2bb1abf73bf887cdc88e5f">support::endian::read16le</a>(Bytes.<a href="/docs/api/classes/llvm/arrayref/#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>());</Highlight></CodeLine>
<Link id="l00740" /><CodeLine lineNumber="740"><Highlight kind="normal">  <a href="#ae3b1487987524b4d095ac086e78628a9">TRY&#95;TO&#95;DECODE&#95;AND&#95;ADD&#95;SP</a>(!STI.hasFeature(RISCV::Feature64Bit),</Highlight></CodeLine>
<Link id="l00741" /><CodeLine lineNumber="741"><Highlight kind="normal">                           DecoderTableRISCV32Only&#95;16,</Highlight></CodeLine>
<Link id="l00742" /><CodeLine lineNumber="742"><Highlight kind="normal">                           </Highlight><Highlight kind="stringliteral">&quot;RISCV32Only&#95;16 table (16-bit Instruction)&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00743" /><CodeLine lineNumber="743"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureStdExtZicfiss, DecoderTableZicfiss16,</Highlight></CodeLine>
<Link id="l00744" /><CodeLine lineNumber="744"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;RVZicfiss table (Shadow Stack)&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00745" /><CodeLine lineNumber="745"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureStdExtZcmt, DecoderTableRVZcmt16,</Highlight></CodeLine>
<Link id="l00746" /><CodeLine lineNumber="746"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;Zcmt table (16-bit Table Jump Instructions)&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00747" /><CodeLine lineNumber="747"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(</Highlight></CodeLine>
<Link id="l00748" /><CodeLine lineNumber="748"><Highlight kind="normal">      RISCV::FeatureStdExtZcmp, DecoderTableRVZcmp16,</Highlight></CodeLine>
<Link id="l00749" /><CodeLine lineNumber="749"><Highlight kind="normal">      </Highlight><Highlight kind="stringliteral">&quot;Zcmp table (16-bit Push/Pop &amp; Double Move Instructions)&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00750" /><CodeLine lineNumber="750"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(</Highlight></CodeLine>
<Link id="l00751" /><CodeLine lineNumber="751"><Highlight kind="normal">      RISCV::FeatureVendorXqciac, DecoderTableXqciac16,</Highlight></CodeLine>
<Link id="l00752" /><CodeLine lineNumber="752"><Highlight kind="normal">      </Highlight><Highlight kind="stringliteral">&quot;Qualcomm uC Load-Store Address Calculation custom 16bit opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00753" /><CodeLine lineNumber="753"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(</Highlight></CodeLine>
<Link id="l00754" /><CodeLine lineNumber="754"><Highlight kind="normal">      RISCV::FeatureVendorXqcicm, DecoderTableXqcicm16,</Highlight></CodeLine>
<Link id="l00755" /><CodeLine lineNumber="755"><Highlight kind="normal">      </Highlight><Highlight kind="stringliteral">&quot;Qualcomm uC Conditional Move custom 16bit opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00756" /><CodeLine lineNumber="756"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(RISCV::FeatureVendorXqciint, DecoderTableXqciint16,</Highlight></CodeLine>
<Link id="l00757" /><CodeLine lineNumber="757"><Highlight kind="normal">                        </Highlight><Highlight kind="stringliteral">&quot;Qualcomm uC Interrupts custom 16bit opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00758" /><CodeLine lineNumber="758"><Highlight kind="normal">  <a href="#ae3b1487987524b4d095ac086e78628a9">TRY&#95;TO&#95;DECODE&#95;AND&#95;ADD&#95;SP</a>(STI.hasFeature(RISCV::FeatureVendorXwchc),</Highlight></CodeLine>
<Link id="l00759" /><CodeLine lineNumber="759"><Highlight kind="normal">                           DecoderTableXwchc16,</Highlight></CodeLine>
<Link id="l00760" /><CodeLine lineNumber="760"><Highlight kind="normal">                           </Highlight><Highlight kind="stringliteral">&quot;WCH QingKe XW custom opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00761" /><CodeLine lineNumber="761"><Highlight kind="normal">  <a href="#ae3b1487987524b4d095ac086e78628a9">TRY&#95;TO&#95;DECODE&#95;AND&#95;ADD&#95;SP</a>(</Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">, DecoderTable16,</Highlight></CodeLine>
<Link id="l00762" /><CodeLine lineNumber="762"><Highlight kind="normal">                           </Highlight><Highlight kind="stringliteral">&quot;RISCV&#95;C table (16-bit Instruction)&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00763" /><CodeLine lineNumber="763"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00764" /><CodeLine lineNumber="764"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00765" /><CodeLine lineNumber="765"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00766" /><CodeLine lineNumber="766"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00767" /><CodeLine lineNumber="767"><Highlight kind="normal"><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> RISCVDisassembler::getInstruction48(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, uint64&#95;t &amp;<a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>,</Highlight></CodeLine>
<Link id="l00768" /><CodeLine lineNumber="768"><Highlight kind="normal">                                                 <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> Bytes,</Highlight></CodeLine>
<Link id="l00769" /><CodeLine lineNumber="769"><Highlight kind="normal">                                                 uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00770" /><CodeLine lineNumber="770"><Highlight kind="normal">                                                 <a href="/docs/api/classes/llvm/raw-ostream">raw&#95;ostream</a> &amp;CS)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00771" /><CodeLine lineNumber="771"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Bytes.<a href="/docs/api/classes/llvm/arrayref/#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 6) &#123;</Highlight></CodeLine>
<Link id="l00772" /><CodeLine lineNumber="772"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = 0;</Highlight></CodeLine>
<Link id="l00773" /><CodeLine lineNumber="773"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00774" /><CodeLine lineNumber="774"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00775" /><CodeLine lineNumber="775"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = 6;</Highlight></CodeLine>
<Link id="l00776" /><CodeLine lineNumber="776"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00777" /><CodeLine lineNumber="777"><Highlight kind="normal">  uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a> = 0;</Highlight></CodeLine>
<Link id="l00778" /><CodeLine lineNumber="778"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">size&#95;t</Highlight><Highlight kind="normal"> i = <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>; i-- != 0;) &#123;</Highlight></CodeLine>
<Link id="l00779" /><CodeLine lineNumber="779"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a> += (</Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="normal">uint64&#95;t</Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(Bytes&#91;i&#93;) &lt;&lt; 8 &#42; i);</Highlight></CodeLine>
<Link id="l00780" /><CodeLine lineNumber="780"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00781" /><CodeLine lineNumber="781"><Highlight kind="normal">  <a href="#a55b7f8eecc7299a1c4f5955748598846">TRY&#95;TO&#95;DECODE&#95;FEATURE</a>(</Highlight></CodeLine>
<Link id="l00782" /><CodeLine lineNumber="782"><Highlight kind="normal">      RISCV::FeatureVendorXqcilo, DecoderTableXqcilo48,</Highlight></CodeLine>
<Link id="l00783" /><CodeLine lineNumber="783"><Highlight kind="normal">      </Highlight><Highlight kind="stringliteral">&quot;Qualcomm uC Large Offset Load Store custom 48bit opcode table&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00784" /><CodeLine lineNumber="784"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00785" /><CodeLine lineNumber="785"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00786" /><CodeLine lineNumber="786"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00787" /><CodeLine lineNumber="787"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00788" /><CodeLine lineNumber="788" lineLink="/docs/api/classes/anonymous-namespace-riscvdisassembler-cpp-/riscvdisassembler/#a4f3feb7d6e293c81671a60e310dc0382"><Highlight kind="normal"><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a href="/docs/api/classes/anonymous-namespace-riscvdisassembler-cpp-/riscvdisassembler/#a4f3feb7d6e293c81671a60e310dc0382">RISCVDisassembler::getInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, uint64&#95;t &amp;<a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>,</Highlight></CodeLine>
<Link id="l00789" /><CodeLine lineNumber="789"><Highlight kind="normal">                                               <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> Bytes,</Highlight></CodeLine>
<Link id="l00790" /><CodeLine lineNumber="790"><Highlight kind="normal">                                               uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00791" /><CodeLine lineNumber="791"><Highlight kind="normal">                                               <a href="/docs/api/classes/llvm/raw-ostream">raw&#95;ostream</a> &amp;CS)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00792" /><CodeLine lineNumber="792"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// It&#39;s a 16 bit instruction if bit 0 and 1 are not 0b11.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00793" /><CodeLine lineNumber="793"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((Bytes&#91;0&#93; &amp; 0b11) != 0b11)</Highlight></CodeLine>
<Link id="l00794" /><CodeLine lineNumber="794"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> getInstruction16(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>, Bytes, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, CS);</Highlight></CodeLine>
<Link id="l00795" /><CodeLine lineNumber="795"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00796" /><CodeLine lineNumber="796"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// It&#39;s a 32 bit instruction if bit 1:0 are 0b11(checked above) and bits 4:2</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00797" /><CodeLine lineNumber="797"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// are not 0b111.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00798" /><CodeLine lineNumber="798"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((Bytes&#91;0&#93; &amp; 0b1&#39;1100) != 0b1&#39;1100)</Highlight></CodeLine>
<Link id="l00799" /><CodeLine lineNumber="799"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> getInstruction32(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>, Bytes, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, CS);</Highlight></CodeLine>
<Link id="l00800" /><CodeLine lineNumber="800"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00801" /><CodeLine lineNumber="801"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// 48-bit instructions are encoded as 0bxx011111.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00802" /><CodeLine lineNumber="802"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((Bytes&#91;0&#93; &amp; 0b11&#39;1111) == 0b01&#39;1111) &#123;</Highlight></CodeLine>
<Link id="l00803" /><CodeLine lineNumber="803"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> getInstruction48(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>, Bytes, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, CS);</Highlight></CodeLine>
<Link id="l00804" /><CodeLine lineNumber="804"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00805" /><CodeLine lineNumber="805"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00806" /><CodeLine lineNumber="806"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// 64-bit instructions are encoded as 0x0111111.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00807" /><CodeLine lineNumber="807"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((Bytes&#91;0&#93; &amp; 0b111&#39;1111) == 0b011&#39;1111) &#123;</Highlight></CodeLine>
<Link id="l00808" /><CodeLine lineNumber="808"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = Bytes.<a href="/docs/api/classes/llvm/arrayref/#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt;= 8 ? 8 : 0;</Highlight></CodeLine>
<Link id="l00809" /><CodeLine lineNumber="809"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00810" /><CodeLine lineNumber="810"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00811" /><CodeLine lineNumber="811"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00812" /><CodeLine lineNumber="812"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Remaining cases need to check a second byte.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00813" /><CodeLine lineNumber="813"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Bytes.<a href="/docs/api/classes/llvm/arrayref/#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 2) &#123;</Highlight></CodeLine>
<Link id="l00814" /><CodeLine lineNumber="814"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = 0;</Highlight></CodeLine>
<Link id="l00815" /><CodeLine lineNumber="815"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00816" /><CodeLine lineNumber="816"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00817" /><CodeLine lineNumber="817"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00818" /><CodeLine lineNumber="818"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// 80-bit through 176-bit instructions are encoded as 0bxnnnxxxx&#95;x1111111.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00819" /><CodeLine lineNumber="819"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Where the number of bits is (80 + (nnn &#42; 16)) for nnn != 0b111.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00820" /><CodeLine lineNumber="820"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> nnn = (Bytes&#91;1&#93; &gt;&gt; 4) &amp; 0b111;</Highlight></CodeLine>
<Link id="l00821" /><CodeLine lineNumber="821"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (nnn != 0b111) &#123;</Highlight></CodeLine>
<Link id="l00822" /><CodeLine lineNumber="822"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = 10 + (nnn &#42; 2);</Highlight></CodeLine>
<Link id="l00823" /><CodeLine lineNumber="823"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Bytes.<a href="/docs/api/classes/llvm/arrayref/#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>)</Highlight></CodeLine>
<Link id="l00824" /><CodeLine lineNumber="824"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = 0;</Highlight></CodeLine>
<Link id="l00825" /><CodeLine lineNumber="825"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00826" /><CodeLine lineNumber="826"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00827" /><CodeLine lineNumber="827"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00828" /><CodeLine lineNumber="828"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Remaining encodings are reserved for &gt; 176-bit instructions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00829" /><CodeLine lineNumber="829"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = 0;</Highlight></CodeLine>
<Link id="l00830" /><CodeLine lineNumber="830"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00831" /><CodeLine lineNumber="831"><Highlight kind="normal">&#125;</Highlight></CodeLine>

</ProgramListing>

</DoxygenPage>
