 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : MultiplierOperator
Version: U-2022.12-SP7
Date   : Sun Dec 24 14:16:30 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: B[1] (input port clocked by vsysclk)
  Endpoint: P[1] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht
  MultiplierOperator_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  B[1] (in)                                               0.00       0.20 r
  mult_8/B[1] (MultiplierOperator_DW02_mult_0)            0.00       0.20 r
  mult_8/U3134/ZN (INVX0)                                 0.61       0.81 f
  mult_8/U3277/QN (NOR2X0)                                0.56       1.37 r
  mult_8/U3111/Q (XOR2X1)                                 0.89       2.26 f
  mult_8/PRODUCT[1] (MultiplierOperator_DW02_mult_0)      0.00       2.26 f
  P[1] (out)                                              1.84       4.11 f
  data arrival time                                                  4.11

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -4.11
  --------------------------------------------------------------------------
  slack (MET)                                                        4.61


  Startpoint: A[31] (input port clocked by vsysclk)
  Endpoint: P[31] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  A[31] (in)                                              0.00       0.20 r
  mult_8/A[31] (MultiplierOperator_DW02_mult_0)           0.00       0.20 r
  mult_8/S14_31_0/S (FADDX2)                              2.63       2.83 f
  mult_8/FS_1/A[29] (MultiplierOperator_DW01_add_2)       0.00       2.83 f
  mult_8/FS_1/SUM[29] (MultiplierOperator_DW01_add_2)     0.00       2.83 f
  mult_8/PRODUCT[31] (MultiplierOperator_DW02_mult_0)     0.00       2.83 f
  P[31] (out)                                             1.84       4.68 f
  data arrival time                                                  4.68

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -4.68
  --------------------------------------------------------------------------
  slack (MET)                                                        5.18


  Startpoint: A[8] (input port clocked by vsysclk)
  Endpoint: P[8] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht
  MultiplierOperator_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  A[8] (in)                                               0.00       0.20 r
  mult_8/A[8] (MultiplierOperator_DW02_mult_0)            0.00       0.20 r
  mult_8/U3417/ZN (INVX0)                                 0.61       0.81 f
  mult_8/U2801/QN (NOR2X0)                                1.18       1.99 r
  mult_8/U2199/Q (XOR3X1)                                 1.02       3.01 f
  mult_8/FS_1/A[6] (MultiplierOperator_DW01_add_2)        0.00       3.01 f
  mult_8/FS_1/SUM[6] (MultiplierOperator_DW01_add_2)      0.00       3.01 f
  mult_8/PRODUCT[8] (MultiplierOperator_DW02_mult_0)      0.00       3.01 f
  P[8] (out)                                              1.84       4.85 f
  data arrival time                                                  4.85

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        5.35


  Startpoint: B[12] (input port clocked by vsysclk)
  Endpoint: P[45] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht
  MultiplierOperator_DW02_mult_0
                     70000                 saed90nm_typ_ht
  MultiplierOperator_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  B[12] (in)                                              0.00       0.20 r
  mult_8/B[12] (MultiplierOperator_DW02_mult_0)           0.00       0.20 r
  mult_8/U3391/QN (NOR2X0)                                0.61       0.81 f
  mult_8/U1882/QN (NAND2X0)                               0.44       1.26 r
  mult_8/U1885/QN (NAND3X1)                               0.42       1.68 f
  mult_8/U652/Q (AND2X4)                                  0.49       2.17 f
  mult_8/FS_1/B[43] (MultiplierOperator_DW01_add_2)       0.00       2.17 f
  mult_8/FS_1/U517/QN (NAND2X0)                           0.43       2.60 r
  mult_8/FS_1/U367/ZN (INVX0)                             0.12       2.71 f
  mult_8/FS_1/U171/QN (NOR2X0)                            0.12       2.83 r
  mult_8/FS_1/U170/Q (XOR2X1)                             0.24       3.07 f
  mult_8/FS_1/SUM[43] (MultiplierOperator_DW01_add_2)     0.00       3.07 f
  mult_8/PRODUCT[45] (MultiplierOperator_DW02_mult_0)     0.00       3.07 f
  P[45] (out)                                             1.84       4.92 f
  data arrival time                                                  4.92

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -4.92
  --------------------------------------------------------------------------
  slack (MET)                                                        5.42


  Startpoint: A[30] (input port clocked by vsysclk)
  Endpoint: P[63] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht
  MultiplierOperator_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  A[30] (in)                                              0.00       0.20 r
  mult_8/A[30] (MultiplierOperator_DW02_mult_0)           0.00       0.20 r
  mult_8/U3049/QN (NOR2X0)                                0.67       0.87 f
  mult_8/U1663/QN (NAND2X0)                               0.41       1.28 r
  mult_8/U1665/QN (NAND3X1)                               0.47       1.75 f
  mult_8/U598/Q (AND2X4)                                  0.49       2.24 f
  mult_8/FS_1/B[61] (MultiplierOperator_DW01_add_2)       0.00       2.24 f
  mult_8/FS_1/U154/Q (XOR3X1)                             0.87       3.10 f
  mult_8/FS_1/SUM[61] (MultiplierOperator_DW01_add_2)     0.00       3.10 f
  mult_8/PRODUCT[63] (MultiplierOperator_DW02_mult_0)     0.00       3.10 f
  P[63] (out)                                             1.84       4.95 f
  data arrival time                                                  4.95

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -4.95
  --------------------------------------------------------------------------
  slack (MET)                                                        5.45


  Startpoint: B[8] (input port clocked by vsysclk)
  Endpoint: P[41] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht
  MultiplierOperator_DW02_mult_0
                     70000                 saed90nm_typ_ht
  MultiplierOperator_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  B[8] (in)                                               0.00       0.20 r
  mult_8/B[8] (MultiplierOperator_DW02_mult_0)            0.00       0.20 r
  mult_8/U3076/QN (NOR2X0)                                0.72       0.92 f
  mult_8/U58/QN (NAND2X0)                                 0.41       1.33 r
  mult_8/U1072/QN (NAND3X1)                               0.43       1.75 f
  mult_8/U1073/Q (AND2X1)                                 0.46       2.21 f
  mult_8/FS_1/B[39] (MultiplierOperator_DW01_add_2)       0.00       2.21 f
  mult_8/FS_1/U477/QN (NAND2X0)                           0.47       2.68 r
  mult_8/FS_1/U430/ZN (INVX0)                             0.09       2.78 f
  mult_8/FS_1/U473/QN (NOR2X0)                            0.11       2.88 r
  mult_8/FS_1/U553/Q (XOR2X1)                             0.24       3.12 f
  mult_8/FS_1/SUM[39] (MultiplierOperator_DW01_add_2)     0.00       3.12 f
  mult_8/PRODUCT[41] (MultiplierOperator_DW02_mult_0)     0.00       3.12 f
  P[41] (out)                                             1.84       4.97 f
  data arrival time                                                  4.97

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -4.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: P[26] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht
  MultiplierOperator_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  B[0] (in)                                               0.00       0.20 r
  mult_8/B[0] (MultiplierOperator_DW02_mult_0)            0.00       0.20 r
  mult_8/U3093/ZN (INVX0)                                 0.61       0.81 f
  mult_8/U2816/QN (NOR2X0)                                1.14       1.95 r
  mult_8/U2192/Q (XOR3X1)                                 1.20       3.15 f
  mult_8/FS_1/A[24] (MultiplierOperator_DW01_add_2)       0.00       3.15 f
  mult_8/FS_1/SUM[24] (MultiplierOperator_DW01_add_2)     0.00       3.15 f
  mult_8/PRODUCT[26] (MultiplierOperator_DW02_mult_0)     0.00       3.15 f
  P[26] (out)                                             1.84       4.99 f
  data arrival time                                                  4.99

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -4.99
  --------------------------------------------------------------------------
  slack (MET)                                                        5.49


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: P[28] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht
  MultiplierOperator_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  B[0] (in)                                               0.00       0.20 r
  mult_8/B[0] (MultiplierOperator_DW02_mult_0)            0.00       0.20 r
  mult_8/U3093/ZN (INVX0)                                 0.61       0.81 f
  mult_8/U2803/QN (NOR2X0)                                1.14       1.95 r
  mult_8/U2184/Q (XOR3X1)                                 1.20       3.15 f
  mult_8/FS_1/A[26] (MultiplierOperator_DW01_add_2)       0.00       3.15 f
  mult_8/FS_1/SUM[26] (MultiplierOperator_DW01_add_2)     0.00       3.15 f
  mult_8/PRODUCT[28] (MultiplierOperator_DW02_mult_0)     0.00       3.15 f
  P[28] (out)                                             1.84       4.99 f
  data arrival time                                                  4.99

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -4.99
  --------------------------------------------------------------------------
  slack (MET)                                                        5.49


  Startpoint: B[13] (input port clocked by vsysclk)
  Endpoint: P[47] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht
  MultiplierOperator_DW02_mult_0
                     70000                 saed90nm_typ_ht
  MultiplierOperator_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  B[13] (in)                                              0.00       0.20 r
  mult_8/B[13] (MultiplierOperator_DW02_mult_0)           0.00       0.20 r
  mult_8/U3011/QN (NOR2X0)                                0.72       0.92 f
  mult_8/U1331/QN (NAND2X0)                               0.42       1.34 r
  mult_8/U1333/QN (NAND3X0)                               0.53       1.87 f
  mult_8/U440/Q (AND2X4)                                  0.50       2.37 f
  mult_8/FS_1/B[44] (MultiplierOperator_DW01_add_2)       0.00       2.37 f
  mult_8/FS_1/U518/QN (NAND2X0)                           0.46       2.83 r
  mult_8/FS_1/U76/QN (NAND2X0)                            0.13       2.96 f
  mult_8/FS_1/U172/Q (XNOR2X1)                            0.24       3.20 f
  mult_8/FS_1/SUM[45] (MultiplierOperator_DW01_add_2)     0.00       3.20 f
  mult_8/PRODUCT[47] (MultiplierOperator_DW02_mult_0)     0.00       3.20 f
  P[47] (out)                                             1.84       5.05 f
  data arrival time                                                  5.05

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -5.05
  --------------------------------------------------------------------------
  slack (MET)                                                        5.55


  Startpoint: B[15] (input port clocked by vsysclk)
  Endpoint: P[48] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht
  MultiplierOperator_DW02_mult_0
                     70000                 saed90nm_typ_ht
  MultiplierOperator_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  B[15] (in)                                              0.00       0.20 r
  mult_8/B[15] (MultiplierOperator_DW02_mult_0)           0.00       0.20 r
  mult_8/U3302/QN (NOR2X0)                                0.91       1.11 f
  mult_8/U796/QN (NAND2X0)                                0.41       1.51 r
  mult_8/U798/QN (NAND3X1)                                0.43       1.94 f
  mult_8/U827/Q (AND2X1)                                  0.45       2.39 f
  mult_8/FS_1/B[46] (MultiplierOperator_DW01_add_2)       0.00       2.39 f
  mult_8/FS_1/U529/QN (NAND2X0)                           0.46       2.84 r
  mult_8/FS_1/U528/QN (NAND2X0)                           0.13       2.98 f
  mult_8/FS_1/U178/Q (XOR2X1)                             0.23       3.21 f
  mult_8/FS_1/SUM[46] (MultiplierOperator_DW01_add_2)     0.00       3.21 f
  mult_8/PRODUCT[48] (MultiplierOperator_DW02_mult_0)     0.00       3.21 f
  P[48] (out)                                             1.84       5.06 f
  data arrival time                                                  5.06

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -5.06
  --------------------------------------------------------------------------
  slack (MET)                                                        5.56


1
