
brake.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b458  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000061c  0800b518  0800b518  0001b518  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb34  0800bb34  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800bb34  0800bb34  0001bb34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb3c  0800bb3c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb3c  0800bb3c  0001bb3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bb40  0800bb40  0001bb40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800bb44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000370  200001e0  0800bd24  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000550  0800bd24  00020550  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002bf13  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000053a0  00000000  00000000  0004c11b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00020d81  00000000  00000000  000514bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001258  00000000  00000000  00072240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00003810  00000000  00000000  00073498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c35f  00000000  00000000  00076ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002e0ac  00000000  00000000  00093007  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a3821  00000000  00000000  000c10b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001648d4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004f2c  00000000  00000000  00164924  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001e0 	.word	0x200001e0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800b4fc 	.word	0x0800b4fc

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001e4 	.word	0x200001e4
 8000100:	0800b4fc 	.word	0x0800b4fc

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 fca1 	bl	8001d80 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 fbf1 	bl	8001c30 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 fc93 	bl	8001d80 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 fc89 	bl	8001d80 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 fc19 	bl	8001cb4 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 fc0f 	bl	8001cb4 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_cfrcmple>:
 80004a4:	4684      	mov	ip, r0
 80004a6:	0008      	movs	r0, r1
 80004a8:	4661      	mov	r1, ip
 80004aa:	e7ff      	b.n	80004ac <__aeabi_cfcmpeq>

080004ac <__aeabi_cfcmpeq>:
 80004ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004ae:	f000 fa13 	bl	80008d8 <__lesf2>
 80004b2:	2800      	cmp	r0, #0
 80004b4:	d401      	bmi.n	80004ba <__aeabi_cfcmpeq+0xe>
 80004b6:	2100      	movs	r1, #0
 80004b8:	42c8      	cmn	r0, r1
 80004ba:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004bc <__aeabi_fcmpeq>:
 80004bc:	b510      	push	{r4, lr}
 80004be:	f000 f99f 	bl	8000800 <__eqsf2>
 80004c2:	4240      	negs	r0, r0
 80004c4:	3001      	adds	r0, #1
 80004c6:	bd10      	pop	{r4, pc}

080004c8 <__aeabi_fcmplt>:
 80004c8:	b510      	push	{r4, lr}
 80004ca:	f000 fa05 	bl	80008d8 <__lesf2>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	db01      	blt.n	80004d6 <__aeabi_fcmplt+0xe>
 80004d2:	2000      	movs	r0, #0
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	2001      	movs	r0, #1
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	46c0      	nop			; (mov r8, r8)

080004dc <__aeabi_fcmple>:
 80004dc:	b510      	push	{r4, lr}
 80004de:	f000 f9fb 	bl	80008d8 <__lesf2>
 80004e2:	2800      	cmp	r0, #0
 80004e4:	dd01      	ble.n	80004ea <__aeabi_fcmple+0xe>
 80004e6:	2000      	movs	r0, #0
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	2001      	movs	r0, #1
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	46c0      	nop			; (mov r8, r8)

080004f0 <__aeabi_fcmpgt>:
 80004f0:	b510      	push	{r4, lr}
 80004f2:	f000 f9ab 	bl	800084c <__gesf2>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	dc01      	bgt.n	80004fe <__aeabi_fcmpgt+0xe>
 80004fa:	2000      	movs	r0, #0
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	2001      	movs	r0, #1
 8000500:	bd10      	pop	{r4, pc}
 8000502:	46c0      	nop			; (mov r8, r8)

08000504 <__aeabi_fcmpge>:
 8000504:	b510      	push	{r4, lr}
 8000506:	f000 f9a1 	bl	800084c <__gesf2>
 800050a:	2800      	cmp	r0, #0
 800050c:	da01      	bge.n	8000512 <__aeabi_fcmpge+0xe>
 800050e:	2000      	movs	r0, #0
 8000510:	bd10      	pop	{r4, pc}
 8000512:	2001      	movs	r0, #1
 8000514:	bd10      	pop	{r4, pc}
 8000516:	46c0      	nop			; (mov r8, r8)

08000518 <__aeabi_uldivmod>:
 8000518:	2b00      	cmp	r3, #0
 800051a:	d111      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 800051c:	2a00      	cmp	r2, #0
 800051e:	d10f      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 8000520:	2900      	cmp	r1, #0
 8000522:	d100      	bne.n	8000526 <__aeabi_uldivmod+0xe>
 8000524:	2800      	cmp	r0, #0
 8000526:	d002      	beq.n	800052e <__aeabi_uldivmod+0x16>
 8000528:	2100      	movs	r1, #0
 800052a:	43c9      	mvns	r1, r1
 800052c:	0008      	movs	r0, r1
 800052e:	b407      	push	{r0, r1, r2}
 8000530:	4802      	ldr	r0, [pc, #8]	; (800053c <__aeabi_uldivmod+0x24>)
 8000532:	a102      	add	r1, pc, #8	; (adr r1, 800053c <__aeabi_uldivmod+0x24>)
 8000534:	1840      	adds	r0, r0, r1
 8000536:	9002      	str	r0, [sp, #8]
 8000538:	bd03      	pop	{r0, r1, pc}
 800053a:	46c0      	nop			; (mov r8, r8)
 800053c:	fffffee9 	.word	0xfffffee9
 8000540:	b403      	push	{r0, r1}
 8000542:	4668      	mov	r0, sp
 8000544:	b501      	push	{r0, lr}
 8000546:	9802      	ldr	r0, [sp, #8]
 8000548:	f000 f88e 	bl	8000668 <__udivmoddi4>
 800054c:	9b01      	ldr	r3, [sp, #4]
 800054e:	469e      	mov	lr, r3
 8000550:	b002      	add	sp, #8
 8000552:	bc0c      	pop	{r2, r3}
 8000554:	4770      	bx	lr
 8000556:	46c0      	nop			; (mov r8, r8)

08000558 <__aeabi_f2uiz>:
 8000558:	219e      	movs	r1, #158	; 0x9e
 800055a:	b510      	push	{r4, lr}
 800055c:	05c9      	lsls	r1, r1, #23
 800055e:	1c04      	adds	r4, r0, #0
 8000560:	f7ff ffd0 	bl	8000504 <__aeabi_fcmpge>
 8000564:	2800      	cmp	r0, #0
 8000566:	d103      	bne.n	8000570 <__aeabi_f2uiz+0x18>
 8000568:	1c20      	adds	r0, r4, #0
 800056a:	f000 fccd 	bl	8000f08 <__aeabi_f2iz>
 800056e:	bd10      	pop	{r4, pc}
 8000570:	219e      	movs	r1, #158	; 0x9e
 8000572:	1c20      	adds	r0, r4, #0
 8000574:	05c9      	lsls	r1, r1, #23
 8000576:	f000 fb19 	bl	8000bac <__aeabi_fsub>
 800057a:	f000 fcc5 	bl	8000f08 <__aeabi_f2iz>
 800057e:	2380      	movs	r3, #128	; 0x80
 8000580:	061b      	lsls	r3, r3, #24
 8000582:	469c      	mov	ip, r3
 8000584:	4460      	add	r0, ip
 8000586:	e7f2      	b.n	800056e <__aeabi_f2uiz+0x16>

08000588 <__aeabi_d2uiz>:
 8000588:	b570      	push	{r4, r5, r6, lr}
 800058a:	2200      	movs	r2, #0
 800058c:	4b0c      	ldr	r3, [pc, #48]	; (80005c0 <__aeabi_d2uiz+0x38>)
 800058e:	0004      	movs	r4, r0
 8000590:	000d      	movs	r5, r1
 8000592:	f7ff ff7d 	bl	8000490 <__aeabi_dcmpge>
 8000596:	2800      	cmp	r0, #0
 8000598:	d104      	bne.n	80005a4 <__aeabi_d2uiz+0x1c>
 800059a:	0020      	movs	r0, r4
 800059c:	0029      	movs	r1, r5
 800059e:	f002 fa6f 	bl	8002a80 <__aeabi_d2iz>
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	4b06      	ldr	r3, [pc, #24]	; (80005c0 <__aeabi_d2uiz+0x38>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	0020      	movs	r0, r4
 80005aa:	0029      	movs	r1, r5
 80005ac:	f001 feb8 	bl	8002320 <__aeabi_dsub>
 80005b0:	f002 fa66 	bl	8002a80 <__aeabi_d2iz>
 80005b4:	2380      	movs	r3, #128	; 0x80
 80005b6:	061b      	lsls	r3, r3, #24
 80005b8:	469c      	mov	ip, r3
 80005ba:	4460      	add	r0, ip
 80005bc:	e7f1      	b.n	80005a2 <__aeabi_d2uiz+0x1a>
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	41e00000 	.word	0x41e00000

080005c4 <__aeabi_d2lz>:
 80005c4:	b570      	push	{r4, r5, r6, lr}
 80005c6:	0005      	movs	r5, r0
 80005c8:	000c      	movs	r4, r1
 80005ca:	2200      	movs	r2, #0
 80005cc:	2300      	movs	r3, #0
 80005ce:	0028      	movs	r0, r5
 80005d0:	0021      	movs	r1, r4
 80005d2:	f7ff ff3f 	bl	8000454 <__aeabi_dcmplt>
 80005d6:	2800      	cmp	r0, #0
 80005d8:	d108      	bne.n	80005ec <__aeabi_d2lz+0x28>
 80005da:	0028      	movs	r0, r5
 80005dc:	0021      	movs	r1, r4
 80005de:	f000 f80f 	bl	8000600 <__aeabi_d2ulz>
 80005e2:	0002      	movs	r2, r0
 80005e4:	000b      	movs	r3, r1
 80005e6:	0010      	movs	r0, r2
 80005e8:	0019      	movs	r1, r3
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	2380      	movs	r3, #128	; 0x80
 80005ee:	061b      	lsls	r3, r3, #24
 80005f0:	18e1      	adds	r1, r4, r3
 80005f2:	0028      	movs	r0, r5
 80005f4:	f000 f804 	bl	8000600 <__aeabi_d2ulz>
 80005f8:	2300      	movs	r3, #0
 80005fa:	4242      	negs	r2, r0
 80005fc:	418b      	sbcs	r3, r1
 80005fe:	e7f2      	b.n	80005e6 <__aeabi_d2lz+0x22>

08000600 <__aeabi_d2ulz>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	2200      	movs	r2, #0
 8000604:	4b0b      	ldr	r3, [pc, #44]	; (8000634 <__aeabi_d2ulz+0x34>)
 8000606:	000d      	movs	r5, r1
 8000608:	0004      	movs	r4, r0
 800060a:	f001 fc1d 	bl	8001e48 <__aeabi_dmul>
 800060e:	f7ff ffbb 	bl	8000588 <__aeabi_d2uiz>
 8000612:	0006      	movs	r6, r0
 8000614:	f002 fa9a 	bl	8002b4c <__aeabi_ui2d>
 8000618:	2200      	movs	r2, #0
 800061a:	4b07      	ldr	r3, [pc, #28]	; (8000638 <__aeabi_d2ulz+0x38>)
 800061c:	f001 fc14 	bl	8001e48 <__aeabi_dmul>
 8000620:	0002      	movs	r2, r0
 8000622:	000b      	movs	r3, r1
 8000624:	0020      	movs	r0, r4
 8000626:	0029      	movs	r1, r5
 8000628:	f001 fe7a 	bl	8002320 <__aeabi_dsub>
 800062c:	f7ff ffac 	bl	8000588 <__aeabi_d2uiz>
 8000630:	0031      	movs	r1, r6
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	3df00000 	.word	0x3df00000
 8000638:	41f00000 	.word	0x41f00000

0800063c <__aeabi_l2d>:
 800063c:	b570      	push	{r4, r5, r6, lr}
 800063e:	0006      	movs	r6, r0
 8000640:	0008      	movs	r0, r1
 8000642:	f002 fa53 	bl	8002aec <__aeabi_i2d>
 8000646:	2200      	movs	r2, #0
 8000648:	4b06      	ldr	r3, [pc, #24]	; (8000664 <__aeabi_l2d+0x28>)
 800064a:	f001 fbfd 	bl	8001e48 <__aeabi_dmul>
 800064e:	000d      	movs	r5, r1
 8000650:	0004      	movs	r4, r0
 8000652:	0030      	movs	r0, r6
 8000654:	f002 fa7a 	bl	8002b4c <__aeabi_ui2d>
 8000658:	002b      	movs	r3, r5
 800065a:	0022      	movs	r2, r4
 800065c:	f000 fcb6 	bl	8000fcc <__aeabi_dadd>
 8000660:	bd70      	pop	{r4, r5, r6, pc}
 8000662:	46c0      	nop			; (mov r8, r8)
 8000664:	41f00000 	.word	0x41f00000

08000668 <__udivmoddi4>:
 8000668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800066a:	4657      	mov	r7, sl
 800066c:	464e      	mov	r6, r9
 800066e:	4645      	mov	r5, r8
 8000670:	46de      	mov	lr, fp
 8000672:	b5e0      	push	{r5, r6, r7, lr}
 8000674:	0004      	movs	r4, r0
 8000676:	000d      	movs	r5, r1
 8000678:	4692      	mov	sl, r2
 800067a:	4699      	mov	r9, r3
 800067c:	b083      	sub	sp, #12
 800067e:	428b      	cmp	r3, r1
 8000680:	d830      	bhi.n	80006e4 <__udivmoddi4+0x7c>
 8000682:	d02d      	beq.n	80006e0 <__udivmoddi4+0x78>
 8000684:	4649      	mov	r1, r9
 8000686:	4650      	mov	r0, sl
 8000688:	f002 fb2c 	bl	8002ce4 <__clzdi2>
 800068c:	0029      	movs	r1, r5
 800068e:	0006      	movs	r6, r0
 8000690:	0020      	movs	r0, r4
 8000692:	f002 fb27 	bl	8002ce4 <__clzdi2>
 8000696:	1a33      	subs	r3, r6, r0
 8000698:	4698      	mov	r8, r3
 800069a:	3b20      	subs	r3, #32
 800069c:	469b      	mov	fp, r3
 800069e:	d433      	bmi.n	8000708 <__udivmoddi4+0xa0>
 80006a0:	465a      	mov	r2, fp
 80006a2:	4653      	mov	r3, sl
 80006a4:	4093      	lsls	r3, r2
 80006a6:	4642      	mov	r2, r8
 80006a8:	001f      	movs	r7, r3
 80006aa:	4653      	mov	r3, sl
 80006ac:	4093      	lsls	r3, r2
 80006ae:	001e      	movs	r6, r3
 80006b0:	42af      	cmp	r7, r5
 80006b2:	d83a      	bhi.n	800072a <__udivmoddi4+0xc2>
 80006b4:	42af      	cmp	r7, r5
 80006b6:	d100      	bne.n	80006ba <__udivmoddi4+0x52>
 80006b8:	e078      	b.n	80007ac <__udivmoddi4+0x144>
 80006ba:	465b      	mov	r3, fp
 80006bc:	1ba4      	subs	r4, r4, r6
 80006be:	41bd      	sbcs	r5, r7
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	da00      	bge.n	80006c6 <__udivmoddi4+0x5e>
 80006c4:	e075      	b.n	80007b2 <__udivmoddi4+0x14a>
 80006c6:	2200      	movs	r2, #0
 80006c8:	2300      	movs	r3, #0
 80006ca:	9200      	str	r2, [sp, #0]
 80006cc:	9301      	str	r3, [sp, #4]
 80006ce:	2301      	movs	r3, #1
 80006d0:	465a      	mov	r2, fp
 80006d2:	4093      	lsls	r3, r2
 80006d4:	9301      	str	r3, [sp, #4]
 80006d6:	2301      	movs	r3, #1
 80006d8:	4642      	mov	r2, r8
 80006da:	4093      	lsls	r3, r2
 80006dc:	9300      	str	r3, [sp, #0]
 80006de:	e028      	b.n	8000732 <__udivmoddi4+0xca>
 80006e0:	4282      	cmp	r2, r0
 80006e2:	d9cf      	bls.n	8000684 <__udivmoddi4+0x1c>
 80006e4:	2200      	movs	r2, #0
 80006e6:	2300      	movs	r3, #0
 80006e8:	9200      	str	r2, [sp, #0]
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <__udivmoddi4+0x8e>
 80006f2:	601c      	str	r4, [r3, #0]
 80006f4:	605d      	str	r5, [r3, #4]
 80006f6:	9800      	ldr	r0, [sp, #0]
 80006f8:	9901      	ldr	r1, [sp, #4]
 80006fa:	b003      	add	sp, #12
 80006fc:	bcf0      	pop	{r4, r5, r6, r7}
 80006fe:	46bb      	mov	fp, r7
 8000700:	46b2      	mov	sl, r6
 8000702:	46a9      	mov	r9, r5
 8000704:	46a0      	mov	r8, r4
 8000706:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000708:	4642      	mov	r2, r8
 800070a:	2320      	movs	r3, #32
 800070c:	1a9b      	subs	r3, r3, r2
 800070e:	4652      	mov	r2, sl
 8000710:	40da      	lsrs	r2, r3
 8000712:	4641      	mov	r1, r8
 8000714:	0013      	movs	r3, r2
 8000716:	464a      	mov	r2, r9
 8000718:	408a      	lsls	r2, r1
 800071a:	0017      	movs	r7, r2
 800071c:	4642      	mov	r2, r8
 800071e:	431f      	orrs	r7, r3
 8000720:	4653      	mov	r3, sl
 8000722:	4093      	lsls	r3, r2
 8000724:	001e      	movs	r6, r3
 8000726:	42af      	cmp	r7, r5
 8000728:	d9c4      	bls.n	80006b4 <__udivmoddi4+0x4c>
 800072a:	2200      	movs	r2, #0
 800072c:	2300      	movs	r3, #0
 800072e:	9200      	str	r2, [sp, #0]
 8000730:	9301      	str	r3, [sp, #4]
 8000732:	4643      	mov	r3, r8
 8000734:	2b00      	cmp	r3, #0
 8000736:	d0d9      	beq.n	80006ec <__udivmoddi4+0x84>
 8000738:	07fb      	lsls	r3, r7, #31
 800073a:	0872      	lsrs	r2, r6, #1
 800073c:	431a      	orrs	r2, r3
 800073e:	4646      	mov	r6, r8
 8000740:	087b      	lsrs	r3, r7, #1
 8000742:	e00e      	b.n	8000762 <__udivmoddi4+0xfa>
 8000744:	42ab      	cmp	r3, r5
 8000746:	d101      	bne.n	800074c <__udivmoddi4+0xe4>
 8000748:	42a2      	cmp	r2, r4
 800074a:	d80c      	bhi.n	8000766 <__udivmoddi4+0xfe>
 800074c:	1aa4      	subs	r4, r4, r2
 800074e:	419d      	sbcs	r5, r3
 8000750:	2001      	movs	r0, #1
 8000752:	1924      	adds	r4, r4, r4
 8000754:	416d      	adcs	r5, r5
 8000756:	2100      	movs	r1, #0
 8000758:	3e01      	subs	r6, #1
 800075a:	1824      	adds	r4, r4, r0
 800075c:	414d      	adcs	r5, r1
 800075e:	2e00      	cmp	r6, #0
 8000760:	d006      	beq.n	8000770 <__udivmoddi4+0x108>
 8000762:	42ab      	cmp	r3, r5
 8000764:	d9ee      	bls.n	8000744 <__udivmoddi4+0xdc>
 8000766:	3e01      	subs	r6, #1
 8000768:	1924      	adds	r4, r4, r4
 800076a:	416d      	adcs	r5, r5
 800076c:	2e00      	cmp	r6, #0
 800076e:	d1f8      	bne.n	8000762 <__udivmoddi4+0xfa>
 8000770:	9800      	ldr	r0, [sp, #0]
 8000772:	9901      	ldr	r1, [sp, #4]
 8000774:	465b      	mov	r3, fp
 8000776:	1900      	adds	r0, r0, r4
 8000778:	4169      	adcs	r1, r5
 800077a:	2b00      	cmp	r3, #0
 800077c:	db24      	blt.n	80007c8 <__udivmoddi4+0x160>
 800077e:	002b      	movs	r3, r5
 8000780:	465a      	mov	r2, fp
 8000782:	4644      	mov	r4, r8
 8000784:	40d3      	lsrs	r3, r2
 8000786:	002a      	movs	r2, r5
 8000788:	40e2      	lsrs	r2, r4
 800078a:	001c      	movs	r4, r3
 800078c:	465b      	mov	r3, fp
 800078e:	0015      	movs	r5, r2
 8000790:	2b00      	cmp	r3, #0
 8000792:	db2a      	blt.n	80007ea <__udivmoddi4+0x182>
 8000794:	0026      	movs	r6, r4
 8000796:	409e      	lsls	r6, r3
 8000798:	0033      	movs	r3, r6
 800079a:	0026      	movs	r6, r4
 800079c:	4647      	mov	r7, r8
 800079e:	40be      	lsls	r6, r7
 80007a0:	0032      	movs	r2, r6
 80007a2:	1a80      	subs	r0, r0, r2
 80007a4:	4199      	sbcs	r1, r3
 80007a6:	9000      	str	r0, [sp, #0]
 80007a8:	9101      	str	r1, [sp, #4]
 80007aa:	e79f      	b.n	80006ec <__udivmoddi4+0x84>
 80007ac:	42a3      	cmp	r3, r4
 80007ae:	d8bc      	bhi.n	800072a <__udivmoddi4+0xc2>
 80007b0:	e783      	b.n	80006ba <__udivmoddi4+0x52>
 80007b2:	4642      	mov	r2, r8
 80007b4:	2320      	movs	r3, #32
 80007b6:	2100      	movs	r1, #0
 80007b8:	1a9b      	subs	r3, r3, r2
 80007ba:	2200      	movs	r2, #0
 80007bc:	9100      	str	r1, [sp, #0]
 80007be:	9201      	str	r2, [sp, #4]
 80007c0:	2201      	movs	r2, #1
 80007c2:	40da      	lsrs	r2, r3
 80007c4:	9201      	str	r2, [sp, #4]
 80007c6:	e786      	b.n	80006d6 <__udivmoddi4+0x6e>
 80007c8:	4642      	mov	r2, r8
 80007ca:	2320      	movs	r3, #32
 80007cc:	1a9b      	subs	r3, r3, r2
 80007ce:	002a      	movs	r2, r5
 80007d0:	4646      	mov	r6, r8
 80007d2:	409a      	lsls	r2, r3
 80007d4:	0023      	movs	r3, r4
 80007d6:	40f3      	lsrs	r3, r6
 80007d8:	4644      	mov	r4, r8
 80007da:	4313      	orrs	r3, r2
 80007dc:	002a      	movs	r2, r5
 80007de:	40e2      	lsrs	r2, r4
 80007e0:	001c      	movs	r4, r3
 80007e2:	465b      	mov	r3, fp
 80007e4:	0015      	movs	r5, r2
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	dad4      	bge.n	8000794 <__udivmoddi4+0x12c>
 80007ea:	4642      	mov	r2, r8
 80007ec:	002f      	movs	r7, r5
 80007ee:	2320      	movs	r3, #32
 80007f0:	0026      	movs	r6, r4
 80007f2:	4097      	lsls	r7, r2
 80007f4:	1a9b      	subs	r3, r3, r2
 80007f6:	40de      	lsrs	r6, r3
 80007f8:	003b      	movs	r3, r7
 80007fa:	4333      	orrs	r3, r6
 80007fc:	e7cd      	b.n	800079a <__udivmoddi4+0x132>
 80007fe:	46c0      	nop			; (mov r8, r8)

08000800 <__eqsf2>:
 8000800:	b570      	push	{r4, r5, r6, lr}
 8000802:	0042      	lsls	r2, r0, #1
 8000804:	0245      	lsls	r5, r0, #9
 8000806:	024e      	lsls	r6, r1, #9
 8000808:	004c      	lsls	r4, r1, #1
 800080a:	0fc3      	lsrs	r3, r0, #31
 800080c:	0a6d      	lsrs	r5, r5, #9
 800080e:	2001      	movs	r0, #1
 8000810:	0e12      	lsrs	r2, r2, #24
 8000812:	0a76      	lsrs	r6, r6, #9
 8000814:	0e24      	lsrs	r4, r4, #24
 8000816:	0fc9      	lsrs	r1, r1, #31
 8000818:	2aff      	cmp	r2, #255	; 0xff
 800081a:	d006      	beq.n	800082a <__eqsf2+0x2a>
 800081c:	2cff      	cmp	r4, #255	; 0xff
 800081e:	d003      	beq.n	8000828 <__eqsf2+0x28>
 8000820:	42a2      	cmp	r2, r4
 8000822:	d101      	bne.n	8000828 <__eqsf2+0x28>
 8000824:	42b5      	cmp	r5, r6
 8000826:	d006      	beq.n	8000836 <__eqsf2+0x36>
 8000828:	bd70      	pop	{r4, r5, r6, pc}
 800082a:	2d00      	cmp	r5, #0
 800082c:	d1fc      	bne.n	8000828 <__eqsf2+0x28>
 800082e:	2cff      	cmp	r4, #255	; 0xff
 8000830:	d1fa      	bne.n	8000828 <__eqsf2+0x28>
 8000832:	2e00      	cmp	r6, #0
 8000834:	d1f8      	bne.n	8000828 <__eqsf2+0x28>
 8000836:	428b      	cmp	r3, r1
 8000838:	d006      	beq.n	8000848 <__eqsf2+0x48>
 800083a:	2001      	movs	r0, #1
 800083c:	2a00      	cmp	r2, #0
 800083e:	d1f3      	bne.n	8000828 <__eqsf2+0x28>
 8000840:	0028      	movs	r0, r5
 8000842:	1e43      	subs	r3, r0, #1
 8000844:	4198      	sbcs	r0, r3
 8000846:	e7ef      	b.n	8000828 <__eqsf2+0x28>
 8000848:	2000      	movs	r0, #0
 800084a:	e7ed      	b.n	8000828 <__eqsf2+0x28>

0800084c <__gesf2>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	0042      	lsls	r2, r0, #1
 8000850:	0245      	lsls	r5, r0, #9
 8000852:	024e      	lsls	r6, r1, #9
 8000854:	004c      	lsls	r4, r1, #1
 8000856:	0fc3      	lsrs	r3, r0, #31
 8000858:	0a6d      	lsrs	r5, r5, #9
 800085a:	0e12      	lsrs	r2, r2, #24
 800085c:	0a76      	lsrs	r6, r6, #9
 800085e:	0e24      	lsrs	r4, r4, #24
 8000860:	0fc8      	lsrs	r0, r1, #31
 8000862:	2aff      	cmp	r2, #255	; 0xff
 8000864:	d01b      	beq.n	800089e <__gesf2+0x52>
 8000866:	2cff      	cmp	r4, #255	; 0xff
 8000868:	d00e      	beq.n	8000888 <__gesf2+0x3c>
 800086a:	2a00      	cmp	r2, #0
 800086c:	d11b      	bne.n	80008a6 <__gesf2+0x5a>
 800086e:	2c00      	cmp	r4, #0
 8000870:	d101      	bne.n	8000876 <__gesf2+0x2a>
 8000872:	2e00      	cmp	r6, #0
 8000874:	d01c      	beq.n	80008b0 <__gesf2+0x64>
 8000876:	2d00      	cmp	r5, #0
 8000878:	d00c      	beq.n	8000894 <__gesf2+0x48>
 800087a:	4283      	cmp	r3, r0
 800087c:	d01c      	beq.n	80008b8 <__gesf2+0x6c>
 800087e:	2102      	movs	r1, #2
 8000880:	1e58      	subs	r0, r3, #1
 8000882:	4008      	ands	r0, r1
 8000884:	3801      	subs	r0, #1
 8000886:	bd70      	pop	{r4, r5, r6, pc}
 8000888:	2e00      	cmp	r6, #0
 800088a:	d122      	bne.n	80008d2 <__gesf2+0x86>
 800088c:	2a00      	cmp	r2, #0
 800088e:	d1f4      	bne.n	800087a <__gesf2+0x2e>
 8000890:	2d00      	cmp	r5, #0
 8000892:	d1f2      	bne.n	800087a <__gesf2+0x2e>
 8000894:	2800      	cmp	r0, #0
 8000896:	d1f6      	bne.n	8000886 <__gesf2+0x3a>
 8000898:	2001      	movs	r0, #1
 800089a:	4240      	negs	r0, r0
 800089c:	e7f3      	b.n	8000886 <__gesf2+0x3a>
 800089e:	2d00      	cmp	r5, #0
 80008a0:	d117      	bne.n	80008d2 <__gesf2+0x86>
 80008a2:	2cff      	cmp	r4, #255	; 0xff
 80008a4:	d0f0      	beq.n	8000888 <__gesf2+0x3c>
 80008a6:	2c00      	cmp	r4, #0
 80008a8:	d1e7      	bne.n	800087a <__gesf2+0x2e>
 80008aa:	2e00      	cmp	r6, #0
 80008ac:	d1e5      	bne.n	800087a <__gesf2+0x2e>
 80008ae:	e7e6      	b.n	800087e <__gesf2+0x32>
 80008b0:	2000      	movs	r0, #0
 80008b2:	2d00      	cmp	r5, #0
 80008b4:	d0e7      	beq.n	8000886 <__gesf2+0x3a>
 80008b6:	e7e2      	b.n	800087e <__gesf2+0x32>
 80008b8:	42a2      	cmp	r2, r4
 80008ba:	dc05      	bgt.n	80008c8 <__gesf2+0x7c>
 80008bc:	dbea      	blt.n	8000894 <__gesf2+0x48>
 80008be:	42b5      	cmp	r5, r6
 80008c0:	d802      	bhi.n	80008c8 <__gesf2+0x7c>
 80008c2:	d3e7      	bcc.n	8000894 <__gesf2+0x48>
 80008c4:	2000      	movs	r0, #0
 80008c6:	e7de      	b.n	8000886 <__gesf2+0x3a>
 80008c8:	4243      	negs	r3, r0
 80008ca:	4158      	adcs	r0, r3
 80008cc:	0040      	lsls	r0, r0, #1
 80008ce:	3801      	subs	r0, #1
 80008d0:	e7d9      	b.n	8000886 <__gesf2+0x3a>
 80008d2:	2002      	movs	r0, #2
 80008d4:	4240      	negs	r0, r0
 80008d6:	e7d6      	b.n	8000886 <__gesf2+0x3a>

080008d8 <__lesf2>:
 80008d8:	b570      	push	{r4, r5, r6, lr}
 80008da:	0042      	lsls	r2, r0, #1
 80008dc:	0245      	lsls	r5, r0, #9
 80008de:	024e      	lsls	r6, r1, #9
 80008e0:	004c      	lsls	r4, r1, #1
 80008e2:	0fc3      	lsrs	r3, r0, #31
 80008e4:	0a6d      	lsrs	r5, r5, #9
 80008e6:	0e12      	lsrs	r2, r2, #24
 80008e8:	0a76      	lsrs	r6, r6, #9
 80008ea:	0e24      	lsrs	r4, r4, #24
 80008ec:	0fc8      	lsrs	r0, r1, #31
 80008ee:	2aff      	cmp	r2, #255	; 0xff
 80008f0:	d00b      	beq.n	800090a <__lesf2+0x32>
 80008f2:	2cff      	cmp	r4, #255	; 0xff
 80008f4:	d00d      	beq.n	8000912 <__lesf2+0x3a>
 80008f6:	2a00      	cmp	r2, #0
 80008f8:	d11f      	bne.n	800093a <__lesf2+0x62>
 80008fa:	2c00      	cmp	r4, #0
 80008fc:	d116      	bne.n	800092c <__lesf2+0x54>
 80008fe:	2e00      	cmp	r6, #0
 8000900:	d114      	bne.n	800092c <__lesf2+0x54>
 8000902:	2000      	movs	r0, #0
 8000904:	2d00      	cmp	r5, #0
 8000906:	d010      	beq.n	800092a <__lesf2+0x52>
 8000908:	e009      	b.n	800091e <__lesf2+0x46>
 800090a:	2d00      	cmp	r5, #0
 800090c:	d10c      	bne.n	8000928 <__lesf2+0x50>
 800090e:	2cff      	cmp	r4, #255	; 0xff
 8000910:	d113      	bne.n	800093a <__lesf2+0x62>
 8000912:	2e00      	cmp	r6, #0
 8000914:	d108      	bne.n	8000928 <__lesf2+0x50>
 8000916:	2a00      	cmp	r2, #0
 8000918:	d008      	beq.n	800092c <__lesf2+0x54>
 800091a:	4283      	cmp	r3, r0
 800091c:	d012      	beq.n	8000944 <__lesf2+0x6c>
 800091e:	2102      	movs	r1, #2
 8000920:	1e58      	subs	r0, r3, #1
 8000922:	4008      	ands	r0, r1
 8000924:	3801      	subs	r0, #1
 8000926:	e000      	b.n	800092a <__lesf2+0x52>
 8000928:	2002      	movs	r0, #2
 800092a:	bd70      	pop	{r4, r5, r6, pc}
 800092c:	2d00      	cmp	r5, #0
 800092e:	d1f4      	bne.n	800091a <__lesf2+0x42>
 8000930:	2800      	cmp	r0, #0
 8000932:	d1fa      	bne.n	800092a <__lesf2+0x52>
 8000934:	2001      	movs	r0, #1
 8000936:	4240      	negs	r0, r0
 8000938:	e7f7      	b.n	800092a <__lesf2+0x52>
 800093a:	2c00      	cmp	r4, #0
 800093c:	d1ed      	bne.n	800091a <__lesf2+0x42>
 800093e:	2e00      	cmp	r6, #0
 8000940:	d1eb      	bne.n	800091a <__lesf2+0x42>
 8000942:	e7ec      	b.n	800091e <__lesf2+0x46>
 8000944:	42a2      	cmp	r2, r4
 8000946:	dc05      	bgt.n	8000954 <__lesf2+0x7c>
 8000948:	dbf2      	blt.n	8000930 <__lesf2+0x58>
 800094a:	42b5      	cmp	r5, r6
 800094c:	d802      	bhi.n	8000954 <__lesf2+0x7c>
 800094e:	d3ef      	bcc.n	8000930 <__lesf2+0x58>
 8000950:	2000      	movs	r0, #0
 8000952:	e7ea      	b.n	800092a <__lesf2+0x52>
 8000954:	4243      	negs	r3, r0
 8000956:	4158      	adcs	r0, r3
 8000958:	0040      	lsls	r0, r0, #1
 800095a:	3801      	subs	r0, #1
 800095c:	e7e5      	b.n	800092a <__lesf2+0x52>
 800095e:	46c0      	nop			; (mov r8, r8)

08000960 <__aeabi_fmul>:
 8000960:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000962:	464f      	mov	r7, r9
 8000964:	4646      	mov	r6, r8
 8000966:	46d6      	mov	lr, sl
 8000968:	0244      	lsls	r4, r0, #9
 800096a:	0045      	lsls	r5, r0, #1
 800096c:	b5c0      	push	{r6, r7, lr}
 800096e:	0a64      	lsrs	r4, r4, #9
 8000970:	1c0f      	adds	r7, r1, #0
 8000972:	0e2d      	lsrs	r5, r5, #24
 8000974:	0fc6      	lsrs	r6, r0, #31
 8000976:	2d00      	cmp	r5, #0
 8000978:	d100      	bne.n	800097c <__aeabi_fmul+0x1c>
 800097a:	e08d      	b.n	8000a98 <__aeabi_fmul+0x138>
 800097c:	2dff      	cmp	r5, #255	; 0xff
 800097e:	d100      	bne.n	8000982 <__aeabi_fmul+0x22>
 8000980:	e092      	b.n	8000aa8 <__aeabi_fmul+0x148>
 8000982:	2300      	movs	r3, #0
 8000984:	2080      	movs	r0, #128	; 0x80
 8000986:	4699      	mov	r9, r3
 8000988:	469a      	mov	sl, r3
 800098a:	00e4      	lsls	r4, r4, #3
 800098c:	04c0      	lsls	r0, r0, #19
 800098e:	4304      	orrs	r4, r0
 8000990:	3d7f      	subs	r5, #127	; 0x7f
 8000992:	0278      	lsls	r0, r7, #9
 8000994:	0a43      	lsrs	r3, r0, #9
 8000996:	4698      	mov	r8, r3
 8000998:	007b      	lsls	r3, r7, #1
 800099a:	0e1b      	lsrs	r3, r3, #24
 800099c:	0fff      	lsrs	r7, r7, #31
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d100      	bne.n	80009a4 <__aeabi_fmul+0x44>
 80009a2:	e070      	b.n	8000a86 <__aeabi_fmul+0x126>
 80009a4:	2bff      	cmp	r3, #255	; 0xff
 80009a6:	d100      	bne.n	80009aa <__aeabi_fmul+0x4a>
 80009a8:	e086      	b.n	8000ab8 <__aeabi_fmul+0x158>
 80009aa:	4642      	mov	r2, r8
 80009ac:	00d0      	lsls	r0, r2, #3
 80009ae:	2280      	movs	r2, #128	; 0x80
 80009b0:	3b7f      	subs	r3, #127	; 0x7f
 80009b2:	18ed      	adds	r5, r5, r3
 80009b4:	2300      	movs	r3, #0
 80009b6:	04d2      	lsls	r2, r2, #19
 80009b8:	4302      	orrs	r2, r0
 80009ba:	4690      	mov	r8, r2
 80009bc:	469c      	mov	ip, r3
 80009be:	0031      	movs	r1, r6
 80009c0:	464b      	mov	r3, r9
 80009c2:	4079      	eors	r1, r7
 80009c4:	1c68      	adds	r0, r5, #1
 80009c6:	2b0f      	cmp	r3, #15
 80009c8:	d81c      	bhi.n	8000a04 <__aeabi_fmul+0xa4>
 80009ca:	4a76      	ldr	r2, [pc, #472]	; (8000ba4 <__aeabi_fmul+0x244>)
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	58d3      	ldr	r3, [r2, r3]
 80009d0:	469f      	mov	pc, r3
 80009d2:	0039      	movs	r1, r7
 80009d4:	4644      	mov	r4, r8
 80009d6:	46e2      	mov	sl, ip
 80009d8:	4653      	mov	r3, sl
 80009da:	2b02      	cmp	r3, #2
 80009dc:	d00f      	beq.n	80009fe <__aeabi_fmul+0x9e>
 80009de:	2b03      	cmp	r3, #3
 80009e0:	d100      	bne.n	80009e4 <__aeabi_fmul+0x84>
 80009e2:	e0d7      	b.n	8000b94 <__aeabi_fmul+0x234>
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d137      	bne.n	8000a58 <__aeabi_fmul+0xf8>
 80009e8:	2000      	movs	r0, #0
 80009ea:	2400      	movs	r4, #0
 80009ec:	05c0      	lsls	r0, r0, #23
 80009ee:	4320      	orrs	r0, r4
 80009f0:	07c9      	lsls	r1, r1, #31
 80009f2:	4308      	orrs	r0, r1
 80009f4:	bce0      	pop	{r5, r6, r7}
 80009f6:	46ba      	mov	sl, r7
 80009f8:	46b1      	mov	r9, r6
 80009fa:	46a8      	mov	r8, r5
 80009fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009fe:	20ff      	movs	r0, #255	; 0xff
 8000a00:	2400      	movs	r4, #0
 8000a02:	e7f3      	b.n	80009ec <__aeabi_fmul+0x8c>
 8000a04:	0c26      	lsrs	r6, r4, #16
 8000a06:	0424      	lsls	r4, r4, #16
 8000a08:	0c22      	lsrs	r2, r4, #16
 8000a0a:	4644      	mov	r4, r8
 8000a0c:	0424      	lsls	r4, r4, #16
 8000a0e:	0c24      	lsrs	r4, r4, #16
 8000a10:	4643      	mov	r3, r8
 8000a12:	0027      	movs	r7, r4
 8000a14:	0c1b      	lsrs	r3, r3, #16
 8000a16:	4357      	muls	r7, r2
 8000a18:	4374      	muls	r4, r6
 8000a1a:	435a      	muls	r2, r3
 8000a1c:	435e      	muls	r6, r3
 8000a1e:	1912      	adds	r2, r2, r4
 8000a20:	0c3b      	lsrs	r3, r7, #16
 8000a22:	189b      	adds	r3, r3, r2
 8000a24:	429c      	cmp	r4, r3
 8000a26:	d903      	bls.n	8000a30 <__aeabi_fmul+0xd0>
 8000a28:	2280      	movs	r2, #128	; 0x80
 8000a2a:	0252      	lsls	r2, r2, #9
 8000a2c:	4694      	mov	ip, r2
 8000a2e:	4466      	add	r6, ip
 8000a30:	043f      	lsls	r7, r7, #16
 8000a32:	041a      	lsls	r2, r3, #16
 8000a34:	0c3f      	lsrs	r7, r7, #16
 8000a36:	19d2      	adds	r2, r2, r7
 8000a38:	0194      	lsls	r4, r2, #6
 8000a3a:	1e67      	subs	r7, r4, #1
 8000a3c:	41bc      	sbcs	r4, r7
 8000a3e:	0c1b      	lsrs	r3, r3, #16
 8000a40:	0e92      	lsrs	r2, r2, #26
 8000a42:	199b      	adds	r3, r3, r6
 8000a44:	4314      	orrs	r4, r2
 8000a46:	019b      	lsls	r3, r3, #6
 8000a48:	431c      	orrs	r4, r3
 8000a4a:	011b      	lsls	r3, r3, #4
 8000a4c:	d400      	bmi.n	8000a50 <__aeabi_fmul+0xf0>
 8000a4e:	e09b      	b.n	8000b88 <__aeabi_fmul+0x228>
 8000a50:	2301      	movs	r3, #1
 8000a52:	0862      	lsrs	r2, r4, #1
 8000a54:	401c      	ands	r4, r3
 8000a56:	4314      	orrs	r4, r2
 8000a58:	0002      	movs	r2, r0
 8000a5a:	327f      	adds	r2, #127	; 0x7f
 8000a5c:	2a00      	cmp	r2, #0
 8000a5e:	dd64      	ble.n	8000b2a <__aeabi_fmul+0x1ca>
 8000a60:	0763      	lsls	r3, r4, #29
 8000a62:	d004      	beq.n	8000a6e <__aeabi_fmul+0x10e>
 8000a64:	230f      	movs	r3, #15
 8000a66:	4023      	ands	r3, r4
 8000a68:	2b04      	cmp	r3, #4
 8000a6a:	d000      	beq.n	8000a6e <__aeabi_fmul+0x10e>
 8000a6c:	3404      	adds	r4, #4
 8000a6e:	0123      	lsls	r3, r4, #4
 8000a70:	d503      	bpl.n	8000a7a <__aeabi_fmul+0x11a>
 8000a72:	0002      	movs	r2, r0
 8000a74:	4b4c      	ldr	r3, [pc, #304]	; (8000ba8 <__aeabi_fmul+0x248>)
 8000a76:	3280      	adds	r2, #128	; 0x80
 8000a78:	401c      	ands	r4, r3
 8000a7a:	2afe      	cmp	r2, #254	; 0xfe
 8000a7c:	dcbf      	bgt.n	80009fe <__aeabi_fmul+0x9e>
 8000a7e:	01a4      	lsls	r4, r4, #6
 8000a80:	0a64      	lsrs	r4, r4, #9
 8000a82:	b2d0      	uxtb	r0, r2
 8000a84:	e7b2      	b.n	80009ec <__aeabi_fmul+0x8c>
 8000a86:	4643      	mov	r3, r8
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d13d      	bne.n	8000b08 <__aeabi_fmul+0x1a8>
 8000a8c:	464a      	mov	r2, r9
 8000a8e:	3301      	adds	r3, #1
 8000a90:	431a      	orrs	r2, r3
 8000a92:	4691      	mov	r9, r2
 8000a94:	469c      	mov	ip, r3
 8000a96:	e792      	b.n	80009be <__aeabi_fmul+0x5e>
 8000a98:	2c00      	cmp	r4, #0
 8000a9a:	d129      	bne.n	8000af0 <__aeabi_fmul+0x190>
 8000a9c:	2304      	movs	r3, #4
 8000a9e:	4699      	mov	r9, r3
 8000aa0:	3b03      	subs	r3, #3
 8000aa2:	2500      	movs	r5, #0
 8000aa4:	469a      	mov	sl, r3
 8000aa6:	e774      	b.n	8000992 <__aeabi_fmul+0x32>
 8000aa8:	2c00      	cmp	r4, #0
 8000aaa:	d11b      	bne.n	8000ae4 <__aeabi_fmul+0x184>
 8000aac:	2308      	movs	r3, #8
 8000aae:	4699      	mov	r9, r3
 8000ab0:	3b06      	subs	r3, #6
 8000ab2:	25ff      	movs	r5, #255	; 0xff
 8000ab4:	469a      	mov	sl, r3
 8000ab6:	e76c      	b.n	8000992 <__aeabi_fmul+0x32>
 8000ab8:	4643      	mov	r3, r8
 8000aba:	35ff      	adds	r5, #255	; 0xff
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d10b      	bne.n	8000ad8 <__aeabi_fmul+0x178>
 8000ac0:	2302      	movs	r3, #2
 8000ac2:	464a      	mov	r2, r9
 8000ac4:	431a      	orrs	r2, r3
 8000ac6:	4691      	mov	r9, r2
 8000ac8:	469c      	mov	ip, r3
 8000aca:	e778      	b.n	80009be <__aeabi_fmul+0x5e>
 8000acc:	4653      	mov	r3, sl
 8000ace:	0031      	movs	r1, r6
 8000ad0:	2b02      	cmp	r3, #2
 8000ad2:	d000      	beq.n	8000ad6 <__aeabi_fmul+0x176>
 8000ad4:	e783      	b.n	80009de <__aeabi_fmul+0x7e>
 8000ad6:	e792      	b.n	80009fe <__aeabi_fmul+0x9e>
 8000ad8:	2303      	movs	r3, #3
 8000ada:	464a      	mov	r2, r9
 8000adc:	431a      	orrs	r2, r3
 8000ade:	4691      	mov	r9, r2
 8000ae0:	469c      	mov	ip, r3
 8000ae2:	e76c      	b.n	80009be <__aeabi_fmul+0x5e>
 8000ae4:	230c      	movs	r3, #12
 8000ae6:	4699      	mov	r9, r3
 8000ae8:	3b09      	subs	r3, #9
 8000aea:	25ff      	movs	r5, #255	; 0xff
 8000aec:	469a      	mov	sl, r3
 8000aee:	e750      	b.n	8000992 <__aeabi_fmul+0x32>
 8000af0:	0020      	movs	r0, r4
 8000af2:	f002 f8d9 	bl	8002ca8 <__clzsi2>
 8000af6:	2576      	movs	r5, #118	; 0x76
 8000af8:	1f43      	subs	r3, r0, #5
 8000afa:	409c      	lsls	r4, r3
 8000afc:	2300      	movs	r3, #0
 8000afe:	426d      	negs	r5, r5
 8000b00:	4699      	mov	r9, r3
 8000b02:	469a      	mov	sl, r3
 8000b04:	1a2d      	subs	r5, r5, r0
 8000b06:	e744      	b.n	8000992 <__aeabi_fmul+0x32>
 8000b08:	4640      	mov	r0, r8
 8000b0a:	f002 f8cd 	bl	8002ca8 <__clzsi2>
 8000b0e:	4642      	mov	r2, r8
 8000b10:	1f43      	subs	r3, r0, #5
 8000b12:	409a      	lsls	r2, r3
 8000b14:	2300      	movs	r3, #0
 8000b16:	1a2d      	subs	r5, r5, r0
 8000b18:	4690      	mov	r8, r2
 8000b1a:	469c      	mov	ip, r3
 8000b1c:	3d76      	subs	r5, #118	; 0x76
 8000b1e:	e74e      	b.n	80009be <__aeabi_fmul+0x5e>
 8000b20:	2480      	movs	r4, #128	; 0x80
 8000b22:	2100      	movs	r1, #0
 8000b24:	20ff      	movs	r0, #255	; 0xff
 8000b26:	03e4      	lsls	r4, r4, #15
 8000b28:	e760      	b.n	80009ec <__aeabi_fmul+0x8c>
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	1a9b      	subs	r3, r3, r2
 8000b2e:	2b1b      	cmp	r3, #27
 8000b30:	dd00      	ble.n	8000b34 <__aeabi_fmul+0x1d4>
 8000b32:	e759      	b.n	80009e8 <__aeabi_fmul+0x88>
 8000b34:	0022      	movs	r2, r4
 8000b36:	309e      	adds	r0, #158	; 0x9e
 8000b38:	40da      	lsrs	r2, r3
 8000b3a:	4084      	lsls	r4, r0
 8000b3c:	0013      	movs	r3, r2
 8000b3e:	1e62      	subs	r2, r4, #1
 8000b40:	4194      	sbcs	r4, r2
 8000b42:	431c      	orrs	r4, r3
 8000b44:	0763      	lsls	r3, r4, #29
 8000b46:	d004      	beq.n	8000b52 <__aeabi_fmul+0x1f2>
 8000b48:	230f      	movs	r3, #15
 8000b4a:	4023      	ands	r3, r4
 8000b4c:	2b04      	cmp	r3, #4
 8000b4e:	d000      	beq.n	8000b52 <__aeabi_fmul+0x1f2>
 8000b50:	3404      	adds	r4, #4
 8000b52:	0163      	lsls	r3, r4, #5
 8000b54:	d51a      	bpl.n	8000b8c <__aeabi_fmul+0x22c>
 8000b56:	2001      	movs	r0, #1
 8000b58:	2400      	movs	r4, #0
 8000b5a:	e747      	b.n	80009ec <__aeabi_fmul+0x8c>
 8000b5c:	2080      	movs	r0, #128	; 0x80
 8000b5e:	03c0      	lsls	r0, r0, #15
 8000b60:	4204      	tst	r4, r0
 8000b62:	d009      	beq.n	8000b78 <__aeabi_fmul+0x218>
 8000b64:	4643      	mov	r3, r8
 8000b66:	4203      	tst	r3, r0
 8000b68:	d106      	bne.n	8000b78 <__aeabi_fmul+0x218>
 8000b6a:	4644      	mov	r4, r8
 8000b6c:	4304      	orrs	r4, r0
 8000b6e:	0264      	lsls	r4, r4, #9
 8000b70:	0039      	movs	r1, r7
 8000b72:	20ff      	movs	r0, #255	; 0xff
 8000b74:	0a64      	lsrs	r4, r4, #9
 8000b76:	e739      	b.n	80009ec <__aeabi_fmul+0x8c>
 8000b78:	2080      	movs	r0, #128	; 0x80
 8000b7a:	03c0      	lsls	r0, r0, #15
 8000b7c:	4304      	orrs	r4, r0
 8000b7e:	0264      	lsls	r4, r4, #9
 8000b80:	0031      	movs	r1, r6
 8000b82:	20ff      	movs	r0, #255	; 0xff
 8000b84:	0a64      	lsrs	r4, r4, #9
 8000b86:	e731      	b.n	80009ec <__aeabi_fmul+0x8c>
 8000b88:	0028      	movs	r0, r5
 8000b8a:	e765      	b.n	8000a58 <__aeabi_fmul+0xf8>
 8000b8c:	01a4      	lsls	r4, r4, #6
 8000b8e:	2000      	movs	r0, #0
 8000b90:	0a64      	lsrs	r4, r4, #9
 8000b92:	e72b      	b.n	80009ec <__aeabi_fmul+0x8c>
 8000b94:	2080      	movs	r0, #128	; 0x80
 8000b96:	03c0      	lsls	r0, r0, #15
 8000b98:	4304      	orrs	r4, r0
 8000b9a:	0264      	lsls	r4, r4, #9
 8000b9c:	20ff      	movs	r0, #255	; 0xff
 8000b9e:	0a64      	lsrs	r4, r4, #9
 8000ba0:	e724      	b.n	80009ec <__aeabi_fmul+0x8c>
 8000ba2:	46c0      	nop			; (mov r8, r8)
 8000ba4:	0800b518 	.word	0x0800b518
 8000ba8:	f7ffffff 	.word	0xf7ffffff

08000bac <__aeabi_fsub>:
 8000bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bae:	46ce      	mov	lr, r9
 8000bb0:	4647      	mov	r7, r8
 8000bb2:	0243      	lsls	r3, r0, #9
 8000bb4:	0a5b      	lsrs	r3, r3, #9
 8000bb6:	024e      	lsls	r6, r1, #9
 8000bb8:	00da      	lsls	r2, r3, #3
 8000bba:	4694      	mov	ip, r2
 8000bbc:	0a72      	lsrs	r2, r6, #9
 8000bbe:	4691      	mov	r9, r2
 8000bc0:	0045      	lsls	r5, r0, #1
 8000bc2:	004a      	lsls	r2, r1, #1
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	0e2d      	lsrs	r5, r5, #24
 8000bc8:	001f      	movs	r7, r3
 8000bca:	0fc4      	lsrs	r4, r0, #31
 8000bcc:	0e12      	lsrs	r2, r2, #24
 8000bce:	0fc9      	lsrs	r1, r1, #31
 8000bd0:	09b6      	lsrs	r6, r6, #6
 8000bd2:	2aff      	cmp	r2, #255	; 0xff
 8000bd4:	d05b      	beq.n	8000c8e <__aeabi_fsub+0xe2>
 8000bd6:	2001      	movs	r0, #1
 8000bd8:	4041      	eors	r1, r0
 8000bda:	428c      	cmp	r4, r1
 8000bdc:	d039      	beq.n	8000c52 <__aeabi_fsub+0xa6>
 8000bde:	1aa8      	subs	r0, r5, r2
 8000be0:	2800      	cmp	r0, #0
 8000be2:	dd5a      	ble.n	8000c9a <__aeabi_fsub+0xee>
 8000be4:	2a00      	cmp	r2, #0
 8000be6:	d06a      	beq.n	8000cbe <__aeabi_fsub+0x112>
 8000be8:	2dff      	cmp	r5, #255	; 0xff
 8000bea:	d100      	bne.n	8000bee <__aeabi_fsub+0x42>
 8000bec:	e0d9      	b.n	8000da2 <__aeabi_fsub+0x1f6>
 8000bee:	2280      	movs	r2, #128	; 0x80
 8000bf0:	04d2      	lsls	r2, r2, #19
 8000bf2:	4316      	orrs	r6, r2
 8000bf4:	281b      	cmp	r0, #27
 8000bf6:	dc00      	bgt.n	8000bfa <__aeabi_fsub+0x4e>
 8000bf8:	e0e9      	b.n	8000dce <__aeabi_fsub+0x222>
 8000bfa:	2001      	movs	r0, #1
 8000bfc:	4663      	mov	r3, ip
 8000bfe:	1a18      	subs	r0, r3, r0
 8000c00:	0143      	lsls	r3, r0, #5
 8000c02:	d400      	bmi.n	8000c06 <__aeabi_fsub+0x5a>
 8000c04:	e0b4      	b.n	8000d70 <__aeabi_fsub+0x1c4>
 8000c06:	0180      	lsls	r0, r0, #6
 8000c08:	0987      	lsrs	r7, r0, #6
 8000c0a:	0038      	movs	r0, r7
 8000c0c:	f002 f84c 	bl	8002ca8 <__clzsi2>
 8000c10:	3805      	subs	r0, #5
 8000c12:	4087      	lsls	r7, r0
 8000c14:	4285      	cmp	r5, r0
 8000c16:	dc00      	bgt.n	8000c1a <__aeabi_fsub+0x6e>
 8000c18:	e0cc      	b.n	8000db4 <__aeabi_fsub+0x208>
 8000c1a:	1a2d      	subs	r5, r5, r0
 8000c1c:	48b5      	ldr	r0, [pc, #724]	; (8000ef4 <__aeabi_fsub+0x348>)
 8000c1e:	4038      	ands	r0, r7
 8000c20:	0743      	lsls	r3, r0, #29
 8000c22:	d004      	beq.n	8000c2e <__aeabi_fsub+0x82>
 8000c24:	230f      	movs	r3, #15
 8000c26:	4003      	ands	r3, r0
 8000c28:	2b04      	cmp	r3, #4
 8000c2a:	d000      	beq.n	8000c2e <__aeabi_fsub+0x82>
 8000c2c:	3004      	adds	r0, #4
 8000c2e:	0143      	lsls	r3, r0, #5
 8000c30:	d400      	bmi.n	8000c34 <__aeabi_fsub+0x88>
 8000c32:	e0a0      	b.n	8000d76 <__aeabi_fsub+0x1ca>
 8000c34:	1c6a      	adds	r2, r5, #1
 8000c36:	2dfe      	cmp	r5, #254	; 0xfe
 8000c38:	d100      	bne.n	8000c3c <__aeabi_fsub+0x90>
 8000c3a:	e08d      	b.n	8000d58 <__aeabi_fsub+0x1ac>
 8000c3c:	0180      	lsls	r0, r0, #6
 8000c3e:	0a47      	lsrs	r7, r0, #9
 8000c40:	b2d2      	uxtb	r2, r2
 8000c42:	05d0      	lsls	r0, r2, #23
 8000c44:	4338      	orrs	r0, r7
 8000c46:	07e4      	lsls	r4, r4, #31
 8000c48:	4320      	orrs	r0, r4
 8000c4a:	bcc0      	pop	{r6, r7}
 8000c4c:	46b9      	mov	r9, r7
 8000c4e:	46b0      	mov	r8, r6
 8000c50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c52:	1aa8      	subs	r0, r5, r2
 8000c54:	4680      	mov	r8, r0
 8000c56:	2800      	cmp	r0, #0
 8000c58:	dd45      	ble.n	8000ce6 <__aeabi_fsub+0x13a>
 8000c5a:	2a00      	cmp	r2, #0
 8000c5c:	d070      	beq.n	8000d40 <__aeabi_fsub+0x194>
 8000c5e:	2dff      	cmp	r5, #255	; 0xff
 8000c60:	d100      	bne.n	8000c64 <__aeabi_fsub+0xb8>
 8000c62:	e09e      	b.n	8000da2 <__aeabi_fsub+0x1f6>
 8000c64:	2380      	movs	r3, #128	; 0x80
 8000c66:	04db      	lsls	r3, r3, #19
 8000c68:	431e      	orrs	r6, r3
 8000c6a:	4643      	mov	r3, r8
 8000c6c:	2b1b      	cmp	r3, #27
 8000c6e:	dc00      	bgt.n	8000c72 <__aeabi_fsub+0xc6>
 8000c70:	e0d2      	b.n	8000e18 <__aeabi_fsub+0x26c>
 8000c72:	2001      	movs	r0, #1
 8000c74:	4460      	add	r0, ip
 8000c76:	0143      	lsls	r3, r0, #5
 8000c78:	d57a      	bpl.n	8000d70 <__aeabi_fsub+0x1c4>
 8000c7a:	3501      	adds	r5, #1
 8000c7c:	2dff      	cmp	r5, #255	; 0xff
 8000c7e:	d06b      	beq.n	8000d58 <__aeabi_fsub+0x1ac>
 8000c80:	2301      	movs	r3, #1
 8000c82:	4a9d      	ldr	r2, [pc, #628]	; (8000ef8 <__aeabi_fsub+0x34c>)
 8000c84:	4003      	ands	r3, r0
 8000c86:	0840      	lsrs	r0, r0, #1
 8000c88:	4010      	ands	r0, r2
 8000c8a:	4318      	orrs	r0, r3
 8000c8c:	e7c8      	b.n	8000c20 <__aeabi_fsub+0x74>
 8000c8e:	2e00      	cmp	r6, #0
 8000c90:	d020      	beq.n	8000cd4 <__aeabi_fsub+0x128>
 8000c92:	428c      	cmp	r4, r1
 8000c94:	d023      	beq.n	8000cde <__aeabi_fsub+0x132>
 8000c96:	0028      	movs	r0, r5
 8000c98:	38ff      	subs	r0, #255	; 0xff
 8000c9a:	2800      	cmp	r0, #0
 8000c9c:	d039      	beq.n	8000d12 <__aeabi_fsub+0x166>
 8000c9e:	1b57      	subs	r7, r2, r5
 8000ca0:	2d00      	cmp	r5, #0
 8000ca2:	d000      	beq.n	8000ca6 <__aeabi_fsub+0xfa>
 8000ca4:	e09d      	b.n	8000de2 <__aeabi_fsub+0x236>
 8000ca6:	4663      	mov	r3, ip
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d100      	bne.n	8000cae <__aeabi_fsub+0x102>
 8000cac:	e0db      	b.n	8000e66 <__aeabi_fsub+0x2ba>
 8000cae:	1e7b      	subs	r3, r7, #1
 8000cb0:	2f01      	cmp	r7, #1
 8000cb2:	d100      	bne.n	8000cb6 <__aeabi_fsub+0x10a>
 8000cb4:	e10d      	b.n	8000ed2 <__aeabi_fsub+0x326>
 8000cb6:	2fff      	cmp	r7, #255	; 0xff
 8000cb8:	d071      	beq.n	8000d9e <__aeabi_fsub+0x1f2>
 8000cba:	001f      	movs	r7, r3
 8000cbc:	e098      	b.n	8000df0 <__aeabi_fsub+0x244>
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	d100      	bne.n	8000cc4 <__aeabi_fsub+0x118>
 8000cc2:	e0a7      	b.n	8000e14 <__aeabi_fsub+0x268>
 8000cc4:	1e42      	subs	r2, r0, #1
 8000cc6:	2801      	cmp	r0, #1
 8000cc8:	d100      	bne.n	8000ccc <__aeabi_fsub+0x120>
 8000cca:	e0e6      	b.n	8000e9a <__aeabi_fsub+0x2ee>
 8000ccc:	28ff      	cmp	r0, #255	; 0xff
 8000cce:	d068      	beq.n	8000da2 <__aeabi_fsub+0x1f6>
 8000cd0:	0010      	movs	r0, r2
 8000cd2:	e78f      	b.n	8000bf4 <__aeabi_fsub+0x48>
 8000cd4:	2001      	movs	r0, #1
 8000cd6:	4041      	eors	r1, r0
 8000cd8:	42a1      	cmp	r1, r4
 8000cda:	d000      	beq.n	8000cde <__aeabi_fsub+0x132>
 8000cdc:	e77f      	b.n	8000bde <__aeabi_fsub+0x32>
 8000cde:	20ff      	movs	r0, #255	; 0xff
 8000ce0:	4240      	negs	r0, r0
 8000ce2:	4680      	mov	r8, r0
 8000ce4:	44a8      	add	r8, r5
 8000ce6:	4640      	mov	r0, r8
 8000ce8:	2800      	cmp	r0, #0
 8000cea:	d038      	beq.n	8000d5e <__aeabi_fsub+0x1b2>
 8000cec:	1b51      	subs	r1, r2, r5
 8000cee:	2d00      	cmp	r5, #0
 8000cf0:	d100      	bne.n	8000cf4 <__aeabi_fsub+0x148>
 8000cf2:	e0ae      	b.n	8000e52 <__aeabi_fsub+0x2a6>
 8000cf4:	2aff      	cmp	r2, #255	; 0xff
 8000cf6:	d100      	bne.n	8000cfa <__aeabi_fsub+0x14e>
 8000cf8:	e0df      	b.n	8000eba <__aeabi_fsub+0x30e>
 8000cfa:	2380      	movs	r3, #128	; 0x80
 8000cfc:	4660      	mov	r0, ip
 8000cfe:	04db      	lsls	r3, r3, #19
 8000d00:	4318      	orrs	r0, r3
 8000d02:	4684      	mov	ip, r0
 8000d04:	291b      	cmp	r1, #27
 8000d06:	dc00      	bgt.n	8000d0a <__aeabi_fsub+0x15e>
 8000d08:	e0d9      	b.n	8000ebe <__aeabi_fsub+0x312>
 8000d0a:	2001      	movs	r0, #1
 8000d0c:	0015      	movs	r5, r2
 8000d0e:	1980      	adds	r0, r0, r6
 8000d10:	e7b1      	b.n	8000c76 <__aeabi_fsub+0xca>
 8000d12:	20fe      	movs	r0, #254	; 0xfe
 8000d14:	1c6a      	adds	r2, r5, #1
 8000d16:	4210      	tst	r0, r2
 8000d18:	d171      	bne.n	8000dfe <__aeabi_fsub+0x252>
 8000d1a:	2d00      	cmp	r5, #0
 8000d1c:	d000      	beq.n	8000d20 <__aeabi_fsub+0x174>
 8000d1e:	e0a6      	b.n	8000e6e <__aeabi_fsub+0x2c2>
 8000d20:	4663      	mov	r3, ip
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d100      	bne.n	8000d28 <__aeabi_fsub+0x17c>
 8000d26:	e0d9      	b.n	8000edc <__aeabi_fsub+0x330>
 8000d28:	2200      	movs	r2, #0
 8000d2a:	2e00      	cmp	r6, #0
 8000d2c:	d100      	bne.n	8000d30 <__aeabi_fsub+0x184>
 8000d2e:	e788      	b.n	8000c42 <__aeabi_fsub+0x96>
 8000d30:	1b98      	subs	r0, r3, r6
 8000d32:	0143      	lsls	r3, r0, #5
 8000d34:	d400      	bmi.n	8000d38 <__aeabi_fsub+0x18c>
 8000d36:	e0e1      	b.n	8000efc <__aeabi_fsub+0x350>
 8000d38:	4663      	mov	r3, ip
 8000d3a:	000c      	movs	r4, r1
 8000d3c:	1af0      	subs	r0, r6, r3
 8000d3e:	e76f      	b.n	8000c20 <__aeabi_fsub+0x74>
 8000d40:	2e00      	cmp	r6, #0
 8000d42:	d100      	bne.n	8000d46 <__aeabi_fsub+0x19a>
 8000d44:	e0b7      	b.n	8000eb6 <__aeabi_fsub+0x30a>
 8000d46:	0002      	movs	r2, r0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	2801      	cmp	r0, #1
 8000d4c:	d100      	bne.n	8000d50 <__aeabi_fsub+0x1a4>
 8000d4e:	e09c      	b.n	8000e8a <__aeabi_fsub+0x2de>
 8000d50:	28ff      	cmp	r0, #255	; 0xff
 8000d52:	d026      	beq.n	8000da2 <__aeabi_fsub+0x1f6>
 8000d54:	4690      	mov	r8, r2
 8000d56:	e788      	b.n	8000c6a <__aeabi_fsub+0xbe>
 8000d58:	22ff      	movs	r2, #255	; 0xff
 8000d5a:	2700      	movs	r7, #0
 8000d5c:	e771      	b.n	8000c42 <__aeabi_fsub+0x96>
 8000d5e:	20fe      	movs	r0, #254	; 0xfe
 8000d60:	1c6a      	adds	r2, r5, #1
 8000d62:	4210      	tst	r0, r2
 8000d64:	d064      	beq.n	8000e30 <__aeabi_fsub+0x284>
 8000d66:	2aff      	cmp	r2, #255	; 0xff
 8000d68:	d0f6      	beq.n	8000d58 <__aeabi_fsub+0x1ac>
 8000d6a:	0015      	movs	r5, r2
 8000d6c:	4466      	add	r6, ip
 8000d6e:	0870      	lsrs	r0, r6, #1
 8000d70:	0743      	lsls	r3, r0, #29
 8000d72:	d000      	beq.n	8000d76 <__aeabi_fsub+0x1ca>
 8000d74:	e756      	b.n	8000c24 <__aeabi_fsub+0x78>
 8000d76:	08c3      	lsrs	r3, r0, #3
 8000d78:	2dff      	cmp	r5, #255	; 0xff
 8000d7a:	d012      	beq.n	8000da2 <__aeabi_fsub+0x1f6>
 8000d7c:	025b      	lsls	r3, r3, #9
 8000d7e:	0a5f      	lsrs	r7, r3, #9
 8000d80:	b2ea      	uxtb	r2, r5
 8000d82:	e75e      	b.n	8000c42 <__aeabi_fsub+0x96>
 8000d84:	4662      	mov	r2, ip
 8000d86:	2a00      	cmp	r2, #0
 8000d88:	d100      	bne.n	8000d8c <__aeabi_fsub+0x1e0>
 8000d8a:	e096      	b.n	8000eba <__aeabi_fsub+0x30e>
 8000d8c:	2e00      	cmp	r6, #0
 8000d8e:	d008      	beq.n	8000da2 <__aeabi_fsub+0x1f6>
 8000d90:	2280      	movs	r2, #128	; 0x80
 8000d92:	03d2      	lsls	r2, r2, #15
 8000d94:	4213      	tst	r3, r2
 8000d96:	d004      	beq.n	8000da2 <__aeabi_fsub+0x1f6>
 8000d98:	4648      	mov	r0, r9
 8000d9a:	4210      	tst	r0, r2
 8000d9c:	d101      	bne.n	8000da2 <__aeabi_fsub+0x1f6>
 8000d9e:	000c      	movs	r4, r1
 8000da0:	464b      	mov	r3, r9
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d0d8      	beq.n	8000d58 <__aeabi_fsub+0x1ac>
 8000da6:	2780      	movs	r7, #128	; 0x80
 8000da8:	03ff      	lsls	r7, r7, #15
 8000daa:	431f      	orrs	r7, r3
 8000dac:	027f      	lsls	r7, r7, #9
 8000dae:	22ff      	movs	r2, #255	; 0xff
 8000db0:	0a7f      	lsrs	r7, r7, #9
 8000db2:	e746      	b.n	8000c42 <__aeabi_fsub+0x96>
 8000db4:	2320      	movs	r3, #32
 8000db6:	003a      	movs	r2, r7
 8000db8:	1b45      	subs	r5, r0, r5
 8000dba:	0038      	movs	r0, r7
 8000dbc:	3501      	adds	r5, #1
 8000dbe:	40ea      	lsrs	r2, r5
 8000dc0:	1b5d      	subs	r5, r3, r5
 8000dc2:	40a8      	lsls	r0, r5
 8000dc4:	1e43      	subs	r3, r0, #1
 8000dc6:	4198      	sbcs	r0, r3
 8000dc8:	2500      	movs	r5, #0
 8000dca:	4310      	orrs	r0, r2
 8000dcc:	e728      	b.n	8000c20 <__aeabi_fsub+0x74>
 8000dce:	2320      	movs	r3, #32
 8000dd0:	1a1b      	subs	r3, r3, r0
 8000dd2:	0032      	movs	r2, r6
 8000dd4:	409e      	lsls	r6, r3
 8000dd6:	40c2      	lsrs	r2, r0
 8000dd8:	0030      	movs	r0, r6
 8000dda:	1e43      	subs	r3, r0, #1
 8000ddc:	4198      	sbcs	r0, r3
 8000dde:	4310      	orrs	r0, r2
 8000de0:	e70c      	b.n	8000bfc <__aeabi_fsub+0x50>
 8000de2:	2aff      	cmp	r2, #255	; 0xff
 8000de4:	d0db      	beq.n	8000d9e <__aeabi_fsub+0x1f2>
 8000de6:	2380      	movs	r3, #128	; 0x80
 8000de8:	4660      	mov	r0, ip
 8000dea:	04db      	lsls	r3, r3, #19
 8000dec:	4318      	orrs	r0, r3
 8000dee:	4684      	mov	ip, r0
 8000df0:	2f1b      	cmp	r7, #27
 8000df2:	dd56      	ble.n	8000ea2 <__aeabi_fsub+0x2f6>
 8000df4:	2001      	movs	r0, #1
 8000df6:	000c      	movs	r4, r1
 8000df8:	0015      	movs	r5, r2
 8000dfa:	1a30      	subs	r0, r6, r0
 8000dfc:	e700      	b.n	8000c00 <__aeabi_fsub+0x54>
 8000dfe:	4663      	mov	r3, ip
 8000e00:	1b9f      	subs	r7, r3, r6
 8000e02:	017b      	lsls	r3, r7, #5
 8000e04:	d43d      	bmi.n	8000e82 <__aeabi_fsub+0x2d6>
 8000e06:	2f00      	cmp	r7, #0
 8000e08:	d000      	beq.n	8000e0c <__aeabi_fsub+0x260>
 8000e0a:	e6fe      	b.n	8000c0a <__aeabi_fsub+0x5e>
 8000e0c:	2400      	movs	r4, #0
 8000e0e:	2200      	movs	r2, #0
 8000e10:	2700      	movs	r7, #0
 8000e12:	e716      	b.n	8000c42 <__aeabi_fsub+0x96>
 8000e14:	0005      	movs	r5, r0
 8000e16:	e7af      	b.n	8000d78 <__aeabi_fsub+0x1cc>
 8000e18:	0032      	movs	r2, r6
 8000e1a:	4643      	mov	r3, r8
 8000e1c:	4641      	mov	r1, r8
 8000e1e:	40da      	lsrs	r2, r3
 8000e20:	2320      	movs	r3, #32
 8000e22:	1a5b      	subs	r3, r3, r1
 8000e24:	409e      	lsls	r6, r3
 8000e26:	0030      	movs	r0, r6
 8000e28:	1e43      	subs	r3, r0, #1
 8000e2a:	4198      	sbcs	r0, r3
 8000e2c:	4310      	orrs	r0, r2
 8000e2e:	e721      	b.n	8000c74 <__aeabi_fsub+0xc8>
 8000e30:	2d00      	cmp	r5, #0
 8000e32:	d1a7      	bne.n	8000d84 <__aeabi_fsub+0x1d8>
 8000e34:	4663      	mov	r3, ip
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d059      	beq.n	8000eee <__aeabi_fsub+0x342>
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	2e00      	cmp	r6, #0
 8000e3e:	d100      	bne.n	8000e42 <__aeabi_fsub+0x296>
 8000e40:	e6ff      	b.n	8000c42 <__aeabi_fsub+0x96>
 8000e42:	0030      	movs	r0, r6
 8000e44:	4460      	add	r0, ip
 8000e46:	0143      	lsls	r3, r0, #5
 8000e48:	d592      	bpl.n	8000d70 <__aeabi_fsub+0x1c4>
 8000e4a:	4b2a      	ldr	r3, [pc, #168]	; (8000ef4 <__aeabi_fsub+0x348>)
 8000e4c:	3501      	adds	r5, #1
 8000e4e:	4018      	ands	r0, r3
 8000e50:	e78e      	b.n	8000d70 <__aeabi_fsub+0x1c4>
 8000e52:	4663      	mov	r3, ip
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d047      	beq.n	8000ee8 <__aeabi_fsub+0x33c>
 8000e58:	1e4b      	subs	r3, r1, #1
 8000e5a:	2901      	cmp	r1, #1
 8000e5c:	d015      	beq.n	8000e8a <__aeabi_fsub+0x2de>
 8000e5e:	29ff      	cmp	r1, #255	; 0xff
 8000e60:	d02b      	beq.n	8000eba <__aeabi_fsub+0x30e>
 8000e62:	0019      	movs	r1, r3
 8000e64:	e74e      	b.n	8000d04 <__aeabi_fsub+0x158>
 8000e66:	000c      	movs	r4, r1
 8000e68:	464b      	mov	r3, r9
 8000e6a:	003d      	movs	r5, r7
 8000e6c:	e784      	b.n	8000d78 <__aeabi_fsub+0x1cc>
 8000e6e:	4662      	mov	r2, ip
 8000e70:	2a00      	cmp	r2, #0
 8000e72:	d18b      	bne.n	8000d8c <__aeabi_fsub+0x1e0>
 8000e74:	2e00      	cmp	r6, #0
 8000e76:	d192      	bne.n	8000d9e <__aeabi_fsub+0x1f2>
 8000e78:	2780      	movs	r7, #128	; 0x80
 8000e7a:	2400      	movs	r4, #0
 8000e7c:	22ff      	movs	r2, #255	; 0xff
 8000e7e:	03ff      	lsls	r7, r7, #15
 8000e80:	e6df      	b.n	8000c42 <__aeabi_fsub+0x96>
 8000e82:	4663      	mov	r3, ip
 8000e84:	000c      	movs	r4, r1
 8000e86:	1af7      	subs	r7, r6, r3
 8000e88:	e6bf      	b.n	8000c0a <__aeabi_fsub+0x5e>
 8000e8a:	0030      	movs	r0, r6
 8000e8c:	4460      	add	r0, ip
 8000e8e:	2501      	movs	r5, #1
 8000e90:	0143      	lsls	r3, r0, #5
 8000e92:	d400      	bmi.n	8000e96 <__aeabi_fsub+0x2ea>
 8000e94:	e76c      	b.n	8000d70 <__aeabi_fsub+0x1c4>
 8000e96:	2502      	movs	r5, #2
 8000e98:	e6f2      	b.n	8000c80 <__aeabi_fsub+0xd4>
 8000e9a:	4663      	mov	r3, ip
 8000e9c:	2501      	movs	r5, #1
 8000e9e:	1b98      	subs	r0, r3, r6
 8000ea0:	e6ae      	b.n	8000c00 <__aeabi_fsub+0x54>
 8000ea2:	2320      	movs	r3, #32
 8000ea4:	4664      	mov	r4, ip
 8000ea6:	4660      	mov	r0, ip
 8000ea8:	40fc      	lsrs	r4, r7
 8000eaa:	1bdf      	subs	r7, r3, r7
 8000eac:	40b8      	lsls	r0, r7
 8000eae:	1e43      	subs	r3, r0, #1
 8000eb0:	4198      	sbcs	r0, r3
 8000eb2:	4320      	orrs	r0, r4
 8000eb4:	e79f      	b.n	8000df6 <__aeabi_fsub+0x24a>
 8000eb6:	0005      	movs	r5, r0
 8000eb8:	e75e      	b.n	8000d78 <__aeabi_fsub+0x1cc>
 8000eba:	464b      	mov	r3, r9
 8000ebc:	e771      	b.n	8000da2 <__aeabi_fsub+0x1f6>
 8000ebe:	2320      	movs	r3, #32
 8000ec0:	4665      	mov	r5, ip
 8000ec2:	4660      	mov	r0, ip
 8000ec4:	40cd      	lsrs	r5, r1
 8000ec6:	1a59      	subs	r1, r3, r1
 8000ec8:	4088      	lsls	r0, r1
 8000eca:	1e43      	subs	r3, r0, #1
 8000ecc:	4198      	sbcs	r0, r3
 8000ece:	4328      	orrs	r0, r5
 8000ed0:	e71c      	b.n	8000d0c <__aeabi_fsub+0x160>
 8000ed2:	4663      	mov	r3, ip
 8000ed4:	000c      	movs	r4, r1
 8000ed6:	2501      	movs	r5, #1
 8000ed8:	1af0      	subs	r0, r6, r3
 8000eda:	e691      	b.n	8000c00 <__aeabi_fsub+0x54>
 8000edc:	2e00      	cmp	r6, #0
 8000ede:	d095      	beq.n	8000e0c <__aeabi_fsub+0x260>
 8000ee0:	000c      	movs	r4, r1
 8000ee2:	464f      	mov	r7, r9
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	e6ac      	b.n	8000c42 <__aeabi_fsub+0x96>
 8000ee8:	464b      	mov	r3, r9
 8000eea:	000d      	movs	r5, r1
 8000eec:	e744      	b.n	8000d78 <__aeabi_fsub+0x1cc>
 8000eee:	464f      	mov	r7, r9
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	e6a6      	b.n	8000c42 <__aeabi_fsub+0x96>
 8000ef4:	fbffffff 	.word	0xfbffffff
 8000ef8:	7dffffff 	.word	0x7dffffff
 8000efc:	2800      	cmp	r0, #0
 8000efe:	d000      	beq.n	8000f02 <__aeabi_fsub+0x356>
 8000f00:	e736      	b.n	8000d70 <__aeabi_fsub+0x1c4>
 8000f02:	2400      	movs	r4, #0
 8000f04:	2700      	movs	r7, #0
 8000f06:	e69c      	b.n	8000c42 <__aeabi_fsub+0x96>

08000f08 <__aeabi_f2iz>:
 8000f08:	0241      	lsls	r1, r0, #9
 8000f0a:	0042      	lsls	r2, r0, #1
 8000f0c:	0fc3      	lsrs	r3, r0, #31
 8000f0e:	0a49      	lsrs	r1, r1, #9
 8000f10:	2000      	movs	r0, #0
 8000f12:	0e12      	lsrs	r2, r2, #24
 8000f14:	2a7e      	cmp	r2, #126	; 0x7e
 8000f16:	dd03      	ble.n	8000f20 <__aeabi_f2iz+0x18>
 8000f18:	2a9d      	cmp	r2, #157	; 0x9d
 8000f1a:	dd02      	ble.n	8000f22 <__aeabi_f2iz+0x1a>
 8000f1c:	4a09      	ldr	r2, [pc, #36]	; (8000f44 <__aeabi_f2iz+0x3c>)
 8000f1e:	1898      	adds	r0, r3, r2
 8000f20:	4770      	bx	lr
 8000f22:	2080      	movs	r0, #128	; 0x80
 8000f24:	0400      	lsls	r0, r0, #16
 8000f26:	4301      	orrs	r1, r0
 8000f28:	2a95      	cmp	r2, #149	; 0x95
 8000f2a:	dc07      	bgt.n	8000f3c <__aeabi_f2iz+0x34>
 8000f2c:	2096      	movs	r0, #150	; 0x96
 8000f2e:	1a82      	subs	r2, r0, r2
 8000f30:	40d1      	lsrs	r1, r2
 8000f32:	4248      	negs	r0, r1
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d1f3      	bne.n	8000f20 <__aeabi_f2iz+0x18>
 8000f38:	0008      	movs	r0, r1
 8000f3a:	e7f1      	b.n	8000f20 <__aeabi_f2iz+0x18>
 8000f3c:	3a96      	subs	r2, #150	; 0x96
 8000f3e:	4091      	lsls	r1, r2
 8000f40:	e7f7      	b.n	8000f32 <__aeabi_f2iz+0x2a>
 8000f42:	46c0      	nop			; (mov r8, r8)
 8000f44:	7fffffff 	.word	0x7fffffff

08000f48 <__aeabi_ui2f>:
 8000f48:	b570      	push	{r4, r5, r6, lr}
 8000f4a:	1e05      	subs	r5, r0, #0
 8000f4c:	d00e      	beq.n	8000f6c <__aeabi_ui2f+0x24>
 8000f4e:	f001 feab 	bl	8002ca8 <__clzsi2>
 8000f52:	239e      	movs	r3, #158	; 0x9e
 8000f54:	0004      	movs	r4, r0
 8000f56:	1a1b      	subs	r3, r3, r0
 8000f58:	2b96      	cmp	r3, #150	; 0x96
 8000f5a:	dc0c      	bgt.n	8000f76 <__aeabi_ui2f+0x2e>
 8000f5c:	2808      	cmp	r0, #8
 8000f5e:	dd01      	ble.n	8000f64 <__aeabi_ui2f+0x1c>
 8000f60:	3c08      	subs	r4, #8
 8000f62:	40a5      	lsls	r5, r4
 8000f64:	026d      	lsls	r5, r5, #9
 8000f66:	0a6d      	lsrs	r5, r5, #9
 8000f68:	b2d8      	uxtb	r0, r3
 8000f6a:	e001      	b.n	8000f70 <__aeabi_ui2f+0x28>
 8000f6c:	2000      	movs	r0, #0
 8000f6e:	2500      	movs	r5, #0
 8000f70:	05c0      	lsls	r0, r0, #23
 8000f72:	4328      	orrs	r0, r5
 8000f74:	bd70      	pop	{r4, r5, r6, pc}
 8000f76:	2b99      	cmp	r3, #153	; 0x99
 8000f78:	dd09      	ble.n	8000f8e <__aeabi_ui2f+0x46>
 8000f7a:	0002      	movs	r2, r0
 8000f7c:	0029      	movs	r1, r5
 8000f7e:	321b      	adds	r2, #27
 8000f80:	4091      	lsls	r1, r2
 8000f82:	1e4a      	subs	r2, r1, #1
 8000f84:	4191      	sbcs	r1, r2
 8000f86:	2205      	movs	r2, #5
 8000f88:	1a12      	subs	r2, r2, r0
 8000f8a:	40d5      	lsrs	r5, r2
 8000f8c:	430d      	orrs	r5, r1
 8000f8e:	2c05      	cmp	r4, #5
 8000f90:	dc12      	bgt.n	8000fb8 <__aeabi_ui2f+0x70>
 8000f92:	0029      	movs	r1, r5
 8000f94:	4e0c      	ldr	r6, [pc, #48]	; (8000fc8 <__aeabi_ui2f+0x80>)
 8000f96:	4031      	ands	r1, r6
 8000f98:	076a      	lsls	r2, r5, #29
 8000f9a:	d009      	beq.n	8000fb0 <__aeabi_ui2f+0x68>
 8000f9c:	200f      	movs	r0, #15
 8000f9e:	4028      	ands	r0, r5
 8000fa0:	2804      	cmp	r0, #4
 8000fa2:	d005      	beq.n	8000fb0 <__aeabi_ui2f+0x68>
 8000fa4:	3104      	adds	r1, #4
 8000fa6:	014a      	lsls	r2, r1, #5
 8000fa8:	d502      	bpl.n	8000fb0 <__aeabi_ui2f+0x68>
 8000faa:	239f      	movs	r3, #159	; 0x9f
 8000fac:	4031      	ands	r1, r6
 8000fae:	1b1b      	subs	r3, r3, r4
 8000fb0:	0189      	lsls	r1, r1, #6
 8000fb2:	0a4d      	lsrs	r5, r1, #9
 8000fb4:	b2d8      	uxtb	r0, r3
 8000fb6:	e7db      	b.n	8000f70 <__aeabi_ui2f+0x28>
 8000fb8:	1f62      	subs	r2, r4, #5
 8000fba:	4095      	lsls	r5, r2
 8000fbc:	0029      	movs	r1, r5
 8000fbe:	4e02      	ldr	r6, [pc, #8]	; (8000fc8 <__aeabi_ui2f+0x80>)
 8000fc0:	4031      	ands	r1, r6
 8000fc2:	076a      	lsls	r2, r5, #29
 8000fc4:	d0f4      	beq.n	8000fb0 <__aeabi_ui2f+0x68>
 8000fc6:	e7e9      	b.n	8000f9c <__aeabi_ui2f+0x54>
 8000fc8:	fbffffff 	.word	0xfbffffff

08000fcc <__aeabi_dadd>:
 8000fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fce:	464f      	mov	r7, r9
 8000fd0:	4646      	mov	r6, r8
 8000fd2:	46d6      	mov	lr, sl
 8000fd4:	000d      	movs	r5, r1
 8000fd6:	0004      	movs	r4, r0
 8000fd8:	b5c0      	push	{r6, r7, lr}
 8000fda:	001f      	movs	r7, r3
 8000fdc:	0011      	movs	r1, r2
 8000fde:	0328      	lsls	r0, r5, #12
 8000fe0:	0f62      	lsrs	r2, r4, #29
 8000fe2:	0a40      	lsrs	r0, r0, #9
 8000fe4:	4310      	orrs	r0, r2
 8000fe6:	007a      	lsls	r2, r7, #1
 8000fe8:	0d52      	lsrs	r2, r2, #21
 8000fea:	00e3      	lsls	r3, r4, #3
 8000fec:	033c      	lsls	r4, r7, #12
 8000fee:	4691      	mov	r9, r2
 8000ff0:	0a64      	lsrs	r4, r4, #9
 8000ff2:	0ffa      	lsrs	r2, r7, #31
 8000ff4:	0f4f      	lsrs	r7, r1, #29
 8000ff6:	006e      	lsls	r6, r5, #1
 8000ff8:	4327      	orrs	r7, r4
 8000ffa:	4692      	mov	sl, r2
 8000ffc:	46b8      	mov	r8, r7
 8000ffe:	0d76      	lsrs	r6, r6, #21
 8001000:	0fed      	lsrs	r5, r5, #31
 8001002:	00c9      	lsls	r1, r1, #3
 8001004:	4295      	cmp	r5, r2
 8001006:	d100      	bne.n	800100a <__aeabi_dadd+0x3e>
 8001008:	e099      	b.n	800113e <__aeabi_dadd+0x172>
 800100a:	464c      	mov	r4, r9
 800100c:	1b34      	subs	r4, r6, r4
 800100e:	46a4      	mov	ip, r4
 8001010:	2c00      	cmp	r4, #0
 8001012:	dc00      	bgt.n	8001016 <__aeabi_dadd+0x4a>
 8001014:	e07c      	b.n	8001110 <__aeabi_dadd+0x144>
 8001016:	464a      	mov	r2, r9
 8001018:	2a00      	cmp	r2, #0
 800101a:	d100      	bne.n	800101e <__aeabi_dadd+0x52>
 800101c:	e0b8      	b.n	8001190 <__aeabi_dadd+0x1c4>
 800101e:	4ac5      	ldr	r2, [pc, #788]	; (8001334 <__aeabi_dadd+0x368>)
 8001020:	4296      	cmp	r6, r2
 8001022:	d100      	bne.n	8001026 <__aeabi_dadd+0x5a>
 8001024:	e11c      	b.n	8001260 <__aeabi_dadd+0x294>
 8001026:	2280      	movs	r2, #128	; 0x80
 8001028:	003c      	movs	r4, r7
 800102a:	0412      	lsls	r2, r2, #16
 800102c:	4314      	orrs	r4, r2
 800102e:	46a0      	mov	r8, r4
 8001030:	4662      	mov	r2, ip
 8001032:	2a38      	cmp	r2, #56	; 0x38
 8001034:	dd00      	ble.n	8001038 <__aeabi_dadd+0x6c>
 8001036:	e161      	b.n	80012fc <__aeabi_dadd+0x330>
 8001038:	2a1f      	cmp	r2, #31
 800103a:	dd00      	ble.n	800103e <__aeabi_dadd+0x72>
 800103c:	e1cc      	b.n	80013d8 <__aeabi_dadd+0x40c>
 800103e:	4664      	mov	r4, ip
 8001040:	2220      	movs	r2, #32
 8001042:	1b12      	subs	r2, r2, r4
 8001044:	4644      	mov	r4, r8
 8001046:	4094      	lsls	r4, r2
 8001048:	000f      	movs	r7, r1
 800104a:	46a1      	mov	r9, r4
 800104c:	4664      	mov	r4, ip
 800104e:	4091      	lsls	r1, r2
 8001050:	40e7      	lsrs	r7, r4
 8001052:	464c      	mov	r4, r9
 8001054:	1e4a      	subs	r2, r1, #1
 8001056:	4191      	sbcs	r1, r2
 8001058:	433c      	orrs	r4, r7
 800105a:	4642      	mov	r2, r8
 800105c:	4321      	orrs	r1, r4
 800105e:	4664      	mov	r4, ip
 8001060:	40e2      	lsrs	r2, r4
 8001062:	1a80      	subs	r0, r0, r2
 8001064:	1a5c      	subs	r4, r3, r1
 8001066:	42a3      	cmp	r3, r4
 8001068:	419b      	sbcs	r3, r3
 800106a:	425f      	negs	r7, r3
 800106c:	1bc7      	subs	r7, r0, r7
 800106e:	023b      	lsls	r3, r7, #8
 8001070:	d400      	bmi.n	8001074 <__aeabi_dadd+0xa8>
 8001072:	e0d0      	b.n	8001216 <__aeabi_dadd+0x24a>
 8001074:	027f      	lsls	r7, r7, #9
 8001076:	0a7f      	lsrs	r7, r7, #9
 8001078:	2f00      	cmp	r7, #0
 800107a:	d100      	bne.n	800107e <__aeabi_dadd+0xb2>
 800107c:	e0ff      	b.n	800127e <__aeabi_dadd+0x2b2>
 800107e:	0038      	movs	r0, r7
 8001080:	f001 fe12 	bl	8002ca8 <__clzsi2>
 8001084:	0001      	movs	r1, r0
 8001086:	3908      	subs	r1, #8
 8001088:	2320      	movs	r3, #32
 800108a:	0022      	movs	r2, r4
 800108c:	1a5b      	subs	r3, r3, r1
 800108e:	408f      	lsls	r7, r1
 8001090:	40da      	lsrs	r2, r3
 8001092:	408c      	lsls	r4, r1
 8001094:	4317      	orrs	r7, r2
 8001096:	42b1      	cmp	r1, r6
 8001098:	da00      	bge.n	800109c <__aeabi_dadd+0xd0>
 800109a:	e0ff      	b.n	800129c <__aeabi_dadd+0x2d0>
 800109c:	1b89      	subs	r1, r1, r6
 800109e:	1c4b      	adds	r3, r1, #1
 80010a0:	2b1f      	cmp	r3, #31
 80010a2:	dd00      	ble.n	80010a6 <__aeabi_dadd+0xda>
 80010a4:	e0a8      	b.n	80011f8 <__aeabi_dadd+0x22c>
 80010a6:	2220      	movs	r2, #32
 80010a8:	0039      	movs	r1, r7
 80010aa:	1ad2      	subs	r2, r2, r3
 80010ac:	0020      	movs	r0, r4
 80010ae:	4094      	lsls	r4, r2
 80010b0:	4091      	lsls	r1, r2
 80010b2:	40d8      	lsrs	r0, r3
 80010b4:	1e62      	subs	r2, r4, #1
 80010b6:	4194      	sbcs	r4, r2
 80010b8:	40df      	lsrs	r7, r3
 80010ba:	2600      	movs	r6, #0
 80010bc:	4301      	orrs	r1, r0
 80010be:	430c      	orrs	r4, r1
 80010c0:	0763      	lsls	r3, r4, #29
 80010c2:	d009      	beq.n	80010d8 <__aeabi_dadd+0x10c>
 80010c4:	230f      	movs	r3, #15
 80010c6:	4023      	ands	r3, r4
 80010c8:	2b04      	cmp	r3, #4
 80010ca:	d005      	beq.n	80010d8 <__aeabi_dadd+0x10c>
 80010cc:	1d23      	adds	r3, r4, #4
 80010ce:	42a3      	cmp	r3, r4
 80010d0:	41a4      	sbcs	r4, r4
 80010d2:	4264      	negs	r4, r4
 80010d4:	193f      	adds	r7, r7, r4
 80010d6:	001c      	movs	r4, r3
 80010d8:	023b      	lsls	r3, r7, #8
 80010da:	d400      	bmi.n	80010de <__aeabi_dadd+0x112>
 80010dc:	e09e      	b.n	800121c <__aeabi_dadd+0x250>
 80010de:	4b95      	ldr	r3, [pc, #596]	; (8001334 <__aeabi_dadd+0x368>)
 80010e0:	3601      	adds	r6, #1
 80010e2:	429e      	cmp	r6, r3
 80010e4:	d100      	bne.n	80010e8 <__aeabi_dadd+0x11c>
 80010e6:	e0b7      	b.n	8001258 <__aeabi_dadd+0x28c>
 80010e8:	4a93      	ldr	r2, [pc, #588]	; (8001338 <__aeabi_dadd+0x36c>)
 80010ea:	08e4      	lsrs	r4, r4, #3
 80010ec:	4017      	ands	r7, r2
 80010ee:	077b      	lsls	r3, r7, #29
 80010f0:	0571      	lsls	r1, r6, #21
 80010f2:	027f      	lsls	r7, r7, #9
 80010f4:	4323      	orrs	r3, r4
 80010f6:	0b3f      	lsrs	r7, r7, #12
 80010f8:	0d4a      	lsrs	r2, r1, #21
 80010fa:	0512      	lsls	r2, r2, #20
 80010fc:	433a      	orrs	r2, r7
 80010fe:	07ed      	lsls	r5, r5, #31
 8001100:	432a      	orrs	r2, r5
 8001102:	0018      	movs	r0, r3
 8001104:	0011      	movs	r1, r2
 8001106:	bce0      	pop	{r5, r6, r7}
 8001108:	46ba      	mov	sl, r7
 800110a:	46b1      	mov	r9, r6
 800110c:	46a8      	mov	r8, r5
 800110e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001110:	2c00      	cmp	r4, #0
 8001112:	d04b      	beq.n	80011ac <__aeabi_dadd+0x1e0>
 8001114:	464c      	mov	r4, r9
 8001116:	1ba4      	subs	r4, r4, r6
 8001118:	46a4      	mov	ip, r4
 800111a:	2e00      	cmp	r6, #0
 800111c:	d000      	beq.n	8001120 <__aeabi_dadd+0x154>
 800111e:	e123      	b.n	8001368 <__aeabi_dadd+0x39c>
 8001120:	0004      	movs	r4, r0
 8001122:	431c      	orrs	r4, r3
 8001124:	d100      	bne.n	8001128 <__aeabi_dadd+0x15c>
 8001126:	e1af      	b.n	8001488 <__aeabi_dadd+0x4bc>
 8001128:	4662      	mov	r2, ip
 800112a:	1e54      	subs	r4, r2, #1
 800112c:	2a01      	cmp	r2, #1
 800112e:	d100      	bne.n	8001132 <__aeabi_dadd+0x166>
 8001130:	e215      	b.n	800155e <__aeabi_dadd+0x592>
 8001132:	4d80      	ldr	r5, [pc, #512]	; (8001334 <__aeabi_dadd+0x368>)
 8001134:	45ac      	cmp	ip, r5
 8001136:	d100      	bne.n	800113a <__aeabi_dadd+0x16e>
 8001138:	e1c8      	b.n	80014cc <__aeabi_dadd+0x500>
 800113a:	46a4      	mov	ip, r4
 800113c:	e11b      	b.n	8001376 <__aeabi_dadd+0x3aa>
 800113e:	464a      	mov	r2, r9
 8001140:	1ab2      	subs	r2, r6, r2
 8001142:	4694      	mov	ip, r2
 8001144:	2a00      	cmp	r2, #0
 8001146:	dc00      	bgt.n	800114a <__aeabi_dadd+0x17e>
 8001148:	e0ac      	b.n	80012a4 <__aeabi_dadd+0x2d8>
 800114a:	464a      	mov	r2, r9
 800114c:	2a00      	cmp	r2, #0
 800114e:	d043      	beq.n	80011d8 <__aeabi_dadd+0x20c>
 8001150:	4a78      	ldr	r2, [pc, #480]	; (8001334 <__aeabi_dadd+0x368>)
 8001152:	4296      	cmp	r6, r2
 8001154:	d100      	bne.n	8001158 <__aeabi_dadd+0x18c>
 8001156:	e1af      	b.n	80014b8 <__aeabi_dadd+0x4ec>
 8001158:	2280      	movs	r2, #128	; 0x80
 800115a:	003c      	movs	r4, r7
 800115c:	0412      	lsls	r2, r2, #16
 800115e:	4314      	orrs	r4, r2
 8001160:	46a0      	mov	r8, r4
 8001162:	4662      	mov	r2, ip
 8001164:	2a38      	cmp	r2, #56	; 0x38
 8001166:	dc67      	bgt.n	8001238 <__aeabi_dadd+0x26c>
 8001168:	2a1f      	cmp	r2, #31
 800116a:	dc00      	bgt.n	800116e <__aeabi_dadd+0x1a2>
 800116c:	e15f      	b.n	800142e <__aeabi_dadd+0x462>
 800116e:	4647      	mov	r7, r8
 8001170:	3a20      	subs	r2, #32
 8001172:	40d7      	lsrs	r7, r2
 8001174:	4662      	mov	r2, ip
 8001176:	2a20      	cmp	r2, #32
 8001178:	d005      	beq.n	8001186 <__aeabi_dadd+0x1ba>
 800117a:	4664      	mov	r4, ip
 800117c:	2240      	movs	r2, #64	; 0x40
 800117e:	1b12      	subs	r2, r2, r4
 8001180:	4644      	mov	r4, r8
 8001182:	4094      	lsls	r4, r2
 8001184:	4321      	orrs	r1, r4
 8001186:	1e4a      	subs	r2, r1, #1
 8001188:	4191      	sbcs	r1, r2
 800118a:	000c      	movs	r4, r1
 800118c:	433c      	orrs	r4, r7
 800118e:	e057      	b.n	8001240 <__aeabi_dadd+0x274>
 8001190:	003a      	movs	r2, r7
 8001192:	430a      	orrs	r2, r1
 8001194:	d100      	bne.n	8001198 <__aeabi_dadd+0x1cc>
 8001196:	e105      	b.n	80013a4 <__aeabi_dadd+0x3d8>
 8001198:	0022      	movs	r2, r4
 800119a:	3a01      	subs	r2, #1
 800119c:	2c01      	cmp	r4, #1
 800119e:	d100      	bne.n	80011a2 <__aeabi_dadd+0x1d6>
 80011a0:	e182      	b.n	80014a8 <__aeabi_dadd+0x4dc>
 80011a2:	4c64      	ldr	r4, [pc, #400]	; (8001334 <__aeabi_dadd+0x368>)
 80011a4:	45a4      	cmp	ip, r4
 80011a6:	d05b      	beq.n	8001260 <__aeabi_dadd+0x294>
 80011a8:	4694      	mov	ip, r2
 80011aa:	e741      	b.n	8001030 <__aeabi_dadd+0x64>
 80011ac:	4c63      	ldr	r4, [pc, #396]	; (800133c <__aeabi_dadd+0x370>)
 80011ae:	1c77      	adds	r7, r6, #1
 80011b0:	4227      	tst	r7, r4
 80011b2:	d000      	beq.n	80011b6 <__aeabi_dadd+0x1ea>
 80011b4:	e0c4      	b.n	8001340 <__aeabi_dadd+0x374>
 80011b6:	0004      	movs	r4, r0
 80011b8:	431c      	orrs	r4, r3
 80011ba:	2e00      	cmp	r6, #0
 80011bc:	d000      	beq.n	80011c0 <__aeabi_dadd+0x1f4>
 80011be:	e169      	b.n	8001494 <__aeabi_dadd+0x4c8>
 80011c0:	2c00      	cmp	r4, #0
 80011c2:	d100      	bne.n	80011c6 <__aeabi_dadd+0x1fa>
 80011c4:	e1bf      	b.n	8001546 <__aeabi_dadd+0x57a>
 80011c6:	4644      	mov	r4, r8
 80011c8:	430c      	orrs	r4, r1
 80011ca:	d000      	beq.n	80011ce <__aeabi_dadd+0x202>
 80011cc:	e1d0      	b.n	8001570 <__aeabi_dadd+0x5a4>
 80011ce:	0742      	lsls	r2, r0, #29
 80011d0:	08db      	lsrs	r3, r3, #3
 80011d2:	4313      	orrs	r3, r2
 80011d4:	08c0      	lsrs	r0, r0, #3
 80011d6:	e029      	b.n	800122c <__aeabi_dadd+0x260>
 80011d8:	003a      	movs	r2, r7
 80011da:	430a      	orrs	r2, r1
 80011dc:	d100      	bne.n	80011e0 <__aeabi_dadd+0x214>
 80011de:	e170      	b.n	80014c2 <__aeabi_dadd+0x4f6>
 80011e0:	4662      	mov	r2, ip
 80011e2:	4664      	mov	r4, ip
 80011e4:	3a01      	subs	r2, #1
 80011e6:	2c01      	cmp	r4, #1
 80011e8:	d100      	bne.n	80011ec <__aeabi_dadd+0x220>
 80011ea:	e0e0      	b.n	80013ae <__aeabi_dadd+0x3e2>
 80011ec:	4c51      	ldr	r4, [pc, #324]	; (8001334 <__aeabi_dadd+0x368>)
 80011ee:	45a4      	cmp	ip, r4
 80011f0:	d100      	bne.n	80011f4 <__aeabi_dadd+0x228>
 80011f2:	e161      	b.n	80014b8 <__aeabi_dadd+0x4ec>
 80011f4:	4694      	mov	ip, r2
 80011f6:	e7b4      	b.n	8001162 <__aeabi_dadd+0x196>
 80011f8:	003a      	movs	r2, r7
 80011fa:	391f      	subs	r1, #31
 80011fc:	40ca      	lsrs	r2, r1
 80011fe:	0011      	movs	r1, r2
 8001200:	2b20      	cmp	r3, #32
 8001202:	d003      	beq.n	800120c <__aeabi_dadd+0x240>
 8001204:	2240      	movs	r2, #64	; 0x40
 8001206:	1ad3      	subs	r3, r2, r3
 8001208:	409f      	lsls	r7, r3
 800120a:	433c      	orrs	r4, r7
 800120c:	1e63      	subs	r3, r4, #1
 800120e:	419c      	sbcs	r4, r3
 8001210:	2700      	movs	r7, #0
 8001212:	2600      	movs	r6, #0
 8001214:	430c      	orrs	r4, r1
 8001216:	0763      	lsls	r3, r4, #29
 8001218:	d000      	beq.n	800121c <__aeabi_dadd+0x250>
 800121a:	e753      	b.n	80010c4 <__aeabi_dadd+0xf8>
 800121c:	46b4      	mov	ip, r6
 800121e:	08e4      	lsrs	r4, r4, #3
 8001220:	077b      	lsls	r3, r7, #29
 8001222:	4323      	orrs	r3, r4
 8001224:	08f8      	lsrs	r0, r7, #3
 8001226:	4a43      	ldr	r2, [pc, #268]	; (8001334 <__aeabi_dadd+0x368>)
 8001228:	4594      	cmp	ip, r2
 800122a:	d01d      	beq.n	8001268 <__aeabi_dadd+0x29c>
 800122c:	4662      	mov	r2, ip
 800122e:	0307      	lsls	r7, r0, #12
 8001230:	0552      	lsls	r2, r2, #21
 8001232:	0b3f      	lsrs	r7, r7, #12
 8001234:	0d52      	lsrs	r2, r2, #21
 8001236:	e760      	b.n	80010fa <__aeabi_dadd+0x12e>
 8001238:	4644      	mov	r4, r8
 800123a:	430c      	orrs	r4, r1
 800123c:	1e62      	subs	r2, r4, #1
 800123e:	4194      	sbcs	r4, r2
 8001240:	18e4      	adds	r4, r4, r3
 8001242:	429c      	cmp	r4, r3
 8001244:	419b      	sbcs	r3, r3
 8001246:	425f      	negs	r7, r3
 8001248:	183f      	adds	r7, r7, r0
 800124a:	023b      	lsls	r3, r7, #8
 800124c:	d5e3      	bpl.n	8001216 <__aeabi_dadd+0x24a>
 800124e:	4b39      	ldr	r3, [pc, #228]	; (8001334 <__aeabi_dadd+0x368>)
 8001250:	3601      	adds	r6, #1
 8001252:	429e      	cmp	r6, r3
 8001254:	d000      	beq.n	8001258 <__aeabi_dadd+0x28c>
 8001256:	e0b5      	b.n	80013c4 <__aeabi_dadd+0x3f8>
 8001258:	0032      	movs	r2, r6
 800125a:	2700      	movs	r7, #0
 800125c:	2300      	movs	r3, #0
 800125e:	e74c      	b.n	80010fa <__aeabi_dadd+0x12e>
 8001260:	0742      	lsls	r2, r0, #29
 8001262:	08db      	lsrs	r3, r3, #3
 8001264:	4313      	orrs	r3, r2
 8001266:	08c0      	lsrs	r0, r0, #3
 8001268:	001a      	movs	r2, r3
 800126a:	4302      	orrs	r2, r0
 800126c:	d100      	bne.n	8001270 <__aeabi_dadd+0x2a4>
 800126e:	e1e1      	b.n	8001634 <__aeabi_dadd+0x668>
 8001270:	2780      	movs	r7, #128	; 0x80
 8001272:	033f      	lsls	r7, r7, #12
 8001274:	4307      	orrs	r7, r0
 8001276:	033f      	lsls	r7, r7, #12
 8001278:	4a2e      	ldr	r2, [pc, #184]	; (8001334 <__aeabi_dadd+0x368>)
 800127a:	0b3f      	lsrs	r7, r7, #12
 800127c:	e73d      	b.n	80010fa <__aeabi_dadd+0x12e>
 800127e:	0020      	movs	r0, r4
 8001280:	f001 fd12 	bl	8002ca8 <__clzsi2>
 8001284:	0001      	movs	r1, r0
 8001286:	3118      	adds	r1, #24
 8001288:	291f      	cmp	r1, #31
 800128a:	dc00      	bgt.n	800128e <__aeabi_dadd+0x2c2>
 800128c:	e6fc      	b.n	8001088 <__aeabi_dadd+0xbc>
 800128e:	3808      	subs	r0, #8
 8001290:	4084      	lsls	r4, r0
 8001292:	0027      	movs	r7, r4
 8001294:	2400      	movs	r4, #0
 8001296:	42b1      	cmp	r1, r6
 8001298:	db00      	blt.n	800129c <__aeabi_dadd+0x2d0>
 800129a:	e6ff      	b.n	800109c <__aeabi_dadd+0xd0>
 800129c:	4a26      	ldr	r2, [pc, #152]	; (8001338 <__aeabi_dadd+0x36c>)
 800129e:	1a76      	subs	r6, r6, r1
 80012a0:	4017      	ands	r7, r2
 80012a2:	e70d      	b.n	80010c0 <__aeabi_dadd+0xf4>
 80012a4:	2a00      	cmp	r2, #0
 80012a6:	d02f      	beq.n	8001308 <__aeabi_dadd+0x33c>
 80012a8:	464a      	mov	r2, r9
 80012aa:	1b92      	subs	r2, r2, r6
 80012ac:	4694      	mov	ip, r2
 80012ae:	2e00      	cmp	r6, #0
 80012b0:	d100      	bne.n	80012b4 <__aeabi_dadd+0x2e8>
 80012b2:	e0ad      	b.n	8001410 <__aeabi_dadd+0x444>
 80012b4:	4a1f      	ldr	r2, [pc, #124]	; (8001334 <__aeabi_dadd+0x368>)
 80012b6:	4591      	cmp	r9, r2
 80012b8:	d100      	bne.n	80012bc <__aeabi_dadd+0x2f0>
 80012ba:	e10f      	b.n	80014dc <__aeabi_dadd+0x510>
 80012bc:	2280      	movs	r2, #128	; 0x80
 80012be:	0412      	lsls	r2, r2, #16
 80012c0:	4310      	orrs	r0, r2
 80012c2:	4662      	mov	r2, ip
 80012c4:	2a38      	cmp	r2, #56	; 0x38
 80012c6:	dd00      	ble.n	80012ca <__aeabi_dadd+0x2fe>
 80012c8:	e10f      	b.n	80014ea <__aeabi_dadd+0x51e>
 80012ca:	2a1f      	cmp	r2, #31
 80012cc:	dd00      	ble.n	80012d0 <__aeabi_dadd+0x304>
 80012ce:	e180      	b.n	80015d2 <__aeabi_dadd+0x606>
 80012d0:	4664      	mov	r4, ip
 80012d2:	2220      	movs	r2, #32
 80012d4:	001e      	movs	r6, r3
 80012d6:	1b12      	subs	r2, r2, r4
 80012d8:	4667      	mov	r7, ip
 80012da:	0004      	movs	r4, r0
 80012dc:	4093      	lsls	r3, r2
 80012de:	4094      	lsls	r4, r2
 80012e0:	40fe      	lsrs	r6, r7
 80012e2:	1e5a      	subs	r2, r3, #1
 80012e4:	4193      	sbcs	r3, r2
 80012e6:	40f8      	lsrs	r0, r7
 80012e8:	4334      	orrs	r4, r6
 80012ea:	431c      	orrs	r4, r3
 80012ec:	4480      	add	r8, r0
 80012ee:	1864      	adds	r4, r4, r1
 80012f0:	428c      	cmp	r4, r1
 80012f2:	41bf      	sbcs	r7, r7
 80012f4:	427f      	negs	r7, r7
 80012f6:	464e      	mov	r6, r9
 80012f8:	4447      	add	r7, r8
 80012fa:	e7a6      	b.n	800124a <__aeabi_dadd+0x27e>
 80012fc:	4642      	mov	r2, r8
 80012fe:	430a      	orrs	r2, r1
 8001300:	0011      	movs	r1, r2
 8001302:	1e4a      	subs	r2, r1, #1
 8001304:	4191      	sbcs	r1, r2
 8001306:	e6ad      	b.n	8001064 <__aeabi_dadd+0x98>
 8001308:	4c0c      	ldr	r4, [pc, #48]	; (800133c <__aeabi_dadd+0x370>)
 800130a:	1c72      	adds	r2, r6, #1
 800130c:	4222      	tst	r2, r4
 800130e:	d000      	beq.n	8001312 <__aeabi_dadd+0x346>
 8001310:	e0a1      	b.n	8001456 <__aeabi_dadd+0x48a>
 8001312:	0002      	movs	r2, r0
 8001314:	431a      	orrs	r2, r3
 8001316:	2e00      	cmp	r6, #0
 8001318:	d000      	beq.n	800131c <__aeabi_dadd+0x350>
 800131a:	e0fa      	b.n	8001512 <__aeabi_dadd+0x546>
 800131c:	2a00      	cmp	r2, #0
 800131e:	d100      	bne.n	8001322 <__aeabi_dadd+0x356>
 8001320:	e145      	b.n	80015ae <__aeabi_dadd+0x5e2>
 8001322:	003a      	movs	r2, r7
 8001324:	430a      	orrs	r2, r1
 8001326:	d000      	beq.n	800132a <__aeabi_dadd+0x35e>
 8001328:	e146      	b.n	80015b8 <__aeabi_dadd+0x5ec>
 800132a:	0742      	lsls	r2, r0, #29
 800132c:	08db      	lsrs	r3, r3, #3
 800132e:	4313      	orrs	r3, r2
 8001330:	08c0      	lsrs	r0, r0, #3
 8001332:	e77b      	b.n	800122c <__aeabi_dadd+0x260>
 8001334:	000007ff 	.word	0x000007ff
 8001338:	ff7fffff 	.word	0xff7fffff
 800133c:	000007fe 	.word	0x000007fe
 8001340:	4647      	mov	r7, r8
 8001342:	1a5c      	subs	r4, r3, r1
 8001344:	1bc2      	subs	r2, r0, r7
 8001346:	42a3      	cmp	r3, r4
 8001348:	41bf      	sbcs	r7, r7
 800134a:	427f      	negs	r7, r7
 800134c:	46b9      	mov	r9, r7
 800134e:	0017      	movs	r7, r2
 8001350:	464a      	mov	r2, r9
 8001352:	1abf      	subs	r7, r7, r2
 8001354:	023a      	lsls	r2, r7, #8
 8001356:	d500      	bpl.n	800135a <__aeabi_dadd+0x38e>
 8001358:	e08d      	b.n	8001476 <__aeabi_dadd+0x4aa>
 800135a:	0023      	movs	r3, r4
 800135c:	433b      	orrs	r3, r7
 800135e:	d000      	beq.n	8001362 <__aeabi_dadd+0x396>
 8001360:	e68a      	b.n	8001078 <__aeabi_dadd+0xac>
 8001362:	2000      	movs	r0, #0
 8001364:	2500      	movs	r5, #0
 8001366:	e761      	b.n	800122c <__aeabi_dadd+0x260>
 8001368:	4cb4      	ldr	r4, [pc, #720]	; (800163c <__aeabi_dadd+0x670>)
 800136a:	45a1      	cmp	r9, r4
 800136c:	d100      	bne.n	8001370 <__aeabi_dadd+0x3a4>
 800136e:	e0ad      	b.n	80014cc <__aeabi_dadd+0x500>
 8001370:	2480      	movs	r4, #128	; 0x80
 8001372:	0424      	lsls	r4, r4, #16
 8001374:	4320      	orrs	r0, r4
 8001376:	4664      	mov	r4, ip
 8001378:	2c38      	cmp	r4, #56	; 0x38
 800137a:	dc3d      	bgt.n	80013f8 <__aeabi_dadd+0x42c>
 800137c:	4662      	mov	r2, ip
 800137e:	2c1f      	cmp	r4, #31
 8001380:	dd00      	ble.n	8001384 <__aeabi_dadd+0x3b8>
 8001382:	e0b7      	b.n	80014f4 <__aeabi_dadd+0x528>
 8001384:	2520      	movs	r5, #32
 8001386:	001e      	movs	r6, r3
 8001388:	1b2d      	subs	r5, r5, r4
 800138a:	0004      	movs	r4, r0
 800138c:	40ab      	lsls	r3, r5
 800138e:	40ac      	lsls	r4, r5
 8001390:	40d6      	lsrs	r6, r2
 8001392:	40d0      	lsrs	r0, r2
 8001394:	4642      	mov	r2, r8
 8001396:	1e5d      	subs	r5, r3, #1
 8001398:	41ab      	sbcs	r3, r5
 800139a:	4334      	orrs	r4, r6
 800139c:	1a12      	subs	r2, r2, r0
 800139e:	4690      	mov	r8, r2
 80013a0:	4323      	orrs	r3, r4
 80013a2:	e02c      	b.n	80013fe <__aeabi_dadd+0x432>
 80013a4:	0742      	lsls	r2, r0, #29
 80013a6:	08db      	lsrs	r3, r3, #3
 80013a8:	4313      	orrs	r3, r2
 80013aa:	08c0      	lsrs	r0, r0, #3
 80013ac:	e73b      	b.n	8001226 <__aeabi_dadd+0x25a>
 80013ae:	185c      	adds	r4, r3, r1
 80013b0:	429c      	cmp	r4, r3
 80013b2:	419b      	sbcs	r3, r3
 80013b4:	4440      	add	r0, r8
 80013b6:	425b      	negs	r3, r3
 80013b8:	18c7      	adds	r7, r0, r3
 80013ba:	2601      	movs	r6, #1
 80013bc:	023b      	lsls	r3, r7, #8
 80013be:	d400      	bmi.n	80013c2 <__aeabi_dadd+0x3f6>
 80013c0:	e729      	b.n	8001216 <__aeabi_dadd+0x24a>
 80013c2:	2602      	movs	r6, #2
 80013c4:	4a9e      	ldr	r2, [pc, #632]	; (8001640 <__aeabi_dadd+0x674>)
 80013c6:	0863      	lsrs	r3, r4, #1
 80013c8:	4017      	ands	r7, r2
 80013ca:	2201      	movs	r2, #1
 80013cc:	4014      	ands	r4, r2
 80013ce:	431c      	orrs	r4, r3
 80013d0:	07fb      	lsls	r3, r7, #31
 80013d2:	431c      	orrs	r4, r3
 80013d4:	087f      	lsrs	r7, r7, #1
 80013d6:	e673      	b.n	80010c0 <__aeabi_dadd+0xf4>
 80013d8:	4644      	mov	r4, r8
 80013da:	3a20      	subs	r2, #32
 80013dc:	40d4      	lsrs	r4, r2
 80013de:	4662      	mov	r2, ip
 80013e0:	2a20      	cmp	r2, #32
 80013e2:	d005      	beq.n	80013f0 <__aeabi_dadd+0x424>
 80013e4:	4667      	mov	r7, ip
 80013e6:	2240      	movs	r2, #64	; 0x40
 80013e8:	1bd2      	subs	r2, r2, r7
 80013ea:	4647      	mov	r7, r8
 80013ec:	4097      	lsls	r7, r2
 80013ee:	4339      	orrs	r1, r7
 80013f0:	1e4a      	subs	r2, r1, #1
 80013f2:	4191      	sbcs	r1, r2
 80013f4:	4321      	orrs	r1, r4
 80013f6:	e635      	b.n	8001064 <__aeabi_dadd+0x98>
 80013f8:	4303      	orrs	r3, r0
 80013fa:	1e58      	subs	r0, r3, #1
 80013fc:	4183      	sbcs	r3, r0
 80013fe:	1acc      	subs	r4, r1, r3
 8001400:	42a1      	cmp	r1, r4
 8001402:	41bf      	sbcs	r7, r7
 8001404:	4643      	mov	r3, r8
 8001406:	427f      	negs	r7, r7
 8001408:	4655      	mov	r5, sl
 800140a:	464e      	mov	r6, r9
 800140c:	1bdf      	subs	r7, r3, r7
 800140e:	e62e      	b.n	800106e <__aeabi_dadd+0xa2>
 8001410:	0002      	movs	r2, r0
 8001412:	431a      	orrs	r2, r3
 8001414:	d100      	bne.n	8001418 <__aeabi_dadd+0x44c>
 8001416:	e0bd      	b.n	8001594 <__aeabi_dadd+0x5c8>
 8001418:	4662      	mov	r2, ip
 800141a:	4664      	mov	r4, ip
 800141c:	3a01      	subs	r2, #1
 800141e:	2c01      	cmp	r4, #1
 8001420:	d100      	bne.n	8001424 <__aeabi_dadd+0x458>
 8001422:	e0e5      	b.n	80015f0 <__aeabi_dadd+0x624>
 8001424:	4c85      	ldr	r4, [pc, #532]	; (800163c <__aeabi_dadd+0x670>)
 8001426:	45a4      	cmp	ip, r4
 8001428:	d058      	beq.n	80014dc <__aeabi_dadd+0x510>
 800142a:	4694      	mov	ip, r2
 800142c:	e749      	b.n	80012c2 <__aeabi_dadd+0x2f6>
 800142e:	4664      	mov	r4, ip
 8001430:	2220      	movs	r2, #32
 8001432:	1b12      	subs	r2, r2, r4
 8001434:	4644      	mov	r4, r8
 8001436:	4094      	lsls	r4, r2
 8001438:	000f      	movs	r7, r1
 800143a:	46a1      	mov	r9, r4
 800143c:	4664      	mov	r4, ip
 800143e:	4091      	lsls	r1, r2
 8001440:	40e7      	lsrs	r7, r4
 8001442:	464c      	mov	r4, r9
 8001444:	1e4a      	subs	r2, r1, #1
 8001446:	4191      	sbcs	r1, r2
 8001448:	433c      	orrs	r4, r7
 800144a:	4642      	mov	r2, r8
 800144c:	430c      	orrs	r4, r1
 800144e:	4661      	mov	r1, ip
 8001450:	40ca      	lsrs	r2, r1
 8001452:	1880      	adds	r0, r0, r2
 8001454:	e6f4      	b.n	8001240 <__aeabi_dadd+0x274>
 8001456:	4c79      	ldr	r4, [pc, #484]	; (800163c <__aeabi_dadd+0x670>)
 8001458:	42a2      	cmp	r2, r4
 800145a:	d100      	bne.n	800145e <__aeabi_dadd+0x492>
 800145c:	e6fd      	b.n	800125a <__aeabi_dadd+0x28e>
 800145e:	1859      	adds	r1, r3, r1
 8001460:	4299      	cmp	r1, r3
 8001462:	419b      	sbcs	r3, r3
 8001464:	4440      	add	r0, r8
 8001466:	425f      	negs	r7, r3
 8001468:	19c7      	adds	r7, r0, r7
 800146a:	07fc      	lsls	r4, r7, #31
 800146c:	0849      	lsrs	r1, r1, #1
 800146e:	0016      	movs	r6, r2
 8001470:	430c      	orrs	r4, r1
 8001472:	087f      	lsrs	r7, r7, #1
 8001474:	e6cf      	b.n	8001216 <__aeabi_dadd+0x24a>
 8001476:	1acc      	subs	r4, r1, r3
 8001478:	42a1      	cmp	r1, r4
 800147a:	41bf      	sbcs	r7, r7
 800147c:	4643      	mov	r3, r8
 800147e:	427f      	negs	r7, r7
 8001480:	1a18      	subs	r0, r3, r0
 8001482:	4655      	mov	r5, sl
 8001484:	1bc7      	subs	r7, r0, r7
 8001486:	e5f7      	b.n	8001078 <__aeabi_dadd+0xac>
 8001488:	08c9      	lsrs	r1, r1, #3
 800148a:	077b      	lsls	r3, r7, #29
 800148c:	4655      	mov	r5, sl
 800148e:	430b      	orrs	r3, r1
 8001490:	08f8      	lsrs	r0, r7, #3
 8001492:	e6c8      	b.n	8001226 <__aeabi_dadd+0x25a>
 8001494:	2c00      	cmp	r4, #0
 8001496:	d000      	beq.n	800149a <__aeabi_dadd+0x4ce>
 8001498:	e081      	b.n	800159e <__aeabi_dadd+0x5d2>
 800149a:	4643      	mov	r3, r8
 800149c:	430b      	orrs	r3, r1
 800149e:	d115      	bne.n	80014cc <__aeabi_dadd+0x500>
 80014a0:	2080      	movs	r0, #128	; 0x80
 80014a2:	2500      	movs	r5, #0
 80014a4:	0300      	lsls	r0, r0, #12
 80014a6:	e6e3      	b.n	8001270 <__aeabi_dadd+0x2a4>
 80014a8:	1a5c      	subs	r4, r3, r1
 80014aa:	42a3      	cmp	r3, r4
 80014ac:	419b      	sbcs	r3, r3
 80014ae:	1bc7      	subs	r7, r0, r7
 80014b0:	425b      	negs	r3, r3
 80014b2:	2601      	movs	r6, #1
 80014b4:	1aff      	subs	r7, r7, r3
 80014b6:	e5da      	b.n	800106e <__aeabi_dadd+0xa2>
 80014b8:	0742      	lsls	r2, r0, #29
 80014ba:	08db      	lsrs	r3, r3, #3
 80014bc:	4313      	orrs	r3, r2
 80014be:	08c0      	lsrs	r0, r0, #3
 80014c0:	e6d2      	b.n	8001268 <__aeabi_dadd+0x29c>
 80014c2:	0742      	lsls	r2, r0, #29
 80014c4:	08db      	lsrs	r3, r3, #3
 80014c6:	4313      	orrs	r3, r2
 80014c8:	08c0      	lsrs	r0, r0, #3
 80014ca:	e6ac      	b.n	8001226 <__aeabi_dadd+0x25a>
 80014cc:	4643      	mov	r3, r8
 80014ce:	4642      	mov	r2, r8
 80014d0:	08c9      	lsrs	r1, r1, #3
 80014d2:	075b      	lsls	r3, r3, #29
 80014d4:	4655      	mov	r5, sl
 80014d6:	430b      	orrs	r3, r1
 80014d8:	08d0      	lsrs	r0, r2, #3
 80014da:	e6c5      	b.n	8001268 <__aeabi_dadd+0x29c>
 80014dc:	4643      	mov	r3, r8
 80014de:	4642      	mov	r2, r8
 80014e0:	075b      	lsls	r3, r3, #29
 80014e2:	08c9      	lsrs	r1, r1, #3
 80014e4:	430b      	orrs	r3, r1
 80014e6:	08d0      	lsrs	r0, r2, #3
 80014e8:	e6be      	b.n	8001268 <__aeabi_dadd+0x29c>
 80014ea:	4303      	orrs	r3, r0
 80014ec:	001c      	movs	r4, r3
 80014ee:	1e63      	subs	r3, r4, #1
 80014f0:	419c      	sbcs	r4, r3
 80014f2:	e6fc      	b.n	80012ee <__aeabi_dadd+0x322>
 80014f4:	0002      	movs	r2, r0
 80014f6:	3c20      	subs	r4, #32
 80014f8:	40e2      	lsrs	r2, r4
 80014fa:	0014      	movs	r4, r2
 80014fc:	4662      	mov	r2, ip
 80014fe:	2a20      	cmp	r2, #32
 8001500:	d003      	beq.n	800150a <__aeabi_dadd+0x53e>
 8001502:	2540      	movs	r5, #64	; 0x40
 8001504:	1aad      	subs	r5, r5, r2
 8001506:	40a8      	lsls	r0, r5
 8001508:	4303      	orrs	r3, r0
 800150a:	1e58      	subs	r0, r3, #1
 800150c:	4183      	sbcs	r3, r0
 800150e:	4323      	orrs	r3, r4
 8001510:	e775      	b.n	80013fe <__aeabi_dadd+0x432>
 8001512:	2a00      	cmp	r2, #0
 8001514:	d0e2      	beq.n	80014dc <__aeabi_dadd+0x510>
 8001516:	003a      	movs	r2, r7
 8001518:	430a      	orrs	r2, r1
 800151a:	d0cd      	beq.n	80014b8 <__aeabi_dadd+0x4ec>
 800151c:	0742      	lsls	r2, r0, #29
 800151e:	08db      	lsrs	r3, r3, #3
 8001520:	4313      	orrs	r3, r2
 8001522:	2280      	movs	r2, #128	; 0x80
 8001524:	08c0      	lsrs	r0, r0, #3
 8001526:	0312      	lsls	r2, r2, #12
 8001528:	4210      	tst	r0, r2
 800152a:	d006      	beq.n	800153a <__aeabi_dadd+0x56e>
 800152c:	08fc      	lsrs	r4, r7, #3
 800152e:	4214      	tst	r4, r2
 8001530:	d103      	bne.n	800153a <__aeabi_dadd+0x56e>
 8001532:	0020      	movs	r0, r4
 8001534:	08cb      	lsrs	r3, r1, #3
 8001536:	077a      	lsls	r2, r7, #29
 8001538:	4313      	orrs	r3, r2
 800153a:	0f5a      	lsrs	r2, r3, #29
 800153c:	00db      	lsls	r3, r3, #3
 800153e:	0752      	lsls	r2, r2, #29
 8001540:	08db      	lsrs	r3, r3, #3
 8001542:	4313      	orrs	r3, r2
 8001544:	e690      	b.n	8001268 <__aeabi_dadd+0x29c>
 8001546:	4643      	mov	r3, r8
 8001548:	430b      	orrs	r3, r1
 800154a:	d100      	bne.n	800154e <__aeabi_dadd+0x582>
 800154c:	e709      	b.n	8001362 <__aeabi_dadd+0x396>
 800154e:	4643      	mov	r3, r8
 8001550:	4642      	mov	r2, r8
 8001552:	08c9      	lsrs	r1, r1, #3
 8001554:	075b      	lsls	r3, r3, #29
 8001556:	4655      	mov	r5, sl
 8001558:	430b      	orrs	r3, r1
 800155a:	08d0      	lsrs	r0, r2, #3
 800155c:	e666      	b.n	800122c <__aeabi_dadd+0x260>
 800155e:	1acc      	subs	r4, r1, r3
 8001560:	42a1      	cmp	r1, r4
 8001562:	4189      	sbcs	r1, r1
 8001564:	1a3f      	subs	r7, r7, r0
 8001566:	4249      	negs	r1, r1
 8001568:	4655      	mov	r5, sl
 800156a:	2601      	movs	r6, #1
 800156c:	1a7f      	subs	r7, r7, r1
 800156e:	e57e      	b.n	800106e <__aeabi_dadd+0xa2>
 8001570:	4642      	mov	r2, r8
 8001572:	1a5c      	subs	r4, r3, r1
 8001574:	1a87      	subs	r7, r0, r2
 8001576:	42a3      	cmp	r3, r4
 8001578:	4192      	sbcs	r2, r2
 800157a:	4252      	negs	r2, r2
 800157c:	1abf      	subs	r7, r7, r2
 800157e:	023a      	lsls	r2, r7, #8
 8001580:	d53d      	bpl.n	80015fe <__aeabi_dadd+0x632>
 8001582:	1acc      	subs	r4, r1, r3
 8001584:	42a1      	cmp	r1, r4
 8001586:	4189      	sbcs	r1, r1
 8001588:	4643      	mov	r3, r8
 800158a:	4249      	negs	r1, r1
 800158c:	1a1f      	subs	r7, r3, r0
 800158e:	4655      	mov	r5, sl
 8001590:	1a7f      	subs	r7, r7, r1
 8001592:	e595      	b.n	80010c0 <__aeabi_dadd+0xf4>
 8001594:	077b      	lsls	r3, r7, #29
 8001596:	08c9      	lsrs	r1, r1, #3
 8001598:	430b      	orrs	r3, r1
 800159a:	08f8      	lsrs	r0, r7, #3
 800159c:	e643      	b.n	8001226 <__aeabi_dadd+0x25a>
 800159e:	4644      	mov	r4, r8
 80015a0:	08db      	lsrs	r3, r3, #3
 80015a2:	430c      	orrs	r4, r1
 80015a4:	d130      	bne.n	8001608 <__aeabi_dadd+0x63c>
 80015a6:	0742      	lsls	r2, r0, #29
 80015a8:	4313      	orrs	r3, r2
 80015aa:	08c0      	lsrs	r0, r0, #3
 80015ac:	e65c      	b.n	8001268 <__aeabi_dadd+0x29c>
 80015ae:	077b      	lsls	r3, r7, #29
 80015b0:	08c9      	lsrs	r1, r1, #3
 80015b2:	430b      	orrs	r3, r1
 80015b4:	08f8      	lsrs	r0, r7, #3
 80015b6:	e639      	b.n	800122c <__aeabi_dadd+0x260>
 80015b8:	185c      	adds	r4, r3, r1
 80015ba:	429c      	cmp	r4, r3
 80015bc:	419b      	sbcs	r3, r3
 80015be:	4440      	add	r0, r8
 80015c0:	425b      	negs	r3, r3
 80015c2:	18c7      	adds	r7, r0, r3
 80015c4:	023b      	lsls	r3, r7, #8
 80015c6:	d400      	bmi.n	80015ca <__aeabi_dadd+0x5fe>
 80015c8:	e625      	b.n	8001216 <__aeabi_dadd+0x24a>
 80015ca:	4b1d      	ldr	r3, [pc, #116]	; (8001640 <__aeabi_dadd+0x674>)
 80015cc:	2601      	movs	r6, #1
 80015ce:	401f      	ands	r7, r3
 80015d0:	e621      	b.n	8001216 <__aeabi_dadd+0x24a>
 80015d2:	0004      	movs	r4, r0
 80015d4:	3a20      	subs	r2, #32
 80015d6:	40d4      	lsrs	r4, r2
 80015d8:	4662      	mov	r2, ip
 80015da:	2a20      	cmp	r2, #32
 80015dc:	d004      	beq.n	80015e8 <__aeabi_dadd+0x61c>
 80015de:	2240      	movs	r2, #64	; 0x40
 80015e0:	4666      	mov	r6, ip
 80015e2:	1b92      	subs	r2, r2, r6
 80015e4:	4090      	lsls	r0, r2
 80015e6:	4303      	orrs	r3, r0
 80015e8:	1e5a      	subs	r2, r3, #1
 80015ea:	4193      	sbcs	r3, r2
 80015ec:	431c      	orrs	r4, r3
 80015ee:	e67e      	b.n	80012ee <__aeabi_dadd+0x322>
 80015f0:	185c      	adds	r4, r3, r1
 80015f2:	428c      	cmp	r4, r1
 80015f4:	4189      	sbcs	r1, r1
 80015f6:	4440      	add	r0, r8
 80015f8:	4249      	negs	r1, r1
 80015fa:	1847      	adds	r7, r0, r1
 80015fc:	e6dd      	b.n	80013ba <__aeabi_dadd+0x3ee>
 80015fe:	0023      	movs	r3, r4
 8001600:	433b      	orrs	r3, r7
 8001602:	d100      	bne.n	8001606 <__aeabi_dadd+0x63a>
 8001604:	e6ad      	b.n	8001362 <__aeabi_dadd+0x396>
 8001606:	e606      	b.n	8001216 <__aeabi_dadd+0x24a>
 8001608:	0744      	lsls	r4, r0, #29
 800160a:	4323      	orrs	r3, r4
 800160c:	2480      	movs	r4, #128	; 0x80
 800160e:	08c0      	lsrs	r0, r0, #3
 8001610:	0324      	lsls	r4, r4, #12
 8001612:	4220      	tst	r0, r4
 8001614:	d008      	beq.n	8001628 <__aeabi_dadd+0x65c>
 8001616:	4642      	mov	r2, r8
 8001618:	08d6      	lsrs	r6, r2, #3
 800161a:	4226      	tst	r6, r4
 800161c:	d104      	bne.n	8001628 <__aeabi_dadd+0x65c>
 800161e:	4655      	mov	r5, sl
 8001620:	0030      	movs	r0, r6
 8001622:	08cb      	lsrs	r3, r1, #3
 8001624:	0751      	lsls	r1, r2, #29
 8001626:	430b      	orrs	r3, r1
 8001628:	0f5a      	lsrs	r2, r3, #29
 800162a:	00db      	lsls	r3, r3, #3
 800162c:	08db      	lsrs	r3, r3, #3
 800162e:	0752      	lsls	r2, r2, #29
 8001630:	4313      	orrs	r3, r2
 8001632:	e619      	b.n	8001268 <__aeabi_dadd+0x29c>
 8001634:	2300      	movs	r3, #0
 8001636:	4a01      	ldr	r2, [pc, #4]	; (800163c <__aeabi_dadd+0x670>)
 8001638:	001f      	movs	r7, r3
 800163a:	e55e      	b.n	80010fa <__aeabi_dadd+0x12e>
 800163c:	000007ff 	.word	0x000007ff
 8001640:	ff7fffff 	.word	0xff7fffff

08001644 <__aeabi_ddiv>:
 8001644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001646:	4657      	mov	r7, sl
 8001648:	464e      	mov	r6, r9
 800164a:	4645      	mov	r5, r8
 800164c:	46de      	mov	lr, fp
 800164e:	b5e0      	push	{r5, r6, r7, lr}
 8001650:	4681      	mov	r9, r0
 8001652:	0005      	movs	r5, r0
 8001654:	030c      	lsls	r4, r1, #12
 8001656:	0048      	lsls	r0, r1, #1
 8001658:	4692      	mov	sl, r2
 800165a:	001f      	movs	r7, r3
 800165c:	b085      	sub	sp, #20
 800165e:	0b24      	lsrs	r4, r4, #12
 8001660:	0d40      	lsrs	r0, r0, #21
 8001662:	0fce      	lsrs	r6, r1, #31
 8001664:	2800      	cmp	r0, #0
 8001666:	d100      	bne.n	800166a <__aeabi_ddiv+0x26>
 8001668:	e156      	b.n	8001918 <__aeabi_ddiv+0x2d4>
 800166a:	4bd4      	ldr	r3, [pc, #848]	; (80019bc <__aeabi_ddiv+0x378>)
 800166c:	4298      	cmp	r0, r3
 800166e:	d100      	bne.n	8001672 <__aeabi_ddiv+0x2e>
 8001670:	e172      	b.n	8001958 <__aeabi_ddiv+0x314>
 8001672:	0f6b      	lsrs	r3, r5, #29
 8001674:	00e4      	lsls	r4, r4, #3
 8001676:	431c      	orrs	r4, r3
 8001678:	2380      	movs	r3, #128	; 0x80
 800167a:	041b      	lsls	r3, r3, #16
 800167c:	4323      	orrs	r3, r4
 800167e:	4698      	mov	r8, r3
 8001680:	4bcf      	ldr	r3, [pc, #828]	; (80019c0 <__aeabi_ddiv+0x37c>)
 8001682:	00ed      	lsls	r5, r5, #3
 8001684:	469b      	mov	fp, r3
 8001686:	2300      	movs	r3, #0
 8001688:	4699      	mov	r9, r3
 800168a:	4483      	add	fp, r0
 800168c:	9300      	str	r3, [sp, #0]
 800168e:	033c      	lsls	r4, r7, #12
 8001690:	007b      	lsls	r3, r7, #1
 8001692:	4650      	mov	r0, sl
 8001694:	0b24      	lsrs	r4, r4, #12
 8001696:	0d5b      	lsrs	r3, r3, #21
 8001698:	0fff      	lsrs	r7, r7, #31
 800169a:	2b00      	cmp	r3, #0
 800169c:	d100      	bne.n	80016a0 <__aeabi_ddiv+0x5c>
 800169e:	e11f      	b.n	80018e0 <__aeabi_ddiv+0x29c>
 80016a0:	4ac6      	ldr	r2, [pc, #792]	; (80019bc <__aeabi_ddiv+0x378>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d100      	bne.n	80016a8 <__aeabi_ddiv+0x64>
 80016a6:	e162      	b.n	800196e <__aeabi_ddiv+0x32a>
 80016a8:	49c5      	ldr	r1, [pc, #788]	; (80019c0 <__aeabi_ddiv+0x37c>)
 80016aa:	0f42      	lsrs	r2, r0, #29
 80016ac:	468c      	mov	ip, r1
 80016ae:	00e4      	lsls	r4, r4, #3
 80016b0:	4659      	mov	r1, fp
 80016b2:	4314      	orrs	r4, r2
 80016b4:	2280      	movs	r2, #128	; 0x80
 80016b6:	4463      	add	r3, ip
 80016b8:	0412      	lsls	r2, r2, #16
 80016ba:	1acb      	subs	r3, r1, r3
 80016bc:	4314      	orrs	r4, r2
 80016be:	469b      	mov	fp, r3
 80016c0:	00c2      	lsls	r2, r0, #3
 80016c2:	2000      	movs	r0, #0
 80016c4:	0033      	movs	r3, r6
 80016c6:	407b      	eors	r3, r7
 80016c8:	469a      	mov	sl, r3
 80016ca:	464b      	mov	r3, r9
 80016cc:	2b0f      	cmp	r3, #15
 80016ce:	d827      	bhi.n	8001720 <__aeabi_ddiv+0xdc>
 80016d0:	49bc      	ldr	r1, [pc, #752]	; (80019c4 <__aeabi_ddiv+0x380>)
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	58cb      	ldr	r3, [r1, r3]
 80016d6:	469f      	mov	pc, r3
 80016d8:	46b2      	mov	sl, r6
 80016da:	9b00      	ldr	r3, [sp, #0]
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d016      	beq.n	800170e <__aeabi_ddiv+0xca>
 80016e0:	2b03      	cmp	r3, #3
 80016e2:	d100      	bne.n	80016e6 <__aeabi_ddiv+0xa2>
 80016e4:	e28e      	b.n	8001c04 <__aeabi_ddiv+0x5c0>
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d000      	beq.n	80016ec <__aeabi_ddiv+0xa8>
 80016ea:	e0d9      	b.n	80018a0 <__aeabi_ddiv+0x25c>
 80016ec:	2300      	movs	r3, #0
 80016ee:	2400      	movs	r4, #0
 80016f0:	2500      	movs	r5, #0
 80016f2:	4652      	mov	r2, sl
 80016f4:	051b      	lsls	r3, r3, #20
 80016f6:	4323      	orrs	r3, r4
 80016f8:	07d2      	lsls	r2, r2, #31
 80016fa:	4313      	orrs	r3, r2
 80016fc:	0028      	movs	r0, r5
 80016fe:	0019      	movs	r1, r3
 8001700:	b005      	add	sp, #20
 8001702:	bcf0      	pop	{r4, r5, r6, r7}
 8001704:	46bb      	mov	fp, r7
 8001706:	46b2      	mov	sl, r6
 8001708:	46a9      	mov	r9, r5
 800170a:	46a0      	mov	r8, r4
 800170c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800170e:	2400      	movs	r4, #0
 8001710:	2500      	movs	r5, #0
 8001712:	4baa      	ldr	r3, [pc, #680]	; (80019bc <__aeabi_ddiv+0x378>)
 8001714:	e7ed      	b.n	80016f2 <__aeabi_ddiv+0xae>
 8001716:	46ba      	mov	sl, r7
 8001718:	46a0      	mov	r8, r4
 800171a:	0015      	movs	r5, r2
 800171c:	9000      	str	r0, [sp, #0]
 800171e:	e7dc      	b.n	80016da <__aeabi_ddiv+0x96>
 8001720:	4544      	cmp	r4, r8
 8001722:	d200      	bcs.n	8001726 <__aeabi_ddiv+0xe2>
 8001724:	e1c7      	b.n	8001ab6 <__aeabi_ddiv+0x472>
 8001726:	d100      	bne.n	800172a <__aeabi_ddiv+0xe6>
 8001728:	e1c2      	b.n	8001ab0 <__aeabi_ddiv+0x46c>
 800172a:	2301      	movs	r3, #1
 800172c:	425b      	negs	r3, r3
 800172e:	469c      	mov	ip, r3
 8001730:	002e      	movs	r6, r5
 8001732:	4640      	mov	r0, r8
 8001734:	2500      	movs	r5, #0
 8001736:	44e3      	add	fp, ip
 8001738:	0223      	lsls	r3, r4, #8
 800173a:	0e14      	lsrs	r4, r2, #24
 800173c:	431c      	orrs	r4, r3
 800173e:	0c1b      	lsrs	r3, r3, #16
 8001740:	4699      	mov	r9, r3
 8001742:	0423      	lsls	r3, r4, #16
 8001744:	0c1f      	lsrs	r7, r3, #16
 8001746:	0212      	lsls	r2, r2, #8
 8001748:	4649      	mov	r1, r9
 800174a:	9200      	str	r2, [sp, #0]
 800174c:	9701      	str	r7, [sp, #4]
 800174e:	f7fe fd7b 	bl	8000248 <__aeabi_uidivmod>
 8001752:	0002      	movs	r2, r0
 8001754:	437a      	muls	r2, r7
 8001756:	040b      	lsls	r3, r1, #16
 8001758:	0c31      	lsrs	r1, r6, #16
 800175a:	4680      	mov	r8, r0
 800175c:	4319      	orrs	r1, r3
 800175e:	428a      	cmp	r2, r1
 8001760:	d907      	bls.n	8001772 <__aeabi_ddiv+0x12e>
 8001762:	2301      	movs	r3, #1
 8001764:	425b      	negs	r3, r3
 8001766:	469c      	mov	ip, r3
 8001768:	1909      	adds	r1, r1, r4
 800176a:	44e0      	add	r8, ip
 800176c:	428c      	cmp	r4, r1
 800176e:	d800      	bhi.n	8001772 <__aeabi_ddiv+0x12e>
 8001770:	e207      	b.n	8001b82 <__aeabi_ddiv+0x53e>
 8001772:	1a88      	subs	r0, r1, r2
 8001774:	4649      	mov	r1, r9
 8001776:	f7fe fd67 	bl	8000248 <__aeabi_uidivmod>
 800177a:	0409      	lsls	r1, r1, #16
 800177c:	468c      	mov	ip, r1
 800177e:	0431      	lsls	r1, r6, #16
 8001780:	4666      	mov	r6, ip
 8001782:	9a01      	ldr	r2, [sp, #4]
 8001784:	0c09      	lsrs	r1, r1, #16
 8001786:	4342      	muls	r2, r0
 8001788:	0003      	movs	r3, r0
 800178a:	4331      	orrs	r1, r6
 800178c:	428a      	cmp	r2, r1
 800178e:	d904      	bls.n	800179a <__aeabi_ddiv+0x156>
 8001790:	1909      	adds	r1, r1, r4
 8001792:	3b01      	subs	r3, #1
 8001794:	428c      	cmp	r4, r1
 8001796:	d800      	bhi.n	800179a <__aeabi_ddiv+0x156>
 8001798:	e1ed      	b.n	8001b76 <__aeabi_ddiv+0x532>
 800179a:	1a88      	subs	r0, r1, r2
 800179c:	4642      	mov	r2, r8
 800179e:	0412      	lsls	r2, r2, #16
 80017a0:	431a      	orrs	r2, r3
 80017a2:	4690      	mov	r8, r2
 80017a4:	4641      	mov	r1, r8
 80017a6:	9b00      	ldr	r3, [sp, #0]
 80017a8:	040e      	lsls	r6, r1, #16
 80017aa:	0c1b      	lsrs	r3, r3, #16
 80017ac:	001f      	movs	r7, r3
 80017ae:	9302      	str	r3, [sp, #8]
 80017b0:	9b00      	ldr	r3, [sp, #0]
 80017b2:	0c36      	lsrs	r6, r6, #16
 80017b4:	041b      	lsls	r3, r3, #16
 80017b6:	0c19      	lsrs	r1, r3, #16
 80017b8:	000b      	movs	r3, r1
 80017ba:	4373      	muls	r3, r6
 80017bc:	0c12      	lsrs	r2, r2, #16
 80017be:	437e      	muls	r6, r7
 80017c0:	9103      	str	r1, [sp, #12]
 80017c2:	4351      	muls	r1, r2
 80017c4:	437a      	muls	r2, r7
 80017c6:	0c1f      	lsrs	r7, r3, #16
 80017c8:	46bc      	mov	ip, r7
 80017ca:	1876      	adds	r6, r6, r1
 80017cc:	4466      	add	r6, ip
 80017ce:	42b1      	cmp	r1, r6
 80017d0:	d903      	bls.n	80017da <__aeabi_ddiv+0x196>
 80017d2:	2180      	movs	r1, #128	; 0x80
 80017d4:	0249      	lsls	r1, r1, #9
 80017d6:	468c      	mov	ip, r1
 80017d8:	4462      	add	r2, ip
 80017da:	0c31      	lsrs	r1, r6, #16
 80017dc:	188a      	adds	r2, r1, r2
 80017de:	0431      	lsls	r1, r6, #16
 80017e0:	041e      	lsls	r6, r3, #16
 80017e2:	0c36      	lsrs	r6, r6, #16
 80017e4:	198e      	adds	r6, r1, r6
 80017e6:	4290      	cmp	r0, r2
 80017e8:	d302      	bcc.n	80017f0 <__aeabi_ddiv+0x1ac>
 80017ea:	d112      	bne.n	8001812 <__aeabi_ddiv+0x1ce>
 80017ec:	42b5      	cmp	r5, r6
 80017ee:	d210      	bcs.n	8001812 <__aeabi_ddiv+0x1ce>
 80017f0:	4643      	mov	r3, r8
 80017f2:	1e59      	subs	r1, r3, #1
 80017f4:	9b00      	ldr	r3, [sp, #0]
 80017f6:	469c      	mov	ip, r3
 80017f8:	4465      	add	r5, ip
 80017fa:	001f      	movs	r7, r3
 80017fc:	429d      	cmp	r5, r3
 80017fe:	419b      	sbcs	r3, r3
 8001800:	425b      	negs	r3, r3
 8001802:	191b      	adds	r3, r3, r4
 8001804:	18c0      	adds	r0, r0, r3
 8001806:	4284      	cmp	r4, r0
 8001808:	d200      	bcs.n	800180c <__aeabi_ddiv+0x1c8>
 800180a:	e1a0      	b.n	8001b4e <__aeabi_ddiv+0x50a>
 800180c:	d100      	bne.n	8001810 <__aeabi_ddiv+0x1cc>
 800180e:	e19b      	b.n	8001b48 <__aeabi_ddiv+0x504>
 8001810:	4688      	mov	r8, r1
 8001812:	1bae      	subs	r6, r5, r6
 8001814:	42b5      	cmp	r5, r6
 8001816:	41ad      	sbcs	r5, r5
 8001818:	1a80      	subs	r0, r0, r2
 800181a:	426d      	negs	r5, r5
 800181c:	1b40      	subs	r0, r0, r5
 800181e:	4284      	cmp	r4, r0
 8001820:	d100      	bne.n	8001824 <__aeabi_ddiv+0x1e0>
 8001822:	e1d5      	b.n	8001bd0 <__aeabi_ddiv+0x58c>
 8001824:	4649      	mov	r1, r9
 8001826:	f7fe fd0f 	bl	8000248 <__aeabi_uidivmod>
 800182a:	9a01      	ldr	r2, [sp, #4]
 800182c:	040b      	lsls	r3, r1, #16
 800182e:	4342      	muls	r2, r0
 8001830:	0c31      	lsrs	r1, r6, #16
 8001832:	0005      	movs	r5, r0
 8001834:	4319      	orrs	r1, r3
 8001836:	428a      	cmp	r2, r1
 8001838:	d900      	bls.n	800183c <__aeabi_ddiv+0x1f8>
 800183a:	e16c      	b.n	8001b16 <__aeabi_ddiv+0x4d2>
 800183c:	1a88      	subs	r0, r1, r2
 800183e:	4649      	mov	r1, r9
 8001840:	f7fe fd02 	bl	8000248 <__aeabi_uidivmod>
 8001844:	9a01      	ldr	r2, [sp, #4]
 8001846:	0436      	lsls	r6, r6, #16
 8001848:	4342      	muls	r2, r0
 800184a:	0409      	lsls	r1, r1, #16
 800184c:	0c36      	lsrs	r6, r6, #16
 800184e:	0003      	movs	r3, r0
 8001850:	430e      	orrs	r6, r1
 8001852:	42b2      	cmp	r2, r6
 8001854:	d900      	bls.n	8001858 <__aeabi_ddiv+0x214>
 8001856:	e153      	b.n	8001b00 <__aeabi_ddiv+0x4bc>
 8001858:	9803      	ldr	r0, [sp, #12]
 800185a:	1ab6      	subs	r6, r6, r2
 800185c:	0002      	movs	r2, r0
 800185e:	042d      	lsls	r5, r5, #16
 8001860:	431d      	orrs	r5, r3
 8001862:	9f02      	ldr	r7, [sp, #8]
 8001864:	042b      	lsls	r3, r5, #16
 8001866:	0c1b      	lsrs	r3, r3, #16
 8001868:	435a      	muls	r2, r3
 800186a:	437b      	muls	r3, r7
 800186c:	469c      	mov	ip, r3
 800186e:	0c29      	lsrs	r1, r5, #16
 8001870:	4348      	muls	r0, r1
 8001872:	0c13      	lsrs	r3, r2, #16
 8001874:	4484      	add	ip, r0
 8001876:	4463      	add	r3, ip
 8001878:	4379      	muls	r1, r7
 800187a:	4298      	cmp	r0, r3
 800187c:	d903      	bls.n	8001886 <__aeabi_ddiv+0x242>
 800187e:	2080      	movs	r0, #128	; 0x80
 8001880:	0240      	lsls	r0, r0, #9
 8001882:	4684      	mov	ip, r0
 8001884:	4461      	add	r1, ip
 8001886:	0c18      	lsrs	r0, r3, #16
 8001888:	0412      	lsls	r2, r2, #16
 800188a:	041b      	lsls	r3, r3, #16
 800188c:	0c12      	lsrs	r2, r2, #16
 800188e:	1841      	adds	r1, r0, r1
 8001890:	189b      	adds	r3, r3, r2
 8001892:	428e      	cmp	r6, r1
 8001894:	d200      	bcs.n	8001898 <__aeabi_ddiv+0x254>
 8001896:	e0ff      	b.n	8001a98 <__aeabi_ddiv+0x454>
 8001898:	d100      	bne.n	800189c <__aeabi_ddiv+0x258>
 800189a:	e0fa      	b.n	8001a92 <__aeabi_ddiv+0x44e>
 800189c:	2301      	movs	r3, #1
 800189e:	431d      	orrs	r5, r3
 80018a0:	4a49      	ldr	r2, [pc, #292]	; (80019c8 <__aeabi_ddiv+0x384>)
 80018a2:	445a      	add	r2, fp
 80018a4:	2a00      	cmp	r2, #0
 80018a6:	dc00      	bgt.n	80018aa <__aeabi_ddiv+0x266>
 80018a8:	e0aa      	b.n	8001a00 <__aeabi_ddiv+0x3bc>
 80018aa:	076b      	lsls	r3, r5, #29
 80018ac:	d000      	beq.n	80018b0 <__aeabi_ddiv+0x26c>
 80018ae:	e13d      	b.n	8001b2c <__aeabi_ddiv+0x4e8>
 80018b0:	08ed      	lsrs	r5, r5, #3
 80018b2:	4643      	mov	r3, r8
 80018b4:	01db      	lsls	r3, r3, #7
 80018b6:	d506      	bpl.n	80018c6 <__aeabi_ddiv+0x282>
 80018b8:	4642      	mov	r2, r8
 80018ba:	4b44      	ldr	r3, [pc, #272]	; (80019cc <__aeabi_ddiv+0x388>)
 80018bc:	401a      	ands	r2, r3
 80018be:	4690      	mov	r8, r2
 80018c0:	2280      	movs	r2, #128	; 0x80
 80018c2:	00d2      	lsls	r2, r2, #3
 80018c4:	445a      	add	r2, fp
 80018c6:	4b42      	ldr	r3, [pc, #264]	; (80019d0 <__aeabi_ddiv+0x38c>)
 80018c8:	429a      	cmp	r2, r3
 80018ca:	dd00      	ble.n	80018ce <__aeabi_ddiv+0x28a>
 80018cc:	e71f      	b.n	800170e <__aeabi_ddiv+0xca>
 80018ce:	4643      	mov	r3, r8
 80018d0:	075b      	lsls	r3, r3, #29
 80018d2:	431d      	orrs	r5, r3
 80018d4:	4643      	mov	r3, r8
 80018d6:	0552      	lsls	r2, r2, #21
 80018d8:	025c      	lsls	r4, r3, #9
 80018da:	0b24      	lsrs	r4, r4, #12
 80018dc:	0d53      	lsrs	r3, r2, #21
 80018de:	e708      	b.n	80016f2 <__aeabi_ddiv+0xae>
 80018e0:	4652      	mov	r2, sl
 80018e2:	4322      	orrs	r2, r4
 80018e4:	d100      	bne.n	80018e8 <__aeabi_ddiv+0x2a4>
 80018e6:	e07b      	b.n	80019e0 <__aeabi_ddiv+0x39c>
 80018e8:	2c00      	cmp	r4, #0
 80018ea:	d100      	bne.n	80018ee <__aeabi_ddiv+0x2aa>
 80018ec:	e0fa      	b.n	8001ae4 <__aeabi_ddiv+0x4a0>
 80018ee:	0020      	movs	r0, r4
 80018f0:	f001 f9da 	bl	8002ca8 <__clzsi2>
 80018f4:	0002      	movs	r2, r0
 80018f6:	3a0b      	subs	r2, #11
 80018f8:	231d      	movs	r3, #29
 80018fa:	0001      	movs	r1, r0
 80018fc:	1a9b      	subs	r3, r3, r2
 80018fe:	4652      	mov	r2, sl
 8001900:	3908      	subs	r1, #8
 8001902:	40da      	lsrs	r2, r3
 8001904:	408c      	lsls	r4, r1
 8001906:	4314      	orrs	r4, r2
 8001908:	4652      	mov	r2, sl
 800190a:	408a      	lsls	r2, r1
 800190c:	4b31      	ldr	r3, [pc, #196]	; (80019d4 <__aeabi_ddiv+0x390>)
 800190e:	4458      	add	r0, fp
 8001910:	469b      	mov	fp, r3
 8001912:	4483      	add	fp, r0
 8001914:	2000      	movs	r0, #0
 8001916:	e6d5      	b.n	80016c4 <__aeabi_ddiv+0x80>
 8001918:	464b      	mov	r3, r9
 800191a:	4323      	orrs	r3, r4
 800191c:	4698      	mov	r8, r3
 800191e:	d044      	beq.n	80019aa <__aeabi_ddiv+0x366>
 8001920:	2c00      	cmp	r4, #0
 8001922:	d100      	bne.n	8001926 <__aeabi_ddiv+0x2e2>
 8001924:	e0ce      	b.n	8001ac4 <__aeabi_ddiv+0x480>
 8001926:	0020      	movs	r0, r4
 8001928:	f001 f9be 	bl	8002ca8 <__clzsi2>
 800192c:	0001      	movs	r1, r0
 800192e:	0002      	movs	r2, r0
 8001930:	390b      	subs	r1, #11
 8001932:	231d      	movs	r3, #29
 8001934:	1a5b      	subs	r3, r3, r1
 8001936:	4649      	mov	r1, r9
 8001938:	0010      	movs	r0, r2
 800193a:	40d9      	lsrs	r1, r3
 800193c:	3808      	subs	r0, #8
 800193e:	4084      	lsls	r4, r0
 8001940:	000b      	movs	r3, r1
 8001942:	464d      	mov	r5, r9
 8001944:	4323      	orrs	r3, r4
 8001946:	4698      	mov	r8, r3
 8001948:	4085      	lsls	r5, r0
 800194a:	4823      	ldr	r0, [pc, #140]	; (80019d8 <__aeabi_ddiv+0x394>)
 800194c:	1a83      	subs	r3, r0, r2
 800194e:	469b      	mov	fp, r3
 8001950:	2300      	movs	r3, #0
 8001952:	4699      	mov	r9, r3
 8001954:	9300      	str	r3, [sp, #0]
 8001956:	e69a      	b.n	800168e <__aeabi_ddiv+0x4a>
 8001958:	464b      	mov	r3, r9
 800195a:	4323      	orrs	r3, r4
 800195c:	4698      	mov	r8, r3
 800195e:	d11d      	bne.n	800199c <__aeabi_ddiv+0x358>
 8001960:	2308      	movs	r3, #8
 8001962:	4699      	mov	r9, r3
 8001964:	3b06      	subs	r3, #6
 8001966:	2500      	movs	r5, #0
 8001968:	4683      	mov	fp, r0
 800196a:	9300      	str	r3, [sp, #0]
 800196c:	e68f      	b.n	800168e <__aeabi_ddiv+0x4a>
 800196e:	4652      	mov	r2, sl
 8001970:	4322      	orrs	r2, r4
 8001972:	d109      	bne.n	8001988 <__aeabi_ddiv+0x344>
 8001974:	2302      	movs	r3, #2
 8001976:	4649      	mov	r1, r9
 8001978:	4319      	orrs	r1, r3
 800197a:	4b18      	ldr	r3, [pc, #96]	; (80019dc <__aeabi_ddiv+0x398>)
 800197c:	4689      	mov	r9, r1
 800197e:	469c      	mov	ip, r3
 8001980:	2400      	movs	r4, #0
 8001982:	2002      	movs	r0, #2
 8001984:	44e3      	add	fp, ip
 8001986:	e69d      	b.n	80016c4 <__aeabi_ddiv+0x80>
 8001988:	2303      	movs	r3, #3
 800198a:	464a      	mov	r2, r9
 800198c:	431a      	orrs	r2, r3
 800198e:	4b13      	ldr	r3, [pc, #76]	; (80019dc <__aeabi_ddiv+0x398>)
 8001990:	4691      	mov	r9, r2
 8001992:	469c      	mov	ip, r3
 8001994:	4652      	mov	r2, sl
 8001996:	2003      	movs	r0, #3
 8001998:	44e3      	add	fp, ip
 800199a:	e693      	b.n	80016c4 <__aeabi_ddiv+0x80>
 800199c:	230c      	movs	r3, #12
 800199e:	4699      	mov	r9, r3
 80019a0:	3b09      	subs	r3, #9
 80019a2:	46a0      	mov	r8, r4
 80019a4:	4683      	mov	fp, r0
 80019a6:	9300      	str	r3, [sp, #0]
 80019a8:	e671      	b.n	800168e <__aeabi_ddiv+0x4a>
 80019aa:	2304      	movs	r3, #4
 80019ac:	4699      	mov	r9, r3
 80019ae:	2300      	movs	r3, #0
 80019b0:	469b      	mov	fp, r3
 80019b2:	3301      	adds	r3, #1
 80019b4:	2500      	movs	r5, #0
 80019b6:	9300      	str	r3, [sp, #0]
 80019b8:	e669      	b.n	800168e <__aeabi_ddiv+0x4a>
 80019ba:	46c0      	nop			; (mov r8, r8)
 80019bc:	000007ff 	.word	0x000007ff
 80019c0:	fffffc01 	.word	0xfffffc01
 80019c4:	0800b558 	.word	0x0800b558
 80019c8:	000003ff 	.word	0x000003ff
 80019cc:	feffffff 	.word	0xfeffffff
 80019d0:	000007fe 	.word	0x000007fe
 80019d4:	000003f3 	.word	0x000003f3
 80019d8:	fffffc0d 	.word	0xfffffc0d
 80019dc:	fffff801 	.word	0xfffff801
 80019e0:	4649      	mov	r1, r9
 80019e2:	2301      	movs	r3, #1
 80019e4:	4319      	orrs	r1, r3
 80019e6:	4689      	mov	r9, r1
 80019e8:	2400      	movs	r4, #0
 80019ea:	2001      	movs	r0, #1
 80019ec:	e66a      	b.n	80016c4 <__aeabi_ddiv+0x80>
 80019ee:	2300      	movs	r3, #0
 80019f0:	2480      	movs	r4, #128	; 0x80
 80019f2:	469a      	mov	sl, r3
 80019f4:	2500      	movs	r5, #0
 80019f6:	4b8a      	ldr	r3, [pc, #552]	; (8001c20 <__aeabi_ddiv+0x5dc>)
 80019f8:	0324      	lsls	r4, r4, #12
 80019fa:	e67a      	b.n	80016f2 <__aeabi_ddiv+0xae>
 80019fc:	2501      	movs	r5, #1
 80019fe:	426d      	negs	r5, r5
 8001a00:	2301      	movs	r3, #1
 8001a02:	1a9b      	subs	r3, r3, r2
 8001a04:	2b38      	cmp	r3, #56	; 0x38
 8001a06:	dd00      	ble.n	8001a0a <__aeabi_ddiv+0x3c6>
 8001a08:	e670      	b.n	80016ec <__aeabi_ddiv+0xa8>
 8001a0a:	2b1f      	cmp	r3, #31
 8001a0c:	dc00      	bgt.n	8001a10 <__aeabi_ddiv+0x3cc>
 8001a0e:	e0bf      	b.n	8001b90 <__aeabi_ddiv+0x54c>
 8001a10:	211f      	movs	r1, #31
 8001a12:	4249      	negs	r1, r1
 8001a14:	1a8a      	subs	r2, r1, r2
 8001a16:	4641      	mov	r1, r8
 8001a18:	40d1      	lsrs	r1, r2
 8001a1a:	000a      	movs	r2, r1
 8001a1c:	2b20      	cmp	r3, #32
 8001a1e:	d004      	beq.n	8001a2a <__aeabi_ddiv+0x3e6>
 8001a20:	4641      	mov	r1, r8
 8001a22:	4b80      	ldr	r3, [pc, #512]	; (8001c24 <__aeabi_ddiv+0x5e0>)
 8001a24:	445b      	add	r3, fp
 8001a26:	4099      	lsls	r1, r3
 8001a28:	430d      	orrs	r5, r1
 8001a2a:	1e6b      	subs	r3, r5, #1
 8001a2c:	419d      	sbcs	r5, r3
 8001a2e:	2307      	movs	r3, #7
 8001a30:	432a      	orrs	r2, r5
 8001a32:	001d      	movs	r5, r3
 8001a34:	2400      	movs	r4, #0
 8001a36:	4015      	ands	r5, r2
 8001a38:	4213      	tst	r3, r2
 8001a3a:	d100      	bne.n	8001a3e <__aeabi_ddiv+0x3fa>
 8001a3c:	e0d4      	b.n	8001be8 <__aeabi_ddiv+0x5a4>
 8001a3e:	210f      	movs	r1, #15
 8001a40:	2300      	movs	r3, #0
 8001a42:	4011      	ands	r1, r2
 8001a44:	2904      	cmp	r1, #4
 8001a46:	d100      	bne.n	8001a4a <__aeabi_ddiv+0x406>
 8001a48:	e0cb      	b.n	8001be2 <__aeabi_ddiv+0x59e>
 8001a4a:	1d11      	adds	r1, r2, #4
 8001a4c:	4291      	cmp	r1, r2
 8001a4e:	4192      	sbcs	r2, r2
 8001a50:	4252      	negs	r2, r2
 8001a52:	189b      	adds	r3, r3, r2
 8001a54:	000a      	movs	r2, r1
 8001a56:	0219      	lsls	r1, r3, #8
 8001a58:	d400      	bmi.n	8001a5c <__aeabi_ddiv+0x418>
 8001a5a:	e0c2      	b.n	8001be2 <__aeabi_ddiv+0x59e>
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	2400      	movs	r4, #0
 8001a60:	2500      	movs	r5, #0
 8001a62:	e646      	b.n	80016f2 <__aeabi_ddiv+0xae>
 8001a64:	2380      	movs	r3, #128	; 0x80
 8001a66:	4641      	mov	r1, r8
 8001a68:	031b      	lsls	r3, r3, #12
 8001a6a:	4219      	tst	r1, r3
 8001a6c:	d008      	beq.n	8001a80 <__aeabi_ddiv+0x43c>
 8001a6e:	421c      	tst	r4, r3
 8001a70:	d106      	bne.n	8001a80 <__aeabi_ddiv+0x43c>
 8001a72:	431c      	orrs	r4, r3
 8001a74:	0324      	lsls	r4, r4, #12
 8001a76:	46ba      	mov	sl, r7
 8001a78:	0015      	movs	r5, r2
 8001a7a:	4b69      	ldr	r3, [pc, #420]	; (8001c20 <__aeabi_ddiv+0x5dc>)
 8001a7c:	0b24      	lsrs	r4, r4, #12
 8001a7e:	e638      	b.n	80016f2 <__aeabi_ddiv+0xae>
 8001a80:	2480      	movs	r4, #128	; 0x80
 8001a82:	4643      	mov	r3, r8
 8001a84:	0324      	lsls	r4, r4, #12
 8001a86:	431c      	orrs	r4, r3
 8001a88:	0324      	lsls	r4, r4, #12
 8001a8a:	46b2      	mov	sl, r6
 8001a8c:	4b64      	ldr	r3, [pc, #400]	; (8001c20 <__aeabi_ddiv+0x5dc>)
 8001a8e:	0b24      	lsrs	r4, r4, #12
 8001a90:	e62f      	b.n	80016f2 <__aeabi_ddiv+0xae>
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d100      	bne.n	8001a98 <__aeabi_ddiv+0x454>
 8001a96:	e703      	b.n	80018a0 <__aeabi_ddiv+0x25c>
 8001a98:	19a6      	adds	r6, r4, r6
 8001a9a:	1e68      	subs	r0, r5, #1
 8001a9c:	42a6      	cmp	r6, r4
 8001a9e:	d200      	bcs.n	8001aa2 <__aeabi_ddiv+0x45e>
 8001aa0:	e08d      	b.n	8001bbe <__aeabi_ddiv+0x57a>
 8001aa2:	428e      	cmp	r6, r1
 8001aa4:	d200      	bcs.n	8001aa8 <__aeabi_ddiv+0x464>
 8001aa6:	e0a3      	b.n	8001bf0 <__aeabi_ddiv+0x5ac>
 8001aa8:	d100      	bne.n	8001aac <__aeabi_ddiv+0x468>
 8001aaa:	e0b3      	b.n	8001c14 <__aeabi_ddiv+0x5d0>
 8001aac:	0005      	movs	r5, r0
 8001aae:	e6f5      	b.n	800189c <__aeabi_ddiv+0x258>
 8001ab0:	42aa      	cmp	r2, r5
 8001ab2:	d900      	bls.n	8001ab6 <__aeabi_ddiv+0x472>
 8001ab4:	e639      	b.n	800172a <__aeabi_ddiv+0xe6>
 8001ab6:	4643      	mov	r3, r8
 8001ab8:	07de      	lsls	r6, r3, #31
 8001aba:	0858      	lsrs	r0, r3, #1
 8001abc:	086b      	lsrs	r3, r5, #1
 8001abe:	431e      	orrs	r6, r3
 8001ac0:	07ed      	lsls	r5, r5, #31
 8001ac2:	e639      	b.n	8001738 <__aeabi_ddiv+0xf4>
 8001ac4:	4648      	mov	r0, r9
 8001ac6:	f001 f8ef 	bl	8002ca8 <__clzsi2>
 8001aca:	0001      	movs	r1, r0
 8001acc:	0002      	movs	r2, r0
 8001ace:	3115      	adds	r1, #21
 8001ad0:	3220      	adds	r2, #32
 8001ad2:	291c      	cmp	r1, #28
 8001ad4:	dc00      	bgt.n	8001ad8 <__aeabi_ddiv+0x494>
 8001ad6:	e72c      	b.n	8001932 <__aeabi_ddiv+0x2ee>
 8001ad8:	464b      	mov	r3, r9
 8001ada:	3808      	subs	r0, #8
 8001adc:	4083      	lsls	r3, r0
 8001ade:	2500      	movs	r5, #0
 8001ae0:	4698      	mov	r8, r3
 8001ae2:	e732      	b.n	800194a <__aeabi_ddiv+0x306>
 8001ae4:	f001 f8e0 	bl	8002ca8 <__clzsi2>
 8001ae8:	0003      	movs	r3, r0
 8001aea:	001a      	movs	r2, r3
 8001aec:	3215      	adds	r2, #21
 8001aee:	3020      	adds	r0, #32
 8001af0:	2a1c      	cmp	r2, #28
 8001af2:	dc00      	bgt.n	8001af6 <__aeabi_ddiv+0x4b2>
 8001af4:	e700      	b.n	80018f8 <__aeabi_ddiv+0x2b4>
 8001af6:	4654      	mov	r4, sl
 8001af8:	3b08      	subs	r3, #8
 8001afa:	2200      	movs	r2, #0
 8001afc:	409c      	lsls	r4, r3
 8001afe:	e705      	b.n	800190c <__aeabi_ddiv+0x2c8>
 8001b00:	1936      	adds	r6, r6, r4
 8001b02:	3b01      	subs	r3, #1
 8001b04:	42b4      	cmp	r4, r6
 8001b06:	d900      	bls.n	8001b0a <__aeabi_ddiv+0x4c6>
 8001b08:	e6a6      	b.n	8001858 <__aeabi_ddiv+0x214>
 8001b0a:	42b2      	cmp	r2, r6
 8001b0c:	d800      	bhi.n	8001b10 <__aeabi_ddiv+0x4cc>
 8001b0e:	e6a3      	b.n	8001858 <__aeabi_ddiv+0x214>
 8001b10:	1e83      	subs	r3, r0, #2
 8001b12:	1936      	adds	r6, r6, r4
 8001b14:	e6a0      	b.n	8001858 <__aeabi_ddiv+0x214>
 8001b16:	1909      	adds	r1, r1, r4
 8001b18:	3d01      	subs	r5, #1
 8001b1a:	428c      	cmp	r4, r1
 8001b1c:	d900      	bls.n	8001b20 <__aeabi_ddiv+0x4dc>
 8001b1e:	e68d      	b.n	800183c <__aeabi_ddiv+0x1f8>
 8001b20:	428a      	cmp	r2, r1
 8001b22:	d800      	bhi.n	8001b26 <__aeabi_ddiv+0x4e2>
 8001b24:	e68a      	b.n	800183c <__aeabi_ddiv+0x1f8>
 8001b26:	1e85      	subs	r5, r0, #2
 8001b28:	1909      	adds	r1, r1, r4
 8001b2a:	e687      	b.n	800183c <__aeabi_ddiv+0x1f8>
 8001b2c:	230f      	movs	r3, #15
 8001b2e:	402b      	ands	r3, r5
 8001b30:	2b04      	cmp	r3, #4
 8001b32:	d100      	bne.n	8001b36 <__aeabi_ddiv+0x4f2>
 8001b34:	e6bc      	b.n	80018b0 <__aeabi_ddiv+0x26c>
 8001b36:	2305      	movs	r3, #5
 8001b38:	425b      	negs	r3, r3
 8001b3a:	42ab      	cmp	r3, r5
 8001b3c:	419b      	sbcs	r3, r3
 8001b3e:	3504      	adds	r5, #4
 8001b40:	425b      	negs	r3, r3
 8001b42:	08ed      	lsrs	r5, r5, #3
 8001b44:	4498      	add	r8, r3
 8001b46:	e6b4      	b.n	80018b2 <__aeabi_ddiv+0x26e>
 8001b48:	42af      	cmp	r7, r5
 8001b4a:	d900      	bls.n	8001b4e <__aeabi_ddiv+0x50a>
 8001b4c:	e660      	b.n	8001810 <__aeabi_ddiv+0x1cc>
 8001b4e:	4282      	cmp	r2, r0
 8001b50:	d804      	bhi.n	8001b5c <__aeabi_ddiv+0x518>
 8001b52:	d000      	beq.n	8001b56 <__aeabi_ddiv+0x512>
 8001b54:	e65c      	b.n	8001810 <__aeabi_ddiv+0x1cc>
 8001b56:	42ae      	cmp	r6, r5
 8001b58:	d800      	bhi.n	8001b5c <__aeabi_ddiv+0x518>
 8001b5a:	e659      	b.n	8001810 <__aeabi_ddiv+0x1cc>
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	425b      	negs	r3, r3
 8001b60:	469c      	mov	ip, r3
 8001b62:	9b00      	ldr	r3, [sp, #0]
 8001b64:	44e0      	add	r8, ip
 8001b66:	469c      	mov	ip, r3
 8001b68:	4465      	add	r5, ip
 8001b6a:	429d      	cmp	r5, r3
 8001b6c:	419b      	sbcs	r3, r3
 8001b6e:	425b      	negs	r3, r3
 8001b70:	191b      	adds	r3, r3, r4
 8001b72:	18c0      	adds	r0, r0, r3
 8001b74:	e64d      	b.n	8001812 <__aeabi_ddiv+0x1ce>
 8001b76:	428a      	cmp	r2, r1
 8001b78:	d800      	bhi.n	8001b7c <__aeabi_ddiv+0x538>
 8001b7a:	e60e      	b.n	800179a <__aeabi_ddiv+0x156>
 8001b7c:	1e83      	subs	r3, r0, #2
 8001b7e:	1909      	adds	r1, r1, r4
 8001b80:	e60b      	b.n	800179a <__aeabi_ddiv+0x156>
 8001b82:	428a      	cmp	r2, r1
 8001b84:	d800      	bhi.n	8001b88 <__aeabi_ddiv+0x544>
 8001b86:	e5f4      	b.n	8001772 <__aeabi_ddiv+0x12e>
 8001b88:	1e83      	subs	r3, r0, #2
 8001b8a:	4698      	mov	r8, r3
 8001b8c:	1909      	adds	r1, r1, r4
 8001b8e:	e5f0      	b.n	8001772 <__aeabi_ddiv+0x12e>
 8001b90:	4925      	ldr	r1, [pc, #148]	; (8001c28 <__aeabi_ddiv+0x5e4>)
 8001b92:	0028      	movs	r0, r5
 8001b94:	4459      	add	r1, fp
 8001b96:	408d      	lsls	r5, r1
 8001b98:	4642      	mov	r2, r8
 8001b9a:	408a      	lsls	r2, r1
 8001b9c:	1e69      	subs	r1, r5, #1
 8001b9e:	418d      	sbcs	r5, r1
 8001ba0:	4641      	mov	r1, r8
 8001ba2:	40d8      	lsrs	r0, r3
 8001ba4:	40d9      	lsrs	r1, r3
 8001ba6:	4302      	orrs	r2, r0
 8001ba8:	432a      	orrs	r2, r5
 8001baa:	000b      	movs	r3, r1
 8001bac:	0751      	lsls	r1, r2, #29
 8001bae:	d100      	bne.n	8001bb2 <__aeabi_ddiv+0x56e>
 8001bb0:	e751      	b.n	8001a56 <__aeabi_ddiv+0x412>
 8001bb2:	210f      	movs	r1, #15
 8001bb4:	4011      	ands	r1, r2
 8001bb6:	2904      	cmp	r1, #4
 8001bb8:	d000      	beq.n	8001bbc <__aeabi_ddiv+0x578>
 8001bba:	e746      	b.n	8001a4a <__aeabi_ddiv+0x406>
 8001bbc:	e74b      	b.n	8001a56 <__aeabi_ddiv+0x412>
 8001bbe:	0005      	movs	r5, r0
 8001bc0:	428e      	cmp	r6, r1
 8001bc2:	d000      	beq.n	8001bc6 <__aeabi_ddiv+0x582>
 8001bc4:	e66a      	b.n	800189c <__aeabi_ddiv+0x258>
 8001bc6:	9a00      	ldr	r2, [sp, #0]
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d000      	beq.n	8001bce <__aeabi_ddiv+0x58a>
 8001bcc:	e666      	b.n	800189c <__aeabi_ddiv+0x258>
 8001bce:	e667      	b.n	80018a0 <__aeabi_ddiv+0x25c>
 8001bd0:	4a16      	ldr	r2, [pc, #88]	; (8001c2c <__aeabi_ddiv+0x5e8>)
 8001bd2:	445a      	add	r2, fp
 8001bd4:	2a00      	cmp	r2, #0
 8001bd6:	dc00      	bgt.n	8001bda <__aeabi_ddiv+0x596>
 8001bd8:	e710      	b.n	80019fc <__aeabi_ddiv+0x3b8>
 8001bda:	2301      	movs	r3, #1
 8001bdc:	2500      	movs	r5, #0
 8001bde:	4498      	add	r8, r3
 8001be0:	e667      	b.n	80018b2 <__aeabi_ddiv+0x26e>
 8001be2:	075d      	lsls	r5, r3, #29
 8001be4:	025b      	lsls	r3, r3, #9
 8001be6:	0b1c      	lsrs	r4, r3, #12
 8001be8:	08d2      	lsrs	r2, r2, #3
 8001bea:	2300      	movs	r3, #0
 8001bec:	4315      	orrs	r5, r2
 8001bee:	e580      	b.n	80016f2 <__aeabi_ddiv+0xae>
 8001bf0:	9800      	ldr	r0, [sp, #0]
 8001bf2:	3d02      	subs	r5, #2
 8001bf4:	0042      	lsls	r2, r0, #1
 8001bf6:	4282      	cmp	r2, r0
 8001bf8:	41bf      	sbcs	r7, r7
 8001bfa:	427f      	negs	r7, r7
 8001bfc:	193c      	adds	r4, r7, r4
 8001bfe:	1936      	adds	r6, r6, r4
 8001c00:	9200      	str	r2, [sp, #0]
 8001c02:	e7dd      	b.n	8001bc0 <__aeabi_ddiv+0x57c>
 8001c04:	2480      	movs	r4, #128	; 0x80
 8001c06:	4643      	mov	r3, r8
 8001c08:	0324      	lsls	r4, r4, #12
 8001c0a:	431c      	orrs	r4, r3
 8001c0c:	0324      	lsls	r4, r4, #12
 8001c0e:	4b04      	ldr	r3, [pc, #16]	; (8001c20 <__aeabi_ddiv+0x5dc>)
 8001c10:	0b24      	lsrs	r4, r4, #12
 8001c12:	e56e      	b.n	80016f2 <__aeabi_ddiv+0xae>
 8001c14:	9a00      	ldr	r2, [sp, #0]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d3ea      	bcc.n	8001bf0 <__aeabi_ddiv+0x5ac>
 8001c1a:	0005      	movs	r5, r0
 8001c1c:	e7d3      	b.n	8001bc6 <__aeabi_ddiv+0x582>
 8001c1e:	46c0      	nop			; (mov r8, r8)
 8001c20:	000007ff 	.word	0x000007ff
 8001c24:	0000043e 	.word	0x0000043e
 8001c28:	0000041e 	.word	0x0000041e
 8001c2c:	000003ff 	.word	0x000003ff

08001c30 <__eqdf2>:
 8001c30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c32:	464e      	mov	r6, r9
 8001c34:	4645      	mov	r5, r8
 8001c36:	46de      	mov	lr, fp
 8001c38:	4657      	mov	r7, sl
 8001c3a:	4690      	mov	r8, r2
 8001c3c:	b5e0      	push	{r5, r6, r7, lr}
 8001c3e:	0017      	movs	r7, r2
 8001c40:	031a      	lsls	r2, r3, #12
 8001c42:	0b12      	lsrs	r2, r2, #12
 8001c44:	0005      	movs	r5, r0
 8001c46:	4684      	mov	ip, r0
 8001c48:	4819      	ldr	r0, [pc, #100]	; (8001cb0 <__eqdf2+0x80>)
 8001c4a:	030e      	lsls	r6, r1, #12
 8001c4c:	004c      	lsls	r4, r1, #1
 8001c4e:	4691      	mov	r9, r2
 8001c50:	005a      	lsls	r2, r3, #1
 8001c52:	0fdb      	lsrs	r3, r3, #31
 8001c54:	469b      	mov	fp, r3
 8001c56:	0b36      	lsrs	r6, r6, #12
 8001c58:	0d64      	lsrs	r4, r4, #21
 8001c5a:	0fc9      	lsrs	r1, r1, #31
 8001c5c:	0d52      	lsrs	r2, r2, #21
 8001c5e:	4284      	cmp	r4, r0
 8001c60:	d019      	beq.n	8001c96 <__eqdf2+0x66>
 8001c62:	4282      	cmp	r2, r0
 8001c64:	d010      	beq.n	8001c88 <__eqdf2+0x58>
 8001c66:	2001      	movs	r0, #1
 8001c68:	4294      	cmp	r4, r2
 8001c6a:	d10e      	bne.n	8001c8a <__eqdf2+0x5a>
 8001c6c:	454e      	cmp	r6, r9
 8001c6e:	d10c      	bne.n	8001c8a <__eqdf2+0x5a>
 8001c70:	2001      	movs	r0, #1
 8001c72:	45c4      	cmp	ip, r8
 8001c74:	d109      	bne.n	8001c8a <__eqdf2+0x5a>
 8001c76:	4559      	cmp	r1, fp
 8001c78:	d017      	beq.n	8001caa <__eqdf2+0x7a>
 8001c7a:	2c00      	cmp	r4, #0
 8001c7c:	d105      	bne.n	8001c8a <__eqdf2+0x5a>
 8001c7e:	0030      	movs	r0, r6
 8001c80:	4328      	orrs	r0, r5
 8001c82:	1e43      	subs	r3, r0, #1
 8001c84:	4198      	sbcs	r0, r3
 8001c86:	e000      	b.n	8001c8a <__eqdf2+0x5a>
 8001c88:	2001      	movs	r0, #1
 8001c8a:	bcf0      	pop	{r4, r5, r6, r7}
 8001c8c:	46bb      	mov	fp, r7
 8001c8e:	46b2      	mov	sl, r6
 8001c90:	46a9      	mov	r9, r5
 8001c92:	46a0      	mov	r8, r4
 8001c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c96:	0033      	movs	r3, r6
 8001c98:	2001      	movs	r0, #1
 8001c9a:	432b      	orrs	r3, r5
 8001c9c:	d1f5      	bne.n	8001c8a <__eqdf2+0x5a>
 8001c9e:	42a2      	cmp	r2, r4
 8001ca0:	d1f3      	bne.n	8001c8a <__eqdf2+0x5a>
 8001ca2:	464b      	mov	r3, r9
 8001ca4:	433b      	orrs	r3, r7
 8001ca6:	d1f0      	bne.n	8001c8a <__eqdf2+0x5a>
 8001ca8:	e7e2      	b.n	8001c70 <__eqdf2+0x40>
 8001caa:	2000      	movs	r0, #0
 8001cac:	e7ed      	b.n	8001c8a <__eqdf2+0x5a>
 8001cae:	46c0      	nop			; (mov r8, r8)
 8001cb0:	000007ff 	.word	0x000007ff

08001cb4 <__gedf2>:
 8001cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cb6:	4647      	mov	r7, r8
 8001cb8:	46ce      	mov	lr, r9
 8001cba:	0004      	movs	r4, r0
 8001cbc:	0018      	movs	r0, r3
 8001cbe:	0016      	movs	r6, r2
 8001cc0:	031b      	lsls	r3, r3, #12
 8001cc2:	0b1b      	lsrs	r3, r3, #12
 8001cc4:	4d2d      	ldr	r5, [pc, #180]	; (8001d7c <__gedf2+0xc8>)
 8001cc6:	004a      	lsls	r2, r1, #1
 8001cc8:	4699      	mov	r9, r3
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	0043      	lsls	r3, r0, #1
 8001cce:	030f      	lsls	r7, r1, #12
 8001cd0:	46a4      	mov	ip, r4
 8001cd2:	46b0      	mov	r8, r6
 8001cd4:	0b3f      	lsrs	r7, r7, #12
 8001cd6:	0d52      	lsrs	r2, r2, #21
 8001cd8:	0fc9      	lsrs	r1, r1, #31
 8001cda:	0d5b      	lsrs	r3, r3, #21
 8001cdc:	0fc0      	lsrs	r0, r0, #31
 8001cde:	42aa      	cmp	r2, r5
 8001ce0:	d021      	beq.n	8001d26 <__gedf2+0x72>
 8001ce2:	42ab      	cmp	r3, r5
 8001ce4:	d013      	beq.n	8001d0e <__gedf2+0x5a>
 8001ce6:	2a00      	cmp	r2, #0
 8001ce8:	d122      	bne.n	8001d30 <__gedf2+0x7c>
 8001cea:	433c      	orrs	r4, r7
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d102      	bne.n	8001cf6 <__gedf2+0x42>
 8001cf0:	464d      	mov	r5, r9
 8001cf2:	432e      	orrs	r6, r5
 8001cf4:	d022      	beq.n	8001d3c <__gedf2+0x88>
 8001cf6:	2c00      	cmp	r4, #0
 8001cf8:	d010      	beq.n	8001d1c <__gedf2+0x68>
 8001cfa:	4281      	cmp	r1, r0
 8001cfc:	d022      	beq.n	8001d44 <__gedf2+0x90>
 8001cfe:	2002      	movs	r0, #2
 8001d00:	3901      	subs	r1, #1
 8001d02:	4008      	ands	r0, r1
 8001d04:	3801      	subs	r0, #1
 8001d06:	bcc0      	pop	{r6, r7}
 8001d08:	46b9      	mov	r9, r7
 8001d0a:	46b0      	mov	r8, r6
 8001d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d0e:	464d      	mov	r5, r9
 8001d10:	432e      	orrs	r6, r5
 8001d12:	d129      	bne.n	8001d68 <__gedf2+0xb4>
 8001d14:	2a00      	cmp	r2, #0
 8001d16:	d1f0      	bne.n	8001cfa <__gedf2+0x46>
 8001d18:	433c      	orrs	r4, r7
 8001d1a:	d1ee      	bne.n	8001cfa <__gedf2+0x46>
 8001d1c:	2800      	cmp	r0, #0
 8001d1e:	d1f2      	bne.n	8001d06 <__gedf2+0x52>
 8001d20:	2001      	movs	r0, #1
 8001d22:	4240      	negs	r0, r0
 8001d24:	e7ef      	b.n	8001d06 <__gedf2+0x52>
 8001d26:	003d      	movs	r5, r7
 8001d28:	4325      	orrs	r5, r4
 8001d2a:	d11d      	bne.n	8001d68 <__gedf2+0xb4>
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d0ee      	beq.n	8001d0e <__gedf2+0x5a>
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d1e2      	bne.n	8001cfa <__gedf2+0x46>
 8001d34:	464c      	mov	r4, r9
 8001d36:	4326      	orrs	r6, r4
 8001d38:	d1df      	bne.n	8001cfa <__gedf2+0x46>
 8001d3a:	e7e0      	b.n	8001cfe <__gedf2+0x4a>
 8001d3c:	2000      	movs	r0, #0
 8001d3e:	2c00      	cmp	r4, #0
 8001d40:	d0e1      	beq.n	8001d06 <__gedf2+0x52>
 8001d42:	e7dc      	b.n	8001cfe <__gedf2+0x4a>
 8001d44:	429a      	cmp	r2, r3
 8001d46:	dc0a      	bgt.n	8001d5e <__gedf2+0xaa>
 8001d48:	dbe8      	blt.n	8001d1c <__gedf2+0x68>
 8001d4a:	454f      	cmp	r7, r9
 8001d4c:	d8d7      	bhi.n	8001cfe <__gedf2+0x4a>
 8001d4e:	d00e      	beq.n	8001d6e <__gedf2+0xba>
 8001d50:	2000      	movs	r0, #0
 8001d52:	454f      	cmp	r7, r9
 8001d54:	d2d7      	bcs.n	8001d06 <__gedf2+0x52>
 8001d56:	2900      	cmp	r1, #0
 8001d58:	d0e2      	beq.n	8001d20 <__gedf2+0x6c>
 8001d5a:	0008      	movs	r0, r1
 8001d5c:	e7d3      	b.n	8001d06 <__gedf2+0x52>
 8001d5e:	4243      	negs	r3, r0
 8001d60:	4158      	adcs	r0, r3
 8001d62:	0040      	lsls	r0, r0, #1
 8001d64:	3801      	subs	r0, #1
 8001d66:	e7ce      	b.n	8001d06 <__gedf2+0x52>
 8001d68:	2002      	movs	r0, #2
 8001d6a:	4240      	negs	r0, r0
 8001d6c:	e7cb      	b.n	8001d06 <__gedf2+0x52>
 8001d6e:	45c4      	cmp	ip, r8
 8001d70:	d8c5      	bhi.n	8001cfe <__gedf2+0x4a>
 8001d72:	2000      	movs	r0, #0
 8001d74:	45c4      	cmp	ip, r8
 8001d76:	d2c6      	bcs.n	8001d06 <__gedf2+0x52>
 8001d78:	e7ed      	b.n	8001d56 <__gedf2+0xa2>
 8001d7a:	46c0      	nop			; (mov r8, r8)
 8001d7c:	000007ff 	.word	0x000007ff

08001d80 <__ledf2>:
 8001d80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d82:	4647      	mov	r7, r8
 8001d84:	46ce      	mov	lr, r9
 8001d86:	0004      	movs	r4, r0
 8001d88:	0018      	movs	r0, r3
 8001d8a:	0016      	movs	r6, r2
 8001d8c:	031b      	lsls	r3, r3, #12
 8001d8e:	0b1b      	lsrs	r3, r3, #12
 8001d90:	4d2c      	ldr	r5, [pc, #176]	; (8001e44 <__ledf2+0xc4>)
 8001d92:	004a      	lsls	r2, r1, #1
 8001d94:	4699      	mov	r9, r3
 8001d96:	b580      	push	{r7, lr}
 8001d98:	0043      	lsls	r3, r0, #1
 8001d9a:	030f      	lsls	r7, r1, #12
 8001d9c:	46a4      	mov	ip, r4
 8001d9e:	46b0      	mov	r8, r6
 8001da0:	0b3f      	lsrs	r7, r7, #12
 8001da2:	0d52      	lsrs	r2, r2, #21
 8001da4:	0fc9      	lsrs	r1, r1, #31
 8001da6:	0d5b      	lsrs	r3, r3, #21
 8001da8:	0fc0      	lsrs	r0, r0, #31
 8001daa:	42aa      	cmp	r2, r5
 8001dac:	d00d      	beq.n	8001dca <__ledf2+0x4a>
 8001dae:	42ab      	cmp	r3, r5
 8001db0:	d010      	beq.n	8001dd4 <__ledf2+0x54>
 8001db2:	2a00      	cmp	r2, #0
 8001db4:	d127      	bne.n	8001e06 <__ledf2+0x86>
 8001db6:	433c      	orrs	r4, r7
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d111      	bne.n	8001de0 <__ledf2+0x60>
 8001dbc:	464d      	mov	r5, r9
 8001dbe:	432e      	orrs	r6, r5
 8001dc0:	d10e      	bne.n	8001de0 <__ledf2+0x60>
 8001dc2:	2000      	movs	r0, #0
 8001dc4:	2c00      	cmp	r4, #0
 8001dc6:	d015      	beq.n	8001df4 <__ledf2+0x74>
 8001dc8:	e00e      	b.n	8001de8 <__ledf2+0x68>
 8001dca:	003d      	movs	r5, r7
 8001dcc:	4325      	orrs	r5, r4
 8001dce:	d110      	bne.n	8001df2 <__ledf2+0x72>
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d118      	bne.n	8001e06 <__ledf2+0x86>
 8001dd4:	464d      	mov	r5, r9
 8001dd6:	432e      	orrs	r6, r5
 8001dd8:	d10b      	bne.n	8001df2 <__ledf2+0x72>
 8001dda:	2a00      	cmp	r2, #0
 8001ddc:	d102      	bne.n	8001de4 <__ledf2+0x64>
 8001dde:	433c      	orrs	r4, r7
 8001de0:	2c00      	cmp	r4, #0
 8001de2:	d00b      	beq.n	8001dfc <__ledf2+0x7c>
 8001de4:	4281      	cmp	r1, r0
 8001de6:	d014      	beq.n	8001e12 <__ledf2+0x92>
 8001de8:	2002      	movs	r0, #2
 8001dea:	3901      	subs	r1, #1
 8001dec:	4008      	ands	r0, r1
 8001dee:	3801      	subs	r0, #1
 8001df0:	e000      	b.n	8001df4 <__ledf2+0x74>
 8001df2:	2002      	movs	r0, #2
 8001df4:	bcc0      	pop	{r6, r7}
 8001df6:	46b9      	mov	r9, r7
 8001df8:	46b0      	mov	r8, r6
 8001dfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dfc:	2800      	cmp	r0, #0
 8001dfe:	d1f9      	bne.n	8001df4 <__ledf2+0x74>
 8001e00:	2001      	movs	r0, #1
 8001e02:	4240      	negs	r0, r0
 8001e04:	e7f6      	b.n	8001df4 <__ledf2+0x74>
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d1ec      	bne.n	8001de4 <__ledf2+0x64>
 8001e0a:	464c      	mov	r4, r9
 8001e0c:	4326      	orrs	r6, r4
 8001e0e:	d1e9      	bne.n	8001de4 <__ledf2+0x64>
 8001e10:	e7ea      	b.n	8001de8 <__ledf2+0x68>
 8001e12:	429a      	cmp	r2, r3
 8001e14:	dd04      	ble.n	8001e20 <__ledf2+0xa0>
 8001e16:	4243      	negs	r3, r0
 8001e18:	4158      	adcs	r0, r3
 8001e1a:	0040      	lsls	r0, r0, #1
 8001e1c:	3801      	subs	r0, #1
 8001e1e:	e7e9      	b.n	8001df4 <__ledf2+0x74>
 8001e20:	429a      	cmp	r2, r3
 8001e22:	dbeb      	blt.n	8001dfc <__ledf2+0x7c>
 8001e24:	454f      	cmp	r7, r9
 8001e26:	d8df      	bhi.n	8001de8 <__ledf2+0x68>
 8001e28:	d006      	beq.n	8001e38 <__ledf2+0xb8>
 8001e2a:	2000      	movs	r0, #0
 8001e2c:	454f      	cmp	r7, r9
 8001e2e:	d2e1      	bcs.n	8001df4 <__ledf2+0x74>
 8001e30:	2900      	cmp	r1, #0
 8001e32:	d0e5      	beq.n	8001e00 <__ledf2+0x80>
 8001e34:	0008      	movs	r0, r1
 8001e36:	e7dd      	b.n	8001df4 <__ledf2+0x74>
 8001e38:	45c4      	cmp	ip, r8
 8001e3a:	d8d5      	bhi.n	8001de8 <__ledf2+0x68>
 8001e3c:	2000      	movs	r0, #0
 8001e3e:	45c4      	cmp	ip, r8
 8001e40:	d2d8      	bcs.n	8001df4 <__ledf2+0x74>
 8001e42:	e7f5      	b.n	8001e30 <__ledf2+0xb0>
 8001e44:	000007ff 	.word	0x000007ff

08001e48 <__aeabi_dmul>:
 8001e48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e4a:	4657      	mov	r7, sl
 8001e4c:	464e      	mov	r6, r9
 8001e4e:	4645      	mov	r5, r8
 8001e50:	46de      	mov	lr, fp
 8001e52:	b5e0      	push	{r5, r6, r7, lr}
 8001e54:	4698      	mov	r8, r3
 8001e56:	030c      	lsls	r4, r1, #12
 8001e58:	004b      	lsls	r3, r1, #1
 8001e5a:	0006      	movs	r6, r0
 8001e5c:	4692      	mov	sl, r2
 8001e5e:	b087      	sub	sp, #28
 8001e60:	0b24      	lsrs	r4, r4, #12
 8001e62:	0d5b      	lsrs	r3, r3, #21
 8001e64:	0fcf      	lsrs	r7, r1, #31
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d100      	bne.n	8001e6c <__aeabi_dmul+0x24>
 8001e6a:	e15c      	b.n	8002126 <__aeabi_dmul+0x2de>
 8001e6c:	4ad9      	ldr	r2, [pc, #868]	; (80021d4 <__aeabi_dmul+0x38c>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d100      	bne.n	8001e74 <__aeabi_dmul+0x2c>
 8001e72:	e175      	b.n	8002160 <__aeabi_dmul+0x318>
 8001e74:	0f42      	lsrs	r2, r0, #29
 8001e76:	00e4      	lsls	r4, r4, #3
 8001e78:	4314      	orrs	r4, r2
 8001e7a:	2280      	movs	r2, #128	; 0x80
 8001e7c:	0412      	lsls	r2, r2, #16
 8001e7e:	4314      	orrs	r4, r2
 8001e80:	4ad5      	ldr	r2, [pc, #852]	; (80021d8 <__aeabi_dmul+0x390>)
 8001e82:	00c5      	lsls	r5, r0, #3
 8001e84:	4694      	mov	ip, r2
 8001e86:	4463      	add	r3, ip
 8001e88:	9300      	str	r3, [sp, #0]
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	4699      	mov	r9, r3
 8001e8e:	469b      	mov	fp, r3
 8001e90:	4643      	mov	r3, r8
 8001e92:	4642      	mov	r2, r8
 8001e94:	031e      	lsls	r6, r3, #12
 8001e96:	0fd2      	lsrs	r2, r2, #31
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	4650      	mov	r0, sl
 8001e9c:	4690      	mov	r8, r2
 8001e9e:	0b36      	lsrs	r6, r6, #12
 8001ea0:	0d5b      	lsrs	r3, r3, #21
 8001ea2:	d100      	bne.n	8001ea6 <__aeabi_dmul+0x5e>
 8001ea4:	e120      	b.n	80020e8 <__aeabi_dmul+0x2a0>
 8001ea6:	4acb      	ldr	r2, [pc, #812]	; (80021d4 <__aeabi_dmul+0x38c>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d100      	bne.n	8001eae <__aeabi_dmul+0x66>
 8001eac:	e162      	b.n	8002174 <__aeabi_dmul+0x32c>
 8001eae:	49ca      	ldr	r1, [pc, #808]	; (80021d8 <__aeabi_dmul+0x390>)
 8001eb0:	0f42      	lsrs	r2, r0, #29
 8001eb2:	468c      	mov	ip, r1
 8001eb4:	9900      	ldr	r1, [sp, #0]
 8001eb6:	4463      	add	r3, ip
 8001eb8:	00f6      	lsls	r6, r6, #3
 8001eba:	468c      	mov	ip, r1
 8001ebc:	4316      	orrs	r6, r2
 8001ebe:	2280      	movs	r2, #128	; 0x80
 8001ec0:	449c      	add	ip, r3
 8001ec2:	0412      	lsls	r2, r2, #16
 8001ec4:	4663      	mov	r3, ip
 8001ec6:	4316      	orrs	r6, r2
 8001ec8:	00c2      	lsls	r2, r0, #3
 8001eca:	2000      	movs	r0, #0
 8001ecc:	9300      	str	r3, [sp, #0]
 8001ece:	9900      	ldr	r1, [sp, #0]
 8001ed0:	4643      	mov	r3, r8
 8001ed2:	3101      	adds	r1, #1
 8001ed4:	468c      	mov	ip, r1
 8001ed6:	4649      	mov	r1, r9
 8001ed8:	407b      	eors	r3, r7
 8001eda:	9301      	str	r3, [sp, #4]
 8001edc:	290f      	cmp	r1, #15
 8001ede:	d826      	bhi.n	8001f2e <__aeabi_dmul+0xe6>
 8001ee0:	4bbe      	ldr	r3, [pc, #760]	; (80021dc <__aeabi_dmul+0x394>)
 8001ee2:	0089      	lsls	r1, r1, #2
 8001ee4:	5859      	ldr	r1, [r3, r1]
 8001ee6:	468f      	mov	pc, r1
 8001ee8:	4643      	mov	r3, r8
 8001eea:	9301      	str	r3, [sp, #4]
 8001eec:	0034      	movs	r4, r6
 8001eee:	0015      	movs	r5, r2
 8001ef0:	4683      	mov	fp, r0
 8001ef2:	465b      	mov	r3, fp
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d016      	beq.n	8001f26 <__aeabi_dmul+0xde>
 8001ef8:	2b03      	cmp	r3, #3
 8001efa:	d100      	bne.n	8001efe <__aeabi_dmul+0xb6>
 8001efc:	e203      	b.n	8002306 <__aeabi_dmul+0x4be>
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d000      	beq.n	8001f04 <__aeabi_dmul+0xbc>
 8001f02:	e0cd      	b.n	80020a0 <__aeabi_dmul+0x258>
 8001f04:	2200      	movs	r2, #0
 8001f06:	2400      	movs	r4, #0
 8001f08:	2500      	movs	r5, #0
 8001f0a:	9b01      	ldr	r3, [sp, #4]
 8001f0c:	0512      	lsls	r2, r2, #20
 8001f0e:	4322      	orrs	r2, r4
 8001f10:	07db      	lsls	r3, r3, #31
 8001f12:	431a      	orrs	r2, r3
 8001f14:	0028      	movs	r0, r5
 8001f16:	0011      	movs	r1, r2
 8001f18:	b007      	add	sp, #28
 8001f1a:	bcf0      	pop	{r4, r5, r6, r7}
 8001f1c:	46bb      	mov	fp, r7
 8001f1e:	46b2      	mov	sl, r6
 8001f20:	46a9      	mov	r9, r5
 8001f22:	46a0      	mov	r8, r4
 8001f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f26:	2400      	movs	r4, #0
 8001f28:	2500      	movs	r5, #0
 8001f2a:	4aaa      	ldr	r2, [pc, #680]	; (80021d4 <__aeabi_dmul+0x38c>)
 8001f2c:	e7ed      	b.n	8001f0a <__aeabi_dmul+0xc2>
 8001f2e:	0c28      	lsrs	r0, r5, #16
 8001f30:	042d      	lsls	r5, r5, #16
 8001f32:	0c2d      	lsrs	r5, r5, #16
 8001f34:	002b      	movs	r3, r5
 8001f36:	0c11      	lsrs	r1, r2, #16
 8001f38:	0412      	lsls	r2, r2, #16
 8001f3a:	0c12      	lsrs	r2, r2, #16
 8001f3c:	4353      	muls	r3, r2
 8001f3e:	4698      	mov	r8, r3
 8001f40:	0013      	movs	r3, r2
 8001f42:	002f      	movs	r7, r5
 8001f44:	4343      	muls	r3, r0
 8001f46:	4699      	mov	r9, r3
 8001f48:	434f      	muls	r7, r1
 8001f4a:	444f      	add	r7, r9
 8001f4c:	46bb      	mov	fp, r7
 8001f4e:	4647      	mov	r7, r8
 8001f50:	000b      	movs	r3, r1
 8001f52:	0c3f      	lsrs	r7, r7, #16
 8001f54:	46ba      	mov	sl, r7
 8001f56:	4343      	muls	r3, r0
 8001f58:	44da      	add	sl, fp
 8001f5a:	9302      	str	r3, [sp, #8]
 8001f5c:	45d1      	cmp	r9, sl
 8001f5e:	d904      	bls.n	8001f6a <__aeabi_dmul+0x122>
 8001f60:	2780      	movs	r7, #128	; 0x80
 8001f62:	027f      	lsls	r7, r7, #9
 8001f64:	46b9      	mov	r9, r7
 8001f66:	444b      	add	r3, r9
 8001f68:	9302      	str	r3, [sp, #8]
 8001f6a:	4653      	mov	r3, sl
 8001f6c:	0c1b      	lsrs	r3, r3, #16
 8001f6e:	469b      	mov	fp, r3
 8001f70:	4653      	mov	r3, sl
 8001f72:	041f      	lsls	r7, r3, #16
 8001f74:	4643      	mov	r3, r8
 8001f76:	041b      	lsls	r3, r3, #16
 8001f78:	0c1b      	lsrs	r3, r3, #16
 8001f7a:	4698      	mov	r8, r3
 8001f7c:	003b      	movs	r3, r7
 8001f7e:	4443      	add	r3, r8
 8001f80:	9304      	str	r3, [sp, #16]
 8001f82:	0c33      	lsrs	r3, r6, #16
 8001f84:	0436      	lsls	r6, r6, #16
 8001f86:	0c36      	lsrs	r6, r6, #16
 8001f88:	4698      	mov	r8, r3
 8001f8a:	0033      	movs	r3, r6
 8001f8c:	4343      	muls	r3, r0
 8001f8e:	4699      	mov	r9, r3
 8001f90:	4643      	mov	r3, r8
 8001f92:	4343      	muls	r3, r0
 8001f94:	002f      	movs	r7, r5
 8001f96:	469a      	mov	sl, r3
 8001f98:	4643      	mov	r3, r8
 8001f9a:	4377      	muls	r7, r6
 8001f9c:	435d      	muls	r5, r3
 8001f9e:	0c38      	lsrs	r0, r7, #16
 8001fa0:	444d      	add	r5, r9
 8001fa2:	1945      	adds	r5, r0, r5
 8001fa4:	45a9      	cmp	r9, r5
 8001fa6:	d903      	bls.n	8001fb0 <__aeabi_dmul+0x168>
 8001fa8:	2380      	movs	r3, #128	; 0x80
 8001faa:	025b      	lsls	r3, r3, #9
 8001fac:	4699      	mov	r9, r3
 8001fae:	44ca      	add	sl, r9
 8001fb0:	043f      	lsls	r7, r7, #16
 8001fb2:	0c28      	lsrs	r0, r5, #16
 8001fb4:	0c3f      	lsrs	r7, r7, #16
 8001fb6:	042d      	lsls	r5, r5, #16
 8001fb8:	19ed      	adds	r5, r5, r7
 8001fba:	0c27      	lsrs	r7, r4, #16
 8001fbc:	0424      	lsls	r4, r4, #16
 8001fbe:	0c24      	lsrs	r4, r4, #16
 8001fc0:	0003      	movs	r3, r0
 8001fc2:	0020      	movs	r0, r4
 8001fc4:	4350      	muls	r0, r2
 8001fc6:	437a      	muls	r2, r7
 8001fc8:	4691      	mov	r9, r2
 8001fca:	003a      	movs	r2, r7
 8001fcc:	4453      	add	r3, sl
 8001fce:	9305      	str	r3, [sp, #20]
 8001fd0:	0c03      	lsrs	r3, r0, #16
 8001fd2:	469a      	mov	sl, r3
 8001fd4:	434a      	muls	r2, r1
 8001fd6:	4361      	muls	r1, r4
 8001fd8:	4449      	add	r1, r9
 8001fda:	4451      	add	r1, sl
 8001fdc:	44ab      	add	fp, r5
 8001fde:	4589      	cmp	r9, r1
 8001fe0:	d903      	bls.n	8001fea <__aeabi_dmul+0x1a2>
 8001fe2:	2380      	movs	r3, #128	; 0x80
 8001fe4:	025b      	lsls	r3, r3, #9
 8001fe6:	4699      	mov	r9, r3
 8001fe8:	444a      	add	r2, r9
 8001fea:	0400      	lsls	r0, r0, #16
 8001fec:	0c0b      	lsrs	r3, r1, #16
 8001fee:	0c00      	lsrs	r0, r0, #16
 8001ff0:	0409      	lsls	r1, r1, #16
 8001ff2:	1809      	adds	r1, r1, r0
 8001ff4:	0020      	movs	r0, r4
 8001ff6:	4699      	mov	r9, r3
 8001ff8:	4643      	mov	r3, r8
 8001ffa:	4370      	muls	r0, r6
 8001ffc:	435c      	muls	r4, r3
 8001ffe:	437e      	muls	r6, r7
 8002000:	435f      	muls	r7, r3
 8002002:	0c03      	lsrs	r3, r0, #16
 8002004:	4698      	mov	r8, r3
 8002006:	19a4      	adds	r4, r4, r6
 8002008:	4444      	add	r4, r8
 800200a:	444a      	add	r2, r9
 800200c:	9703      	str	r7, [sp, #12]
 800200e:	42a6      	cmp	r6, r4
 8002010:	d904      	bls.n	800201c <__aeabi_dmul+0x1d4>
 8002012:	2380      	movs	r3, #128	; 0x80
 8002014:	025b      	lsls	r3, r3, #9
 8002016:	4698      	mov	r8, r3
 8002018:	4447      	add	r7, r8
 800201a:	9703      	str	r7, [sp, #12]
 800201c:	0423      	lsls	r3, r4, #16
 800201e:	9e02      	ldr	r6, [sp, #8]
 8002020:	469a      	mov	sl, r3
 8002022:	9b05      	ldr	r3, [sp, #20]
 8002024:	445e      	add	r6, fp
 8002026:	4698      	mov	r8, r3
 8002028:	42ae      	cmp	r6, r5
 800202a:	41ad      	sbcs	r5, r5
 800202c:	1876      	adds	r6, r6, r1
 800202e:	428e      	cmp	r6, r1
 8002030:	4189      	sbcs	r1, r1
 8002032:	0400      	lsls	r0, r0, #16
 8002034:	0c00      	lsrs	r0, r0, #16
 8002036:	4450      	add	r0, sl
 8002038:	4440      	add	r0, r8
 800203a:	426d      	negs	r5, r5
 800203c:	1947      	adds	r7, r0, r5
 800203e:	46b8      	mov	r8, r7
 8002040:	4693      	mov	fp, r2
 8002042:	4249      	negs	r1, r1
 8002044:	4689      	mov	r9, r1
 8002046:	44c3      	add	fp, r8
 8002048:	44d9      	add	r9, fp
 800204a:	4298      	cmp	r0, r3
 800204c:	4180      	sbcs	r0, r0
 800204e:	45a8      	cmp	r8, r5
 8002050:	41ad      	sbcs	r5, r5
 8002052:	4593      	cmp	fp, r2
 8002054:	4192      	sbcs	r2, r2
 8002056:	4589      	cmp	r9, r1
 8002058:	4189      	sbcs	r1, r1
 800205a:	426d      	negs	r5, r5
 800205c:	4240      	negs	r0, r0
 800205e:	4328      	orrs	r0, r5
 8002060:	0c24      	lsrs	r4, r4, #16
 8002062:	4252      	negs	r2, r2
 8002064:	4249      	negs	r1, r1
 8002066:	430a      	orrs	r2, r1
 8002068:	9b03      	ldr	r3, [sp, #12]
 800206a:	1900      	adds	r0, r0, r4
 800206c:	1880      	adds	r0, r0, r2
 800206e:	18c7      	adds	r7, r0, r3
 8002070:	464b      	mov	r3, r9
 8002072:	0ddc      	lsrs	r4, r3, #23
 8002074:	9b04      	ldr	r3, [sp, #16]
 8002076:	0275      	lsls	r5, r6, #9
 8002078:	431d      	orrs	r5, r3
 800207a:	1e6a      	subs	r2, r5, #1
 800207c:	4195      	sbcs	r5, r2
 800207e:	464b      	mov	r3, r9
 8002080:	0df6      	lsrs	r6, r6, #23
 8002082:	027f      	lsls	r7, r7, #9
 8002084:	4335      	orrs	r5, r6
 8002086:	025a      	lsls	r2, r3, #9
 8002088:	433c      	orrs	r4, r7
 800208a:	4315      	orrs	r5, r2
 800208c:	01fb      	lsls	r3, r7, #7
 800208e:	d400      	bmi.n	8002092 <__aeabi_dmul+0x24a>
 8002090:	e11c      	b.n	80022cc <__aeabi_dmul+0x484>
 8002092:	2101      	movs	r1, #1
 8002094:	086a      	lsrs	r2, r5, #1
 8002096:	400d      	ands	r5, r1
 8002098:	4315      	orrs	r5, r2
 800209a:	07e2      	lsls	r2, r4, #31
 800209c:	4315      	orrs	r5, r2
 800209e:	0864      	lsrs	r4, r4, #1
 80020a0:	494f      	ldr	r1, [pc, #316]	; (80021e0 <__aeabi_dmul+0x398>)
 80020a2:	4461      	add	r1, ip
 80020a4:	2900      	cmp	r1, #0
 80020a6:	dc00      	bgt.n	80020aa <__aeabi_dmul+0x262>
 80020a8:	e0b0      	b.n	800220c <__aeabi_dmul+0x3c4>
 80020aa:	076b      	lsls	r3, r5, #29
 80020ac:	d009      	beq.n	80020c2 <__aeabi_dmul+0x27a>
 80020ae:	220f      	movs	r2, #15
 80020b0:	402a      	ands	r2, r5
 80020b2:	2a04      	cmp	r2, #4
 80020b4:	d005      	beq.n	80020c2 <__aeabi_dmul+0x27a>
 80020b6:	1d2a      	adds	r2, r5, #4
 80020b8:	42aa      	cmp	r2, r5
 80020ba:	41ad      	sbcs	r5, r5
 80020bc:	426d      	negs	r5, r5
 80020be:	1964      	adds	r4, r4, r5
 80020c0:	0015      	movs	r5, r2
 80020c2:	01e3      	lsls	r3, r4, #7
 80020c4:	d504      	bpl.n	80020d0 <__aeabi_dmul+0x288>
 80020c6:	2180      	movs	r1, #128	; 0x80
 80020c8:	4a46      	ldr	r2, [pc, #280]	; (80021e4 <__aeabi_dmul+0x39c>)
 80020ca:	00c9      	lsls	r1, r1, #3
 80020cc:	4014      	ands	r4, r2
 80020ce:	4461      	add	r1, ip
 80020d0:	4a45      	ldr	r2, [pc, #276]	; (80021e8 <__aeabi_dmul+0x3a0>)
 80020d2:	4291      	cmp	r1, r2
 80020d4:	dd00      	ble.n	80020d8 <__aeabi_dmul+0x290>
 80020d6:	e726      	b.n	8001f26 <__aeabi_dmul+0xde>
 80020d8:	0762      	lsls	r2, r4, #29
 80020da:	08ed      	lsrs	r5, r5, #3
 80020dc:	0264      	lsls	r4, r4, #9
 80020de:	0549      	lsls	r1, r1, #21
 80020e0:	4315      	orrs	r5, r2
 80020e2:	0b24      	lsrs	r4, r4, #12
 80020e4:	0d4a      	lsrs	r2, r1, #21
 80020e6:	e710      	b.n	8001f0a <__aeabi_dmul+0xc2>
 80020e8:	4652      	mov	r2, sl
 80020ea:	4332      	orrs	r2, r6
 80020ec:	d100      	bne.n	80020f0 <__aeabi_dmul+0x2a8>
 80020ee:	e07f      	b.n	80021f0 <__aeabi_dmul+0x3a8>
 80020f0:	2e00      	cmp	r6, #0
 80020f2:	d100      	bne.n	80020f6 <__aeabi_dmul+0x2ae>
 80020f4:	e0dc      	b.n	80022b0 <__aeabi_dmul+0x468>
 80020f6:	0030      	movs	r0, r6
 80020f8:	f000 fdd6 	bl	8002ca8 <__clzsi2>
 80020fc:	0002      	movs	r2, r0
 80020fe:	3a0b      	subs	r2, #11
 8002100:	231d      	movs	r3, #29
 8002102:	0001      	movs	r1, r0
 8002104:	1a9b      	subs	r3, r3, r2
 8002106:	4652      	mov	r2, sl
 8002108:	3908      	subs	r1, #8
 800210a:	40da      	lsrs	r2, r3
 800210c:	408e      	lsls	r6, r1
 800210e:	4316      	orrs	r6, r2
 8002110:	4652      	mov	r2, sl
 8002112:	408a      	lsls	r2, r1
 8002114:	9b00      	ldr	r3, [sp, #0]
 8002116:	4935      	ldr	r1, [pc, #212]	; (80021ec <__aeabi_dmul+0x3a4>)
 8002118:	1a18      	subs	r0, r3, r0
 800211a:	0003      	movs	r3, r0
 800211c:	468c      	mov	ip, r1
 800211e:	4463      	add	r3, ip
 8002120:	2000      	movs	r0, #0
 8002122:	9300      	str	r3, [sp, #0]
 8002124:	e6d3      	b.n	8001ece <__aeabi_dmul+0x86>
 8002126:	0025      	movs	r5, r4
 8002128:	4305      	orrs	r5, r0
 800212a:	d04a      	beq.n	80021c2 <__aeabi_dmul+0x37a>
 800212c:	2c00      	cmp	r4, #0
 800212e:	d100      	bne.n	8002132 <__aeabi_dmul+0x2ea>
 8002130:	e0b0      	b.n	8002294 <__aeabi_dmul+0x44c>
 8002132:	0020      	movs	r0, r4
 8002134:	f000 fdb8 	bl	8002ca8 <__clzsi2>
 8002138:	0001      	movs	r1, r0
 800213a:	0002      	movs	r2, r0
 800213c:	390b      	subs	r1, #11
 800213e:	231d      	movs	r3, #29
 8002140:	0010      	movs	r0, r2
 8002142:	1a5b      	subs	r3, r3, r1
 8002144:	0031      	movs	r1, r6
 8002146:	0035      	movs	r5, r6
 8002148:	3808      	subs	r0, #8
 800214a:	4084      	lsls	r4, r0
 800214c:	40d9      	lsrs	r1, r3
 800214e:	4085      	lsls	r5, r0
 8002150:	430c      	orrs	r4, r1
 8002152:	4826      	ldr	r0, [pc, #152]	; (80021ec <__aeabi_dmul+0x3a4>)
 8002154:	1a83      	subs	r3, r0, r2
 8002156:	9300      	str	r3, [sp, #0]
 8002158:	2300      	movs	r3, #0
 800215a:	4699      	mov	r9, r3
 800215c:	469b      	mov	fp, r3
 800215e:	e697      	b.n	8001e90 <__aeabi_dmul+0x48>
 8002160:	0005      	movs	r5, r0
 8002162:	4325      	orrs	r5, r4
 8002164:	d126      	bne.n	80021b4 <__aeabi_dmul+0x36c>
 8002166:	2208      	movs	r2, #8
 8002168:	9300      	str	r3, [sp, #0]
 800216a:	2302      	movs	r3, #2
 800216c:	2400      	movs	r4, #0
 800216e:	4691      	mov	r9, r2
 8002170:	469b      	mov	fp, r3
 8002172:	e68d      	b.n	8001e90 <__aeabi_dmul+0x48>
 8002174:	4652      	mov	r2, sl
 8002176:	9b00      	ldr	r3, [sp, #0]
 8002178:	4332      	orrs	r2, r6
 800217a:	d110      	bne.n	800219e <__aeabi_dmul+0x356>
 800217c:	4915      	ldr	r1, [pc, #84]	; (80021d4 <__aeabi_dmul+0x38c>)
 800217e:	2600      	movs	r6, #0
 8002180:	468c      	mov	ip, r1
 8002182:	4463      	add	r3, ip
 8002184:	4649      	mov	r1, r9
 8002186:	9300      	str	r3, [sp, #0]
 8002188:	2302      	movs	r3, #2
 800218a:	4319      	orrs	r1, r3
 800218c:	4689      	mov	r9, r1
 800218e:	2002      	movs	r0, #2
 8002190:	e69d      	b.n	8001ece <__aeabi_dmul+0x86>
 8002192:	465b      	mov	r3, fp
 8002194:	9701      	str	r7, [sp, #4]
 8002196:	2b02      	cmp	r3, #2
 8002198:	d000      	beq.n	800219c <__aeabi_dmul+0x354>
 800219a:	e6ad      	b.n	8001ef8 <__aeabi_dmul+0xb0>
 800219c:	e6c3      	b.n	8001f26 <__aeabi_dmul+0xde>
 800219e:	4a0d      	ldr	r2, [pc, #52]	; (80021d4 <__aeabi_dmul+0x38c>)
 80021a0:	2003      	movs	r0, #3
 80021a2:	4694      	mov	ip, r2
 80021a4:	4463      	add	r3, ip
 80021a6:	464a      	mov	r2, r9
 80021a8:	9300      	str	r3, [sp, #0]
 80021aa:	2303      	movs	r3, #3
 80021ac:	431a      	orrs	r2, r3
 80021ae:	4691      	mov	r9, r2
 80021b0:	4652      	mov	r2, sl
 80021b2:	e68c      	b.n	8001ece <__aeabi_dmul+0x86>
 80021b4:	220c      	movs	r2, #12
 80021b6:	9300      	str	r3, [sp, #0]
 80021b8:	2303      	movs	r3, #3
 80021ba:	0005      	movs	r5, r0
 80021bc:	4691      	mov	r9, r2
 80021be:	469b      	mov	fp, r3
 80021c0:	e666      	b.n	8001e90 <__aeabi_dmul+0x48>
 80021c2:	2304      	movs	r3, #4
 80021c4:	4699      	mov	r9, r3
 80021c6:	2300      	movs	r3, #0
 80021c8:	9300      	str	r3, [sp, #0]
 80021ca:	3301      	adds	r3, #1
 80021cc:	2400      	movs	r4, #0
 80021ce:	469b      	mov	fp, r3
 80021d0:	e65e      	b.n	8001e90 <__aeabi_dmul+0x48>
 80021d2:	46c0      	nop			; (mov r8, r8)
 80021d4:	000007ff 	.word	0x000007ff
 80021d8:	fffffc01 	.word	0xfffffc01
 80021dc:	0800b598 	.word	0x0800b598
 80021e0:	000003ff 	.word	0x000003ff
 80021e4:	feffffff 	.word	0xfeffffff
 80021e8:	000007fe 	.word	0x000007fe
 80021ec:	fffffc0d 	.word	0xfffffc0d
 80021f0:	4649      	mov	r1, r9
 80021f2:	2301      	movs	r3, #1
 80021f4:	4319      	orrs	r1, r3
 80021f6:	4689      	mov	r9, r1
 80021f8:	2600      	movs	r6, #0
 80021fa:	2001      	movs	r0, #1
 80021fc:	e667      	b.n	8001ece <__aeabi_dmul+0x86>
 80021fe:	2300      	movs	r3, #0
 8002200:	2480      	movs	r4, #128	; 0x80
 8002202:	2500      	movs	r5, #0
 8002204:	4a43      	ldr	r2, [pc, #268]	; (8002314 <__aeabi_dmul+0x4cc>)
 8002206:	9301      	str	r3, [sp, #4]
 8002208:	0324      	lsls	r4, r4, #12
 800220a:	e67e      	b.n	8001f0a <__aeabi_dmul+0xc2>
 800220c:	2001      	movs	r0, #1
 800220e:	1a40      	subs	r0, r0, r1
 8002210:	2838      	cmp	r0, #56	; 0x38
 8002212:	dd00      	ble.n	8002216 <__aeabi_dmul+0x3ce>
 8002214:	e676      	b.n	8001f04 <__aeabi_dmul+0xbc>
 8002216:	281f      	cmp	r0, #31
 8002218:	dd5b      	ble.n	80022d2 <__aeabi_dmul+0x48a>
 800221a:	221f      	movs	r2, #31
 800221c:	0023      	movs	r3, r4
 800221e:	4252      	negs	r2, r2
 8002220:	1a51      	subs	r1, r2, r1
 8002222:	40cb      	lsrs	r3, r1
 8002224:	0019      	movs	r1, r3
 8002226:	2820      	cmp	r0, #32
 8002228:	d003      	beq.n	8002232 <__aeabi_dmul+0x3ea>
 800222a:	4a3b      	ldr	r2, [pc, #236]	; (8002318 <__aeabi_dmul+0x4d0>)
 800222c:	4462      	add	r2, ip
 800222e:	4094      	lsls	r4, r2
 8002230:	4325      	orrs	r5, r4
 8002232:	1e6a      	subs	r2, r5, #1
 8002234:	4195      	sbcs	r5, r2
 8002236:	002a      	movs	r2, r5
 8002238:	430a      	orrs	r2, r1
 800223a:	2107      	movs	r1, #7
 800223c:	000d      	movs	r5, r1
 800223e:	2400      	movs	r4, #0
 8002240:	4015      	ands	r5, r2
 8002242:	4211      	tst	r1, r2
 8002244:	d05b      	beq.n	80022fe <__aeabi_dmul+0x4b6>
 8002246:	210f      	movs	r1, #15
 8002248:	2400      	movs	r4, #0
 800224a:	4011      	ands	r1, r2
 800224c:	2904      	cmp	r1, #4
 800224e:	d053      	beq.n	80022f8 <__aeabi_dmul+0x4b0>
 8002250:	1d11      	adds	r1, r2, #4
 8002252:	4291      	cmp	r1, r2
 8002254:	4192      	sbcs	r2, r2
 8002256:	4252      	negs	r2, r2
 8002258:	18a4      	adds	r4, r4, r2
 800225a:	000a      	movs	r2, r1
 800225c:	0223      	lsls	r3, r4, #8
 800225e:	d54b      	bpl.n	80022f8 <__aeabi_dmul+0x4b0>
 8002260:	2201      	movs	r2, #1
 8002262:	2400      	movs	r4, #0
 8002264:	2500      	movs	r5, #0
 8002266:	e650      	b.n	8001f0a <__aeabi_dmul+0xc2>
 8002268:	2380      	movs	r3, #128	; 0x80
 800226a:	031b      	lsls	r3, r3, #12
 800226c:	421c      	tst	r4, r3
 800226e:	d009      	beq.n	8002284 <__aeabi_dmul+0x43c>
 8002270:	421e      	tst	r6, r3
 8002272:	d107      	bne.n	8002284 <__aeabi_dmul+0x43c>
 8002274:	4333      	orrs	r3, r6
 8002276:	031c      	lsls	r4, r3, #12
 8002278:	4643      	mov	r3, r8
 800227a:	0015      	movs	r5, r2
 800227c:	0b24      	lsrs	r4, r4, #12
 800227e:	4a25      	ldr	r2, [pc, #148]	; (8002314 <__aeabi_dmul+0x4cc>)
 8002280:	9301      	str	r3, [sp, #4]
 8002282:	e642      	b.n	8001f0a <__aeabi_dmul+0xc2>
 8002284:	2280      	movs	r2, #128	; 0x80
 8002286:	0312      	lsls	r2, r2, #12
 8002288:	4314      	orrs	r4, r2
 800228a:	0324      	lsls	r4, r4, #12
 800228c:	4a21      	ldr	r2, [pc, #132]	; (8002314 <__aeabi_dmul+0x4cc>)
 800228e:	0b24      	lsrs	r4, r4, #12
 8002290:	9701      	str	r7, [sp, #4]
 8002292:	e63a      	b.n	8001f0a <__aeabi_dmul+0xc2>
 8002294:	f000 fd08 	bl	8002ca8 <__clzsi2>
 8002298:	0001      	movs	r1, r0
 800229a:	0002      	movs	r2, r0
 800229c:	3115      	adds	r1, #21
 800229e:	3220      	adds	r2, #32
 80022a0:	291c      	cmp	r1, #28
 80022a2:	dc00      	bgt.n	80022a6 <__aeabi_dmul+0x45e>
 80022a4:	e74b      	b.n	800213e <__aeabi_dmul+0x2f6>
 80022a6:	0034      	movs	r4, r6
 80022a8:	3808      	subs	r0, #8
 80022aa:	2500      	movs	r5, #0
 80022ac:	4084      	lsls	r4, r0
 80022ae:	e750      	b.n	8002152 <__aeabi_dmul+0x30a>
 80022b0:	f000 fcfa 	bl	8002ca8 <__clzsi2>
 80022b4:	0003      	movs	r3, r0
 80022b6:	001a      	movs	r2, r3
 80022b8:	3215      	adds	r2, #21
 80022ba:	3020      	adds	r0, #32
 80022bc:	2a1c      	cmp	r2, #28
 80022be:	dc00      	bgt.n	80022c2 <__aeabi_dmul+0x47a>
 80022c0:	e71e      	b.n	8002100 <__aeabi_dmul+0x2b8>
 80022c2:	4656      	mov	r6, sl
 80022c4:	3b08      	subs	r3, #8
 80022c6:	2200      	movs	r2, #0
 80022c8:	409e      	lsls	r6, r3
 80022ca:	e723      	b.n	8002114 <__aeabi_dmul+0x2cc>
 80022cc:	9b00      	ldr	r3, [sp, #0]
 80022ce:	469c      	mov	ip, r3
 80022d0:	e6e6      	b.n	80020a0 <__aeabi_dmul+0x258>
 80022d2:	4912      	ldr	r1, [pc, #72]	; (800231c <__aeabi_dmul+0x4d4>)
 80022d4:	0022      	movs	r2, r4
 80022d6:	4461      	add	r1, ip
 80022d8:	002e      	movs	r6, r5
 80022da:	408d      	lsls	r5, r1
 80022dc:	408a      	lsls	r2, r1
 80022de:	40c6      	lsrs	r6, r0
 80022e0:	1e69      	subs	r1, r5, #1
 80022e2:	418d      	sbcs	r5, r1
 80022e4:	4332      	orrs	r2, r6
 80022e6:	432a      	orrs	r2, r5
 80022e8:	40c4      	lsrs	r4, r0
 80022ea:	0753      	lsls	r3, r2, #29
 80022ec:	d0b6      	beq.n	800225c <__aeabi_dmul+0x414>
 80022ee:	210f      	movs	r1, #15
 80022f0:	4011      	ands	r1, r2
 80022f2:	2904      	cmp	r1, #4
 80022f4:	d1ac      	bne.n	8002250 <__aeabi_dmul+0x408>
 80022f6:	e7b1      	b.n	800225c <__aeabi_dmul+0x414>
 80022f8:	0765      	lsls	r5, r4, #29
 80022fa:	0264      	lsls	r4, r4, #9
 80022fc:	0b24      	lsrs	r4, r4, #12
 80022fe:	08d2      	lsrs	r2, r2, #3
 8002300:	4315      	orrs	r5, r2
 8002302:	2200      	movs	r2, #0
 8002304:	e601      	b.n	8001f0a <__aeabi_dmul+0xc2>
 8002306:	2280      	movs	r2, #128	; 0x80
 8002308:	0312      	lsls	r2, r2, #12
 800230a:	4314      	orrs	r4, r2
 800230c:	0324      	lsls	r4, r4, #12
 800230e:	4a01      	ldr	r2, [pc, #4]	; (8002314 <__aeabi_dmul+0x4cc>)
 8002310:	0b24      	lsrs	r4, r4, #12
 8002312:	e5fa      	b.n	8001f0a <__aeabi_dmul+0xc2>
 8002314:	000007ff 	.word	0x000007ff
 8002318:	0000043e 	.word	0x0000043e
 800231c:	0000041e 	.word	0x0000041e

08002320 <__aeabi_dsub>:
 8002320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002322:	4657      	mov	r7, sl
 8002324:	464e      	mov	r6, r9
 8002326:	4645      	mov	r5, r8
 8002328:	46de      	mov	lr, fp
 800232a:	b5e0      	push	{r5, r6, r7, lr}
 800232c:	001e      	movs	r6, r3
 800232e:	0017      	movs	r7, r2
 8002330:	004a      	lsls	r2, r1, #1
 8002332:	030b      	lsls	r3, r1, #12
 8002334:	0d52      	lsrs	r2, r2, #21
 8002336:	0a5b      	lsrs	r3, r3, #9
 8002338:	4690      	mov	r8, r2
 800233a:	0f42      	lsrs	r2, r0, #29
 800233c:	431a      	orrs	r2, r3
 800233e:	0fcd      	lsrs	r5, r1, #31
 8002340:	4ccd      	ldr	r4, [pc, #820]	; (8002678 <__aeabi_dsub+0x358>)
 8002342:	0331      	lsls	r1, r6, #12
 8002344:	00c3      	lsls	r3, r0, #3
 8002346:	4694      	mov	ip, r2
 8002348:	0070      	lsls	r0, r6, #1
 800234a:	0f7a      	lsrs	r2, r7, #29
 800234c:	0a49      	lsrs	r1, r1, #9
 800234e:	00ff      	lsls	r7, r7, #3
 8002350:	469a      	mov	sl, r3
 8002352:	46b9      	mov	r9, r7
 8002354:	0d40      	lsrs	r0, r0, #21
 8002356:	0ff6      	lsrs	r6, r6, #31
 8002358:	4311      	orrs	r1, r2
 800235a:	42a0      	cmp	r0, r4
 800235c:	d100      	bne.n	8002360 <__aeabi_dsub+0x40>
 800235e:	e0b1      	b.n	80024c4 <__aeabi_dsub+0x1a4>
 8002360:	2201      	movs	r2, #1
 8002362:	4056      	eors	r6, r2
 8002364:	46b3      	mov	fp, r6
 8002366:	42b5      	cmp	r5, r6
 8002368:	d100      	bne.n	800236c <__aeabi_dsub+0x4c>
 800236a:	e088      	b.n	800247e <__aeabi_dsub+0x15e>
 800236c:	4642      	mov	r2, r8
 800236e:	1a12      	subs	r2, r2, r0
 8002370:	2a00      	cmp	r2, #0
 8002372:	dc00      	bgt.n	8002376 <__aeabi_dsub+0x56>
 8002374:	e0ae      	b.n	80024d4 <__aeabi_dsub+0x1b4>
 8002376:	2800      	cmp	r0, #0
 8002378:	d100      	bne.n	800237c <__aeabi_dsub+0x5c>
 800237a:	e0c1      	b.n	8002500 <__aeabi_dsub+0x1e0>
 800237c:	48be      	ldr	r0, [pc, #760]	; (8002678 <__aeabi_dsub+0x358>)
 800237e:	4580      	cmp	r8, r0
 8002380:	d100      	bne.n	8002384 <__aeabi_dsub+0x64>
 8002382:	e151      	b.n	8002628 <__aeabi_dsub+0x308>
 8002384:	2080      	movs	r0, #128	; 0x80
 8002386:	0400      	lsls	r0, r0, #16
 8002388:	4301      	orrs	r1, r0
 800238a:	2a38      	cmp	r2, #56	; 0x38
 800238c:	dd00      	ble.n	8002390 <__aeabi_dsub+0x70>
 800238e:	e17b      	b.n	8002688 <__aeabi_dsub+0x368>
 8002390:	2a1f      	cmp	r2, #31
 8002392:	dd00      	ble.n	8002396 <__aeabi_dsub+0x76>
 8002394:	e1ee      	b.n	8002774 <__aeabi_dsub+0x454>
 8002396:	2020      	movs	r0, #32
 8002398:	003e      	movs	r6, r7
 800239a:	1a80      	subs	r0, r0, r2
 800239c:	000c      	movs	r4, r1
 800239e:	40d6      	lsrs	r6, r2
 80023a0:	40d1      	lsrs	r1, r2
 80023a2:	4087      	lsls	r7, r0
 80023a4:	4662      	mov	r2, ip
 80023a6:	4084      	lsls	r4, r0
 80023a8:	1a52      	subs	r2, r2, r1
 80023aa:	1e78      	subs	r0, r7, #1
 80023ac:	4187      	sbcs	r7, r0
 80023ae:	4694      	mov	ip, r2
 80023b0:	4334      	orrs	r4, r6
 80023b2:	4327      	orrs	r7, r4
 80023b4:	1bdc      	subs	r4, r3, r7
 80023b6:	42a3      	cmp	r3, r4
 80023b8:	419b      	sbcs	r3, r3
 80023ba:	4662      	mov	r2, ip
 80023bc:	425b      	negs	r3, r3
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	4699      	mov	r9, r3
 80023c2:	464b      	mov	r3, r9
 80023c4:	021b      	lsls	r3, r3, #8
 80023c6:	d400      	bmi.n	80023ca <__aeabi_dsub+0xaa>
 80023c8:	e118      	b.n	80025fc <__aeabi_dsub+0x2dc>
 80023ca:	464b      	mov	r3, r9
 80023cc:	0258      	lsls	r0, r3, #9
 80023ce:	0a43      	lsrs	r3, r0, #9
 80023d0:	4699      	mov	r9, r3
 80023d2:	464b      	mov	r3, r9
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d100      	bne.n	80023da <__aeabi_dsub+0xba>
 80023d8:	e137      	b.n	800264a <__aeabi_dsub+0x32a>
 80023da:	4648      	mov	r0, r9
 80023dc:	f000 fc64 	bl	8002ca8 <__clzsi2>
 80023e0:	0001      	movs	r1, r0
 80023e2:	3908      	subs	r1, #8
 80023e4:	2320      	movs	r3, #32
 80023e6:	0022      	movs	r2, r4
 80023e8:	4648      	mov	r0, r9
 80023ea:	1a5b      	subs	r3, r3, r1
 80023ec:	40da      	lsrs	r2, r3
 80023ee:	4088      	lsls	r0, r1
 80023f0:	408c      	lsls	r4, r1
 80023f2:	4643      	mov	r3, r8
 80023f4:	4310      	orrs	r0, r2
 80023f6:	4588      	cmp	r8, r1
 80023f8:	dd00      	ble.n	80023fc <__aeabi_dsub+0xdc>
 80023fa:	e136      	b.n	800266a <__aeabi_dsub+0x34a>
 80023fc:	1ac9      	subs	r1, r1, r3
 80023fe:	1c4b      	adds	r3, r1, #1
 8002400:	2b1f      	cmp	r3, #31
 8002402:	dd00      	ble.n	8002406 <__aeabi_dsub+0xe6>
 8002404:	e0ea      	b.n	80025dc <__aeabi_dsub+0x2bc>
 8002406:	2220      	movs	r2, #32
 8002408:	0026      	movs	r6, r4
 800240a:	1ad2      	subs	r2, r2, r3
 800240c:	0001      	movs	r1, r0
 800240e:	4094      	lsls	r4, r2
 8002410:	40de      	lsrs	r6, r3
 8002412:	40d8      	lsrs	r0, r3
 8002414:	2300      	movs	r3, #0
 8002416:	4091      	lsls	r1, r2
 8002418:	1e62      	subs	r2, r4, #1
 800241a:	4194      	sbcs	r4, r2
 800241c:	4681      	mov	r9, r0
 800241e:	4698      	mov	r8, r3
 8002420:	4331      	orrs	r1, r6
 8002422:	430c      	orrs	r4, r1
 8002424:	0763      	lsls	r3, r4, #29
 8002426:	d009      	beq.n	800243c <__aeabi_dsub+0x11c>
 8002428:	230f      	movs	r3, #15
 800242a:	4023      	ands	r3, r4
 800242c:	2b04      	cmp	r3, #4
 800242e:	d005      	beq.n	800243c <__aeabi_dsub+0x11c>
 8002430:	1d23      	adds	r3, r4, #4
 8002432:	42a3      	cmp	r3, r4
 8002434:	41a4      	sbcs	r4, r4
 8002436:	4264      	negs	r4, r4
 8002438:	44a1      	add	r9, r4
 800243a:	001c      	movs	r4, r3
 800243c:	464b      	mov	r3, r9
 800243e:	021b      	lsls	r3, r3, #8
 8002440:	d400      	bmi.n	8002444 <__aeabi_dsub+0x124>
 8002442:	e0de      	b.n	8002602 <__aeabi_dsub+0x2e2>
 8002444:	4641      	mov	r1, r8
 8002446:	4b8c      	ldr	r3, [pc, #560]	; (8002678 <__aeabi_dsub+0x358>)
 8002448:	3101      	adds	r1, #1
 800244a:	4299      	cmp	r1, r3
 800244c:	d100      	bne.n	8002450 <__aeabi_dsub+0x130>
 800244e:	e0e7      	b.n	8002620 <__aeabi_dsub+0x300>
 8002450:	464b      	mov	r3, r9
 8002452:	488a      	ldr	r0, [pc, #552]	; (800267c <__aeabi_dsub+0x35c>)
 8002454:	08e4      	lsrs	r4, r4, #3
 8002456:	4003      	ands	r3, r0
 8002458:	0018      	movs	r0, r3
 800245a:	0549      	lsls	r1, r1, #21
 800245c:	075b      	lsls	r3, r3, #29
 800245e:	0240      	lsls	r0, r0, #9
 8002460:	4323      	orrs	r3, r4
 8002462:	0d4a      	lsrs	r2, r1, #21
 8002464:	0b04      	lsrs	r4, r0, #12
 8002466:	0512      	lsls	r2, r2, #20
 8002468:	07ed      	lsls	r5, r5, #31
 800246a:	4322      	orrs	r2, r4
 800246c:	432a      	orrs	r2, r5
 800246e:	0018      	movs	r0, r3
 8002470:	0011      	movs	r1, r2
 8002472:	bcf0      	pop	{r4, r5, r6, r7}
 8002474:	46bb      	mov	fp, r7
 8002476:	46b2      	mov	sl, r6
 8002478:	46a9      	mov	r9, r5
 800247a:	46a0      	mov	r8, r4
 800247c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800247e:	4642      	mov	r2, r8
 8002480:	1a12      	subs	r2, r2, r0
 8002482:	2a00      	cmp	r2, #0
 8002484:	dd52      	ble.n	800252c <__aeabi_dsub+0x20c>
 8002486:	2800      	cmp	r0, #0
 8002488:	d100      	bne.n	800248c <__aeabi_dsub+0x16c>
 800248a:	e09c      	b.n	80025c6 <__aeabi_dsub+0x2a6>
 800248c:	45a0      	cmp	r8, r4
 800248e:	d100      	bne.n	8002492 <__aeabi_dsub+0x172>
 8002490:	e0ca      	b.n	8002628 <__aeabi_dsub+0x308>
 8002492:	2080      	movs	r0, #128	; 0x80
 8002494:	0400      	lsls	r0, r0, #16
 8002496:	4301      	orrs	r1, r0
 8002498:	2a38      	cmp	r2, #56	; 0x38
 800249a:	dd00      	ble.n	800249e <__aeabi_dsub+0x17e>
 800249c:	e149      	b.n	8002732 <__aeabi_dsub+0x412>
 800249e:	2a1f      	cmp	r2, #31
 80024a0:	dc00      	bgt.n	80024a4 <__aeabi_dsub+0x184>
 80024a2:	e197      	b.n	80027d4 <__aeabi_dsub+0x4b4>
 80024a4:	0010      	movs	r0, r2
 80024a6:	000e      	movs	r6, r1
 80024a8:	3820      	subs	r0, #32
 80024aa:	40c6      	lsrs	r6, r0
 80024ac:	2a20      	cmp	r2, #32
 80024ae:	d004      	beq.n	80024ba <__aeabi_dsub+0x19a>
 80024b0:	2040      	movs	r0, #64	; 0x40
 80024b2:	1a82      	subs	r2, r0, r2
 80024b4:	4091      	lsls	r1, r2
 80024b6:	430f      	orrs	r7, r1
 80024b8:	46b9      	mov	r9, r7
 80024ba:	464c      	mov	r4, r9
 80024bc:	1e62      	subs	r2, r4, #1
 80024be:	4194      	sbcs	r4, r2
 80024c0:	4334      	orrs	r4, r6
 80024c2:	e13a      	b.n	800273a <__aeabi_dsub+0x41a>
 80024c4:	000a      	movs	r2, r1
 80024c6:	433a      	orrs	r2, r7
 80024c8:	d028      	beq.n	800251c <__aeabi_dsub+0x1fc>
 80024ca:	46b3      	mov	fp, r6
 80024cc:	42b5      	cmp	r5, r6
 80024ce:	d02b      	beq.n	8002528 <__aeabi_dsub+0x208>
 80024d0:	4a6b      	ldr	r2, [pc, #428]	; (8002680 <__aeabi_dsub+0x360>)
 80024d2:	4442      	add	r2, r8
 80024d4:	2a00      	cmp	r2, #0
 80024d6:	d05d      	beq.n	8002594 <__aeabi_dsub+0x274>
 80024d8:	4642      	mov	r2, r8
 80024da:	4644      	mov	r4, r8
 80024dc:	1a82      	subs	r2, r0, r2
 80024de:	2c00      	cmp	r4, #0
 80024e0:	d000      	beq.n	80024e4 <__aeabi_dsub+0x1c4>
 80024e2:	e0f5      	b.n	80026d0 <__aeabi_dsub+0x3b0>
 80024e4:	4665      	mov	r5, ip
 80024e6:	431d      	orrs	r5, r3
 80024e8:	d100      	bne.n	80024ec <__aeabi_dsub+0x1cc>
 80024ea:	e19c      	b.n	8002826 <__aeabi_dsub+0x506>
 80024ec:	1e55      	subs	r5, r2, #1
 80024ee:	2a01      	cmp	r2, #1
 80024f0:	d100      	bne.n	80024f4 <__aeabi_dsub+0x1d4>
 80024f2:	e1fb      	b.n	80028ec <__aeabi_dsub+0x5cc>
 80024f4:	4c60      	ldr	r4, [pc, #384]	; (8002678 <__aeabi_dsub+0x358>)
 80024f6:	42a2      	cmp	r2, r4
 80024f8:	d100      	bne.n	80024fc <__aeabi_dsub+0x1dc>
 80024fa:	e1bd      	b.n	8002878 <__aeabi_dsub+0x558>
 80024fc:	002a      	movs	r2, r5
 80024fe:	e0f0      	b.n	80026e2 <__aeabi_dsub+0x3c2>
 8002500:	0008      	movs	r0, r1
 8002502:	4338      	orrs	r0, r7
 8002504:	d100      	bne.n	8002508 <__aeabi_dsub+0x1e8>
 8002506:	e0c3      	b.n	8002690 <__aeabi_dsub+0x370>
 8002508:	1e50      	subs	r0, r2, #1
 800250a:	2a01      	cmp	r2, #1
 800250c:	d100      	bne.n	8002510 <__aeabi_dsub+0x1f0>
 800250e:	e1a8      	b.n	8002862 <__aeabi_dsub+0x542>
 8002510:	4c59      	ldr	r4, [pc, #356]	; (8002678 <__aeabi_dsub+0x358>)
 8002512:	42a2      	cmp	r2, r4
 8002514:	d100      	bne.n	8002518 <__aeabi_dsub+0x1f8>
 8002516:	e087      	b.n	8002628 <__aeabi_dsub+0x308>
 8002518:	0002      	movs	r2, r0
 800251a:	e736      	b.n	800238a <__aeabi_dsub+0x6a>
 800251c:	2201      	movs	r2, #1
 800251e:	4056      	eors	r6, r2
 8002520:	46b3      	mov	fp, r6
 8002522:	42b5      	cmp	r5, r6
 8002524:	d000      	beq.n	8002528 <__aeabi_dsub+0x208>
 8002526:	e721      	b.n	800236c <__aeabi_dsub+0x4c>
 8002528:	4a55      	ldr	r2, [pc, #340]	; (8002680 <__aeabi_dsub+0x360>)
 800252a:	4442      	add	r2, r8
 800252c:	2a00      	cmp	r2, #0
 800252e:	d100      	bne.n	8002532 <__aeabi_dsub+0x212>
 8002530:	e0b5      	b.n	800269e <__aeabi_dsub+0x37e>
 8002532:	4642      	mov	r2, r8
 8002534:	4644      	mov	r4, r8
 8002536:	1a82      	subs	r2, r0, r2
 8002538:	2c00      	cmp	r4, #0
 800253a:	d100      	bne.n	800253e <__aeabi_dsub+0x21e>
 800253c:	e138      	b.n	80027b0 <__aeabi_dsub+0x490>
 800253e:	4e4e      	ldr	r6, [pc, #312]	; (8002678 <__aeabi_dsub+0x358>)
 8002540:	42b0      	cmp	r0, r6
 8002542:	d100      	bne.n	8002546 <__aeabi_dsub+0x226>
 8002544:	e1de      	b.n	8002904 <__aeabi_dsub+0x5e4>
 8002546:	2680      	movs	r6, #128	; 0x80
 8002548:	4664      	mov	r4, ip
 800254a:	0436      	lsls	r6, r6, #16
 800254c:	4334      	orrs	r4, r6
 800254e:	46a4      	mov	ip, r4
 8002550:	2a38      	cmp	r2, #56	; 0x38
 8002552:	dd00      	ble.n	8002556 <__aeabi_dsub+0x236>
 8002554:	e196      	b.n	8002884 <__aeabi_dsub+0x564>
 8002556:	2a1f      	cmp	r2, #31
 8002558:	dd00      	ble.n	800255c <__aeabi_dsub+0x23c>
 800255a:	e224      	b.n	80029a6 <__aeabi_dsub+0x686>
 800255c:	2620      	movs	r6, #32
 800255e:	1ab4      	subs	r4, r6, r2
 8002560:	46a2      	mov	sl, r4
 8002562:	4664      	mov	r4, ip
 8002564:	4656      	mov	r6, sl
 8002566:	40b4      	lsls	r4, r6
 8002568:	46a1      	mov	r9, r4
 800256a:	001c      	movs	r4, r3
 800256c:	464e      	mov	r6, r9
 800256e:	40d4      	lsrs	r4, r2
 8002570:	4326      	orrs	r6, r4
 8002572:	0034      	movs	r4, r6
 8002574:	4656      	mov	r6, sl
 8002576:	40b3      	lsls	r3, r6
 8002578:	1e5e      	subs	r6, r3, #1
 800257a:	41b3      	sbcs	r3, r6
 800257c:	431c      	orrs	r4, r3
 800257e:	4663      	mov	r3, ip
 8002580:	40d3      	lsrs	r3, r2
 8002582:	18c9      	adds	r1, r1, r3
 8002584:	19e4      	adds	r4, r4, r7
 8002586:	42bc      	cmp	r4, r7
 8002588:	41bf      	sbcs	r7, r7
 800258a:	427f      	negs	r7, r7
 800258c:	46b9      	mov	r9, r7
 800258e:	4680      	mov	r8, r0
 8002590:	4489      	add	r9, r1
 8002592:	e0d8      	b.n	8002746 <__aeabi_dsub+0x426>
 8002594:	4640      	mov	r0, r8
 8002596:	4c3b      	ldr	r4, [pc, #236]	; (8002684 <__aeabi_dsub+0x364>)
 8002598:	3001      	adds	r0, #1
 800259a:	4220      	tst	r0, r4
 800259c:	d000      	beq.n	80025a0 <__aeabi_dsub+0x280>
 800259e:	e0b4      	b.n	800270a <__aeabi_dsub+0x3ea>
 80025a0:	4640      	mov	r0, r8
 80025a2:	2800      	cmp	r0, #0
 80025a4:	d000      	beq.n	80025a8 <__aeabi_dsub+0x288>
 80025a6:	e144      	b.n	8002832 <__aeabi_dsub+0x512>
 80025a8:	4660      	mov	r0, ip
 80025aa:	4318      	orrs	r0, r3
 80025ac:	d100      	bne.n	80025b0 <__aeabi_dsub+0x290>
 80025ae:	e190      	b.n	80028d2 <__aeabi_dsub+0x5b2>
 80025b0:	0008      	movs	r0, r1
 80025b2:	4338      	orrs	r0, r7
 80025b4:	d000      	beq.n	80025b8 <__aeabi_dsub+0x298>
 80025b6:	e1aa      	b.n	800290e <__aeabi_dsub+0x5ee>
 80025b8:	4661      	mov	r1, ip
 80025ba:	08db      	lsrs	r3, r3, #3
 80025bc:	0749      	lsls	r1, r1, #29
 80025be:	430b      	orrs	r3, r1
 80025c0:	4661      	mov	r1, ip
 80025c2:	08cc      	lsrs	r4, r1, #3
 80025c4:	e027      	b.n	8002616 <__aeabi_dsub+0x2f6>
 80025c6:	0008      	movs	r0, r1
 80025c8:	4338      	orrs	r0, r7
 80025ca:	d061      	beq.n	8002690 <__aeabi_dsub+0x370>
 80025cc:	1e50      	subs	r0, r2, #1
 80025ce:	2a01      	cmp	r2, #1
 80025d0:	d100      	bne.n	80025d4 <__aeabi_dsub+0x2b4>
 80025d2:	e139      	b.n	8002848 <__aeabi_dsub+0x528>
 80025d4:	42a2      	cmp	r2, r4
 80025d6:	d027      	beq.n	8002628 <__aeabi_dsub+0x308>
 80025d8:	0002      	movs	r2, r0
 80025da:	e75d      	b.n	8002498 <__aeabi_dsub+0x178>
 80025dc:	0002      	movs	r2, r0
 80025de:	391f      	subs	r1, #31
 80025e0:	40ca      	lsrs	r2, r1
 80025e2:	0011      	movs	r1, r2
 80025e4:	2b20      	cmp	r3, #32
 80025e6:	d003      	beq.n	80025f0 <__aeabi_dsub+0x2d0>
 80025e8:	2240      	movs	r2, #64	; 0x40
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	4098      	lsls	r0, r3
 80025ee:	4304      	orrs	r4, r0
 80025f0:	1e63      	subs	r3, r4, #1
 80025f2:	419c      	sbcs	r4, r3
 80025f4:	2300      	movs	r3, #0
 80025f6:	4699      	mov	r9, r3
 80025f8:	4698      	mov	r8, r3
 80025fa:	430c      	orrs	r4, r1
 80025fc:	0763      	lsls	r3, r4, #29
 80025fe:	d000      	beq.n	8002602 <__aeabi_dsub+0x2e2>
 8002600:	e712      	b.n	8002428 <__aeabi_dsub+0x108>
 8002602:	464b      	mov	r3, r9
 8002604:	464a      	mov	r2, r9
 8002606:	08e4      	lsrs	r4, r4, #3
 8002608:	075b      	lsls	r3, r3, #29
 800260a:	4323      	orrs	r3, r4
 800260c:	08d4      	lsrs	r4, r2, #3
 800260e:	4642      	mov	r2, r8
 8002610:	4919      	ldr	r1, [pc, #100]	; (8002678 <__aeabi_dsub+0x358>)
 8002612:	428a      	cmp	r2, r1
 8002614:	d00e      	beq.n	8002634 <__aeabi_dsub+0x314>
 8002616:	0324      	lsls	r4, r4, #12
 8002618:	0552      	lsls	r2, r2, #21
 800261a:	0b24      	lsrs	r4, r4, #12
 800261c:	0d52      	lsrs	r2, r2, #21
 800261e:	e722      	b.n	8002466 <__aeabi_dsub+0x146>
 8002620:	000a      	movs	r2, r1
 8002622:	2400      	movs	r4, #0
 8002624:	2300      	movs	r3, #0
 8002626:	e71e      	b.n	8002466 <__aeabi_dsub+0x146>
 8002628:	08db      	lsrs	r3, r3, #3
 800262a:	4662      	mov	r2, ip
 800262c:	0752      	lsls	r2, r2, #29
 800262e:	4313      	orrs	r3, r2
 8002630:	4662      	mov	r2, ip
 8002632:	08d4      	lsrs	r4, r2, #3
 8002634:	001a      	movs	r2, r3
 8002636:	4322      	orrs	r2, r4
 8002638:	d100      	bne.n	800263c <__aeabi_dsub+0x31c>
 800263a:	e1fc      	b.n	8002a36 <__aeabi_dsub+0x716>
 800263c:	2280      	movs	r2, #128	; 0x80
 800263e:	0312      	lsls	r2, r2, #12
 8002640:	4314      	orrs	r4, r2
 8002642:	0324      	lsls	r4, r4, #12
 8002644:	4a0c      	ldr	r2, [pc, #48]	; (8002678 <__aeabi_dsub+0x358>)
 8002646:	0b24      	lsrs	r4, r4, #12
 8002648:	e70d      	b.n	8002466 <__aeabi_dsub+0x146>
 800264a:	0020      	movs	r0, r4
 800264c:	f000 fb2c 	bl	8002ca8 <__clzsi2>
 8002650:	0001      	movs	r1, r0
 8002652:	3118      	adds	r1, #24
 8002654:	291f      	cmp	r1, #31
 8002656:	dc00      	bgt.n	800265a <__aeabi_dsub+0x33a>
 8002658:	e6c4      	b.n	80023e4 <__aeabi_dsub+0xc4>
 800265a:	3808      	subs	r0, #8
 800265c:	4084      	lsls	r4, r0
 800265e:	4643      	mov	r3, r8
 8002660:	0020      	movs	r0, r4
 8002662:	2400      	movs	r4, #0
 8002664:	4588      	cmp	r8, r1
 8002666:	dc00      	bgt.n	800266a <__aeabi_dsub+0x34a>
 8002668:	e6c8      	b.n	80023fc <__aeabi_dsub+0xdc>
 800266a:	4a04      	ldr	r2, [pc, #16]	; (800267c <__aeabi_dsub+0x35c>)
 800266c:	1a5b      	subs	r3, r3, r1
 800266e:	4010      	ands	r0, r2
 8002670:	4698      	mov	r8, r3
 8002672:	4681      	mov	r9, r0
 8002674:	e6d6      	b.n	8002424 <__aeabi_dsub+0x104>
 8002676:	46c0      	nop			; (mov r8, r8)
 8002678:	000007ff 	.word	0x000007ff
 800267c:	ff7fffff 	.word	0xff7fffff
 8002680:	fffff801 	.word	0xfffff801
 8002684:	000007fe 	.word	0x000007fe
 8002688:	430f      	orrs	r7, r1
 800268a:	1e7a      	subs	r2, r7, #1
 800268c:	4197      	sbcs	r7, r2
 800268e:	e691      	b.n	80023b4 <__aeabi_dsub+0x94>
 8002690:	4661      	mov	r1, ip
 8002692:	08db      	lsrs	r3, r3, #3
 8002694:	0749      	lsls	r1, r1, #29
 8002696:	430b      	orrs	r3, r1
 8002698:	4661      	mov	r1, ip
 800269a:	08cc      	lsrs	r4, r1, #3
 800269c:	e7b8      	b.n	8002610 <__aeabi_dsub+0x2f0>
 800269e:	4640      	mov	r0, r8
 80026a0:	4cd3      	ldr	r4, [pc, #844]	; (80029f0 <__aeabi_dsub+0x6d0>)
 80026a2:	3001      	adds	r0, #1
 80026a4:	4220      	tst	r0, r4
 80026a6:	d000      	beq.n	80026aa <__aeabi_dsub+0x38a>
 80026a8:	e0a2      	b.n	80027f0 <__aeabi_dsub+0x4d0>
 80026aa:	4640      	mov	r0, r8
 80026ac:	2800      	cmp	r0, #0
 80026ae:	d000      	beq.n	80026b2 <__aeabi_dsub+0x392>
 80026b0:	e101      	b.n	80028b6 <__aeabi_dsub+0x596>
 80026b2:	4660      	mov	r0, ip
 80026b4:	4318      	orrs	r0, r3
 80026b6:	d100      	bne.n	80026ba <__aeabi_dsub+0x39a>
 80026b8:	e15e      	b.n	8002978 <__aeabi_dsub+0x658>
 80026ba:	0008      	movs	r0, r1
 80026bc:	4338      	orrs	r0, r7
 80026be:	d000      	beq.n	80026c2 <__aeabi_dsub+0x3a2>
 80026c0:	e15f      	b.n	8002982 <__aeabi_dsub+0x662>
 80026c2:	4661      	mov	r1, ip
 80026c4:	08db      	lsrs	r3, r3, #3
 80026c6:	0749      	lsls	r1, r1, #29
 80026c8:	430b      	orrs	r3, r1
 80026ca:	4661      	mov	r1, ip
 80026cc:	08cc      	lsrs	r4, r1, #3
 80026ce:	e7a2      	b.n	8002616 <__aeabi_dsub+0x2f6>
 80026d0:	4dc8      	ldr	r5, [pc, #800]	; (80029f4 <__aeabi_dsub+0x6d4>)
 80026d2:	42a8      	cmp	r0, r5
 80026d4:	d100      	bne.n	80026d8 <__aeabi_dsub+0x3b8>
 80026d6:	e0cf      	b.n	8002878 <__aeabi_dsub+0x558>
 80026d8:	2580      	movs	r5, #128	; 0x80
 80026da:	4664      	mov	r4, ip
 80026dc:	042d      	lsls	r5, r5, #16
 80026de:	432c      	orrs	r4, r5
 80026e0:	46a4      	mov	ip, r4
 80026e2:	2a38      	cmp	r2, #56	; 0x38
 80026e4:	dc56      	bgt.n	8002794 <__aeabi_dsub+0x474>
 80026e6:	2a1f      	cmp	r2, #31
 80026e8:	dd00      	ble.n	80026ec <__aeabi_dsub+0x3cc>
 80026ea:	e0d1      	b.n	8002890 <__aeabi_dsub+0x570>
 80026ec:	2520      	movs	r5, #32
 80026ee:	001e      	movs	r6, r3
 80026f0:	1aad      	subs	r5, r5, r2
 80026f2:	4664      	mov	r4, ip
 80026f4:	40ab      	lsls	r3, r5
 80026f6:	40ac      	lsls	r4, r5
 80026f8:	40d6      	lsrs	r6, r2
 80026fa:	1e5d      	subs	r5, r3, #1
 80026fc:	41ab      	sbcs	r3, r5
 80026fe:	4334      	orrs	r4, r6
 8002700:	4323      	orrs	r3, r4
 8002702:	4664      	mov	r4, ip
 8002704:	40d4      	lsrs	r4, r2
 8002706:	1b09      	subs	r1, r1, r4
 8002708:	e049      	b.n	800279e <__aeabi_dsub+0x47e>
 800270a:	4660      	mov	r0, ip
 800270c:	1bdc      	subs	r4, r3, r7
 800270e:	1a46      	subs	r6, r0, r1
 8002710:	42a3      	cmp	r3, r4
 8002712:	4180      	sbcs	r0, r0
 8002714:	4240      	negs	r0, r0
 8002716:	4681      	mov	r9, r0
 8002718:	0030      	movs	r0, r6
 800271a:	464e      	mov	r6, r9
 800271c:	1b80      	subs	r0, r0, r6
 800271e:	4681      	mov	r9, r0
 8002720:	0200      	lsls	r0, r0, #8
 8002722:	d476      	bmi.n	8002812 <__aeabi_dsub+0x4f2>
 8002724:	464b      	mov	r3, r9
 8002726:	4323      	orrs	r3, r4
 8002728:	d000      	beq.n	800272c <__aeabi_dsub+0x40c>
 800272a:	e652      	b.n	80023d2 <__aeabi_dsub+0xb2>
 800272c:	2400      	movs	r4, #0
 800272e:	2500      	movs	r5, #0
 8002730:	e771      	b.n	8002616 <__aeabi_dsub+0x2f6>
 8002732:	4339      	orrs	r1, r7
 8002734:	000c      	movs	r4, r1
 8002736:	1e62      	subs	r2, r4, #1
 8002738:	4194      	sbcs	r4, r2
 800273a:	18e4      	adds	r4, r4, r3
 800273c:	429c      	cmp	r4, r3
 800273e:	419b      	sbcs	r3, r3
 8002740:	425b      	negs	r3, r3
 8002742:	4463      	add	r3, ip
 8002744:	4699      	mov	r9, r3
 8002746:	464b      	mov	r3, r9
 8002748:	021b      	lsls	r3, r3, #8
 800274a:	d400      	bmi.n	800274e <__aeabi_dsub+0x42e>
 800274c:	e756      	b.n	80025fc <__aeabi_dsub+0x2dc>
 800274e:	2301      	movs	r3, #1
 8002750:	469c      	mov	ip, r3
 8002752:	4ba8      	ldr	r3, [pc, #672]	; (80029f4 <__aeabi_dsub+0x6d4>)
 8002754:	44e0      	add	r8, ip
 8002756:	4598      	cmp	r8, r3
 8002758:	d038      	beq.n	80027cc <__aeabi_dsub+0x4ac>
 800275a:	464b      	mov	r3, r9
 800275c:	48a6      	ldr	r0, [pc, #664]	; (80029f8 <__aeabi_dsub+0x6d8>)
 800275e:	2201      	movs	r2, #1
 8002760:	4003      	ands	r3, r0
 8002762:	0018      	movs	r0, r3
 8002764:	0863      	lsrs	r3, r4, #1
 8002766:	4014      	ands	r4, r2
 8002768:	431c      	orrs	r4, r3
 800276a:	07c3      	lsls	r3, r0, #31
 800276c:	431c      	orrs	r4, r3
 800276e:	0843      	lsrs	r3, r0, #1
 8002770:	4699      	mov	r9, r3
 8002772:	e657      	b.n	8002424 <__aeabi_dsub+0x104>
 8002774:	0010      	movs	r0, r2
 8002776:	000e      	movs	r6, r1
 8002778:	3820      	subs	r0, #32
 800277a:	40c6      	lsrs	r6, r0
 800277c:	2a20      	cmp	r2, #32
 800277e:	d004      	beq.n	800278a <__aeabi_dsub+0x46a>
 8002780:	2040      	movs	r0, #64	; 0x40
 8002782:	1a82      	subs	r2, r0, r2
 8002784:	4091      	lsls	r1, r2
 8002786:	430f      	orrs	r7, r1
 8002788:	46b9      	mov	r9, r7
 800278a:	464f      	mov	r7, r9
 800278c:	1e7a      	subs	r2, r7, #1
 800278e:	4197      	sbcs	r7, r2
 8002790:	4337      	orrs	r7, r6
 8002792:	e60f      	b.n	80023b4 <__aeabi_dsub+0x94>
 8002794:	4662      	mov	r2, ip
 8002796:	431a      	orrs	r2, r3
 8002798:	0013      	movs	r3, r2
 800279a:	1e5a      	subs	r2, r3, #1
 800279c:	4193      	sbcs	r3, r2
 800279e:	1afc      	subs	r4, r7, r3
 80027a0:	42a7      	cmp	r7, r4
 80027a2:	41bf      	sbcs	r7, r7
 80027a4:	427f      	negs	r7, r7
 80027a6:	1bcb      	subs	r3, r1, r7
 80027a8:	4699      	mov	r9, r3
 80027aa:	465d      	mov	r5, fp
 80027ac:	4680      	mov	r8, r0
 80027ae:	e608      	b.n	80023c2 <__aeabi_dsub+0xa2>
 80027b0:	4666      	mov	r6, ip
 80027b2:	431e      	orrs	r6, r3
 80027b4:	d100      	bne.n	80027b8 <__aeabi_dsub+0x498>
 80027b6:	e0be      	b.n	8002936 <__aeabi_dsub+0x616>
 80027b8:	1e56      	subs	r6, r2, #1
 80027ba:	2a01      	cmp	r2, #1
 80027bc:	d100      	bne.n	80027c0 <__aeabi_dsub+0x4a0>
 80027be:	e109      	b.n	80029d4 <__aeabi_dsub+0x6b4>
 80027c0:	4c8c      	ldr	r4, [pc, #560]	; (80029f4 <__aeabi_dsub+0x6d4>)
 80027c2:	42a2      	cmp	r2, r4
 80027c4:	d100      	bne.n	80027c8 <__aeabi_dsub+0x4a8>
 80027c6:	e119      	b.n	80029fc <__aeabi_dsub+0x6dc>
 80027c8:	0032      	movs	r2, r6
 80027ca:	e6c1      	b.n	8002550 <__aeabi_dsub+0x230>
 80027cc:	4642      	mov	r2, r8
 80027ce:	2400      	movs	r4, #0
 80027d0:	2300      	movs	r3, #0
 80027d2:	e648      	b.n	8002466 <__aeabi_dsub+0x146>
 80027d4:	2020      	movs	r0, #32
 80027d6:	000c      	movs	r4, r1
 80027d8:	1a80      	subs	r0, r0, r2
 80027da:	003e      	movs	r6, r7
 80027dc:	4087      	lsls	r7, r0
 80027de:	4084      	lsls	r4, r0
 80027e0:	40d6      	lsrs	r6, r2
 80027e2:	1e78      	subs	r0, r7, #1
 80027e4:	4187      	sbcs	r7, r0
 80027e6:	40d1      	lsrs	r1, r2
 80027e8:	4334      	orrs	r4, r6
 80027ea:	433c      	orrs	r4, r7
 80027ec:	448c      	add	ip, r1
 80027ee:	e7a4      	b.n	800273a <__aeabi_dsub+0x41a>
 80027f0:	4a80      	ldr	r2, [pc, #512]	; (80029f4 <__aeabi_dsub+0x6d4>)
 80027f2:	4290      	cmp	r0, r2
 80027f4:	d100      	bne.n	80027f8 <__aeabi_dsub+0x4d8>
 80027f6:	e0e9      	b.n	80029cc <__aeabi_dsub+0x6ac>
 80027f8:	19df      	adds	r7, r3, r7
 80027fa:	429f      	cmp	r7, r3
 80027fc:	419b      	sbcs	r3, r3
 80027fe:	4461      	add	r1, ip
 8002800:	425b      	negs	r3, r3
 8002802:	18c9      	adds	r1, r1, r3
 8002804:	07cc      	lsls	r4, r1, #31
 8002806:	087f      	lsrs	r7, r7, #1
 8002808:	084b      	lsrs	r3, r1, #1
 800280a:	4699      	mov	r9, r3
 800280c:	4680      	mov	r8, r0
 800280e:	433c      	orrs	r4, r7
 8002810:	e6f4      	b.n	80025fc <__aeabi_dsub+0x2dc>
 8002812:	1afc      	subs	r4, r7, r3
 8002814:	42a7      	cmp	r7, r4
 8002816:	41bf      	sbcs	r7, r7
 8002818:	4663      	mov	r3, ip
 800281a:	427f      	negs	r7, r7
 800281c:	1ac9      	subs	r1, r1, r3
 800281e:	1bcb      	subs	r3, r1, r7
 8002820:	4699      	mov	r9, r3
 8002822:	465d      	mov	r5, fp
 8002824:	e5d5      	b.n	80023d2 <__aeabi_dsub+0xb2>
 8002826:	08ff      	lsrs	r7, r7, #3
 8002828:	074b      	lsls	r3, r1, #29
 800282a:	465d      	mov	r5, fp
 800282c:	433b      	orrs	r3, r7
 800282e:	08cc      	lsrs	r4, r1, #3
 8002830:	e6ee      	b.n	8002610 <__aeabi_dsub+0x2f0>
 8002832:	4662      	mov	r2, ip
 8002834:	431a      	orrs	r2, r3
 8002836:	d000      	beq.n	800283a <__aeabi_dsub+0x51a>
 8002838:	e082      	b.n	8002940 <__aeabi_dsub+0x620>
 800283a:	000b      	movs	r3, r1
 800283c:	433b      	orrs	r3, r7
 800283e:	d11b      	bne.n	8002878 <__aeabi_dsub+0x558>
 8002840:	2480      	movs	r4, #128	; 0x80
 8002842:	2500      	movs	r5, #0
 8002844:	0324      	lsls	r4, r4, #12
 8002846:	e6f9      	b.n	800263c <__aeabi_dsub+0x31c>
 8002848:	19dc      	adds	r4, r3, r7
 800284a:	429c      	cmp	r4, r3
 800284c:	419b      	sbcs	r3, r3
 800284e:	4461      	add	r1, ip
 8002850:	4689      	mov	r9, r1
 8002852:	425b      	negs	r3, r3
 8002854:	4499      	add	r9, r3
 8002856:	464b      	mov	r3, r9
 8002858:	021b      	lsls	r3, r3, #8
 800285a:	d444      	bmi.n	80028e6 <__aeabi_dsub+0x5c6>
 800285c:	2301      	movs	r3, #1
 800285e:	4698      	mov	r8, r3
 8002860:	e6cc      	b.n	80025fc <__aeabi_dsub+0x2dc>
 8002862:	1bdc      	subs	r4, r3, r7
 8002864:	4662      	mov	r2, ip
 8002866:	42a3      	cmp	r3, r4
 8002868:	419b      	sbcs	r3, r3
 800286a:	1a51      	subs	r1, r2, r1
 800286c:	425b      	negs	r3, r3
 800286e:	1acb      	subs	r3, r1, r3
 8002870:	4699      	mov	r9, r3
 8002872:	2301      	movs	r3, #1
 8002874:	4698      	mov	r8, r3
 8002876:	e5a4      	b.n	80023c2 <__aeabi_dsub+0xa2>
 8002878:	08ff      	lsrs	r7, r7, #3
 800287a:	074b      	lsls	r3, r1, #29
 800287c:	465d      	mov	r5, fp
 800287e:	433b      	orrs	r3, r7
 8002880:	08cc      	lsrs	r4, r1, #3
 8002882:	e6d7      	b.n	8002634 <__aeabi_dsub+0x314>
 8002884:	4662      	mov	r2, ip
 8002886:	431a      	orrs	r2, r3
 8002888:	0014      	movs	r4, r2
 800288a:	1e63      	subs	r3, r4, #1
 800288c:	419c      	sbcs	r4, r3
 800288e:	e679      	b.n	8002584 <__aeabi_dsub+0x264>
 8002890:	0015      	movs	r5, r2
 8002892:	4664      	mov	r4, ip
 8002894:	3d20      	subs	r5, #32
 8002896:	40ec      	lsrs	r4, r5
 8002898:	46a0      	mov	r8, r4
 800289a:	2a20      	cmp	r2, #32
 800289c:	d005      	beq.n	80028aa <__aeabi_dsub+0x58a>
 800289e:	2540      	movs	r5, #64	; 0x40
 80028a0:	4664      	mov	r4, ip
 80028a2:	1aaa      	subs	r2, r5, r2
 80028a4:	4094      	lsls	r4, r2
 80028a6:	4323      	orrs	r3, r4
 80028a8:	469a      	mov	sl, r3
 80028aa:	4654      	mov	r4, sl
 80028ac:	1e63      	subs	r3, r4, #1
 80028ae:	419c      	sbcs	r4, r3
 80028b0:	4643      	mov	r3, r8
 80028b2:	4323      	orrs	r3, r4
 80028b4:	e773      	b.n	800279e <__aeabi_dsub+0x47e>
 80028b6:	4662      	mov	r2, ip
 80028b8:	431a      	orrs	r2, r3
 80028ba:	d023      	beq.n	8002904 <__aeabi_dsub+0x5e4>
 80028bc:	000a      	movs	r2, r1
 80028be:	433a      	orrs	r2, r7
 80028c0:	d000      	beq.n	80028c4 <__aeabi_dsub+0x5a4>
 80028c2:	e0a0      	b.n	8002a06 <__aeabi_dsub+0x6e6>
 80028c4:	4662      	mov	r2, ip
 80028c6:	08db      	lsrs	r3, r3, #3
 80028c8:	0752      	lsls	r2, r2, #29
 80028ca:	4313      	orrs	r3, r2
 80028cc:	4662      	mov	r2, ip
 80028ce:	08d4      	lsrs	r4, r2, #3
 80028d0:	e6b0      	b.n	8002634 <__aeabi_dsub+0x314>
 80028d2:	000b      	movs	r3, r1
 80028d4:	433b      	orrs	r3, r7
 80028d6:	d100      	bne.n	80028da <__aeabi_dsub+0x5ba>
 80028d8:	e728      	b.n	800272c <__aeabi_dsub+0x40c>
 80028da:	08ff      	lsrs	r7, r7, #3
 80028dc:	074b      	lsls	r3, r1, #29
 80028de:	465d      	mov	r5, fp
 80028e0:	433b      	orrs	r3, r7
 80028e2:	08cc      	lsrs	r4, r1, #3
 80028e4:	e697      	b.n	8002616 <__aeabi_dsub+0x2f6>
 80028e6:	2302      	movs	r3, #2
 80028e8:	4698      	mov	r8, r3
 80028ea:	e736      	b.n	800275a <__aeabi_dsub+0x43a>
 80028ec:	1afc      	subs	r4, r7, r3
 80028ee:	42a7      	cmp	r7, r4
 80028f0:	41bf      	sbcs	r7, r7
 80028f2:	4663      	mov	r3, ip
 80028f4:	427f      	negs	r7, r7
 80028f6:	1ac9      	subs	r1, r1, r3
 80028f8:	1bcb      	subs	r3, r1, r7
 80028fa:	4699      	mov	r9, r3
 80028fc:	2301      	movs	r3, #1
 80028fe:	465d      	mov	r5, fp
 8002900:	4698      	mov	r8, r3
 8002902:	e55e      	b.n	80023c2 <__aeabi_dsub+0xa2>
 8002904:	074b      	lsls	r3, r1, #29
 8002906:	08ff      	lsrs	r7, r7, #3
 8002908:	433b      	orrs	r3, r7
 800290a:	08cc      	lsrs	r4, r1, #3
 800290c:	e692      	b.n	8002634 <__aeabi_dsub+0x314>
 800290e:	1bdc      	subs	r4, r3, r7
 8002910:	4660      	mov	r0, ip
 8002912:	42a3      	cmp	r3, r4
 8002914:	41b6      	sbcs	r6, r6
 8002916:	1a40      	subs	r0, r0, r1
 8002918:	4276      	negs	r6, r6
 800291a:	1b80      	subs	r0, r0, r6
 800291c:	4681      	mov	r9, r0
 800291e:	0200      	lsls	r0, r0, #8
 8002920:	d560      	bpl.n	80029e4 <__aeabi_dsub+0x6c4>
 8002922:	1afc      	subs	r4, r7, r3
 8002924:	42a7      	cmp	r7, r4
 8002926:	41bf      	sbcs	r7, r7
 8002928:	4663      	mov	r3, ip
 800292a:	427f      	negs	r7, r7
 800292c:	1ac9      	subs	r1, r1, r3
 800292e:	1bcb      	subs	r3, r1, r7
 8002930:	4699      	mov	r9, r3
 8002932:	465d      	mov	r5, fp
 8002934:	e576      	b.n	8002424 <__aeabi_dsub+0x104>
 8002936:	08ff      	lsrs	r7, r7, #3
 8002938:	074b      	lsls	r3, r1, #29
 800293a:	433b      	orrs	r3, r7
 800293c:	08cc      	lsrs	r4, r1, #3
 800293e:	e667      	b.n	8002610 <__aeabi_dsub+0x2f0>
 8002940:	000a      	movs	r2, r1
 8002942:	08db      	lsrs	r3, r3, #3
 8002944:	433a      	orrs	r2, r7
 8002946:	d100      	bne.n	800294a <__aeabi_dsub+0x62a>
 8002948:	e66f      	b.n	800262a <__aeabi_dsub+0x30a>
 800294a:	4662      	mov	r2, ip
 800294c:	0752      	lsls	r2, r2, #29
 800294e:	4313      	orrs	r3, r2
 8002950:	4662      	mov	r2, ip
 8002952:	08d4      	lsrs	r4, r2, #3
 8002954:	2280      	movs	r2, #128	; 0x80
 8002956:	0312      	lsls	r2, r2, #12
 8002958:	4214      	tst	r4, r2
 800295a:	d007      	beq.n	800296c <__aeabi_dsub+0x64c>
 800295c:	08c8      	lsrs	r0, r1, #3
 800295e:	4210      	tst	r0, r2
 8002960:	d104      	bne.n	800296c <__aeabi_dsub+0x64c>
 8002962:	465d      	mov	r5, fp
 8002964:	0004      	movs	r4, r0
 8002966:	08fb      	lsrs	r3, r7, #3
 8002968:	0749      	lsls	r1, r1, #29
 800296a:	430b      	orrs	r3, r1
 800296c:	0f5a      	lsrs	r2, r3, #29
 800296e:	00db      	lsls	r3, r3, #3
 8002970:	08db      	lsrs	r3, r3, #3
 8002972:	0752      	lsls	r2, r2, #29
 8002974:	4313      	orrs	r3, r2
 8002976:	e65d      	b.n	8002634 <__aeabi_dsub+0x314>
 8002978:	074b      	lsls	r3, r1, #29
 800297a:	08ff      	lsrs	r7, r7, #3
 800297c:	433b      	orrs	r3, r7
 800297e:	08cc      	lsrs	r4, r1, #3
 8002980:	e649      	b.n	8002616 <__aeabi_dsub+0x2f6>
 8002982:	19dc      	adds	r4, r3, r7
 8002984:	429c      	cmp	r4, r3
 8002986:	419b      	sbcs	r3, r3
 8002988:	4461      	add	r1, ip
 800298a:	4689      	mov	r9, r1
 800298c:	425b      	negs	r3, r3
 800298e:	4499      	add	r9, r3
 8002990:	464b      	mov	r3, r9
 8002992:	021b      	lsls	r3, r3, #8
 8002994:	d400      	bmi.n	8002998 <__aeabi_dsub+0x678>
 8002996:	e631      	b.n	80025fc <__aeabi_dsub+0x2dc>
 8002998:	464a      	mov	r2, r9
 800299a:	4b17      	ldr	r3, [pc, #92]	; (80029f8 <__aeabi_dsub+0x6d8>)
 800299c:	401a      	ands	r2, r3
 800299e:	2301      	movs	r3, #1
 80029a0:	4691      	mov	r9, r2
 80029a2:	4698      	mov	r8, r3
 80029a4:	e62a      	b.n	80025fc <__aeabi_dsub+0x2dc>
 80029a6:	0016      	movs	r6, r2
 80029a8:	4664      	mov	r4, ip
 80029aa:	3e20      	subs	r6, #32
 80029ac:	40f4      	lsrs	r4, r6
 80029ae:	46a0      	mov	r8, r4
 80029b0:	2a20      	cmp	r2, #32
 80029b2:	d005      	beq.n	80029c0 <__aeabi_dsub+0x6a0>
 80029b4:	2640      	movs	r6, #64	; 0x40
 80029b6:	4664      	mov	r4, ip
 80029b8:	1ab2      	subs	r2, r6, r2
 80029ba:	4094      	lsls	r4, r2
 80029bc:	4323      	orrs	r3, r4
 80029be:	469a      	mov	sl, r3
 80029c0:	4654      	mov	r4, sl
 80029c2:	1e63      	subs	r3, r4, #1
 80029c4:	419c      	sbcs	r4, r3
 80029c6:	4643      	mov	r3, r8
 80029c8:	431c      	orrs	r4, r3
 80029ca:	e5db      	b.n	8002584 <__aeabi_dsub+0x264>
 80029cc:	0002      	movs	r2, r0
 80029ce:	2400      	movs	r4, #0
 80029d0:	2300      	movs	r3, #0
 80029d2:	e548      	b.n	8002466 <__aeabi_dsub+0x146>
 80029d4:	19dc      	adds	r4, r3, r7
 80029d6:	42bc      	cmp	r4, r7
 80029d8:	41bf      	sbcs	r7, r7
 80029da:	4461      	add	r1, ip
 80029dc:	4689      	mov	r9, r1
 80029de:	427f      	negs	r7, r7
 80029e0:	44b9      	add	r9, r7
 80029e2:	e738      	b.n	8002856 <__aeabi_dsub+0x536>
 80029e4:	464b      	mov	r3, r9
 80029e6:	4323      	orrs	r3, r4
 80029e8:	d100      	bne.n	80029ec <__aeabi_dsub+0x6cc>
 80029ea:	e69f      	b.n	800272c <__aeabi_dsub+0x40c>
 80029ec:	e606      	b.n	80025fc <__aeabi_dsub+0x2dc>
 80029ee:	46c0      	nop			; (mov r8, r8)
 80029f0:	000007fe 	.word	0x000007fe
 80029f4:	000007ff 	.word	0x000007ff
 80029f8:	ff7fffff 	.word	0xff7fffff
 80029fc:	08ff      	lsrs	r7, r7, #3
 80029fe:	074b      	lsls	r3, r1, #29
 8002a00:	433b      	orrs	r3, r7
 8002a02:	08cc      	lsrs	r4, r1, #3
 8002a04:	e616      	b.n	8002634 <__aeabi_dsub+0x314>
 8002a06:	4662      	mov	r2, ip
 8002a08:	08db      	lsrs	r3, r3, #3
 8002a0a:	0752      	lsls	r2, r2, #29
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	4662      	mov	r2, ip
 8002a10:	08d4      	lsrs	r4, r2, #3
 8002a12:	2280      	movs	r2, #128	; 0x80
 8002a14:	0312      	lsls	r2, r2, #12
 8002a16:	4214      	tst	r4, r2
 8002a18:	d007      	beq.n	8002a2a <__aeabi_dsub+0x70a>
 8002a1a:	08c8      	lsrs	r0, r1, #3
 8002a1c:	4210      	tst	r0, r2
 8002a1e:	d104      	bne.n	8002a2a <__aeabi_dsub+0x70a>
 8002a20:	465d      	mov	r5, fp
 8002a22:	0004      	movs	r4, r0
 8002a24:	08fb      	lsrs	r3, r7, #3
 8002a26:	0749      	lsls	r1, r1, #29
 8002a28:	430b      	orrs	r3, r1
 8002a2a:	0f5a      	lsrs	r2, r3, #29
 8002a2c:	00db      	lsls	r3, r3, #3
 8002a2e:	0752      	lsls	r2, r2, #29
 8002a30:	08db      	lsrs	r3, r3, #3
 8002a32:	4313      	orrs	r3, r2
 8002a34:	e5fe      	b.n	8002634 <__aeabi_dsub+0x314>
 8002a36:	2300      	movs	r3, #0
 8002a38:	4a01      	ldr	r2, [pc, #4]	; (8002a40 <__aeabi_dsub+0x720>)
 8002a3a:	001c      	movs	r4, r3
 8002a3c:	e513      	b.n	8002466 <__aeabi_dsub+0x146>
 8002a3e:	46c0      	nop			; (mov r8, r8)
 8002a40:	000007ff 	.word	0x000007ff

08002a44 <__aeabi_dcmpun>:
 8002a44:	b570      	push	{r4, r5, r6, lr}
 8002a46:	0005      	movs	r5, r0
 8002a48:	480c      	ldr	r0, [pc, #48]	; (8002a7c <__aeabi_dcmpun+0x38>)
 8002a4a:	031c      	lsls	r4, r3, #12
 8002a4c:	0016      	movs	r6, r2
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	030a      	lsls	r2, r1, #12
 8002a52:	0049      	lsls	r1, r1, #1
 8002a54:	0b12      	lsrs	r2, r2, #12
 8002a56:	0d49      	lsrs	r1, r1, #21
 8002a58:	0b24      	lsrs	r4, r4, #12
 8002a5a:	0d5b      	lsrs	r3, r3, #21
 8002a5c:	4281      	cmp	r1, r0
 8002a5e:	d008      	beq.n	8002a72 <__aeabi_dcmpun+0x2e>
 8002a60:	4a06      	ldr	r2, [pc, #24]	; (8002a7c <__aeabi_dcmpun+0x38>)
 8002a62:	2000      	movs	r0, #0
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d103      	bne.n	8002a70 <__aeabi_dcmpun+0x2c>
 8002a68:	0020      	movs	r0, r4
 8002a6a:	4330      	orrs	r0, r6
 8002a6c:	1e43      	subs	r3, r0, #1
 8002a6e:	4198      	sbcs	r0, r3
 8002a70:	bd70      	pop	{r4, r5, r6, pc}
 8002a72:	2001      	movs	r0, #1
 8002a74:	432a      	orrs	r2, r5
 8002a76:	d1fb      	bne.n	8002a70 <__aeabi_dcmpun+0x2c>
 8002a78:	e7f2      	b.n	8002a60 <__aeabi_dcmpun+0x1c>
 8002a7a:	46c0      	nop			; (mov r8, r8)
 8002a7c:	000007ff 	.word	0x000007ff

08002a80 <__aeabi_d2iz>:
 8002a80:	000a      	movs	r2, r1
 8002a82:	b530      	push	{r4, r5, lr}
 8002a84:	4c13      	ldr	r4, [pc, #76]	; (8002ad4 <__aeabi_d2iz+0x54>)
 8002a86:	0053      	lsls	r3, r2, #1
 8002a88:	0309      	lsls	r1, r1, #12
 8002a8a:	0005      	movs	r5, r0
 8002a8c:	0b09      	lsrs	r1, r1, #12
 8002a8e:	2000      	movs	r0, #0
 8002a90:	0d5b      	lsrs	r3, r3, #21
 8002a92:	0fd2      	lsrs	r2, r2, #31
 8002a94:	42a3      	cmp	r3, r4
 8002a96:	dd04      	ble.n	8002aa2 <__aeabi_d2iz+0x22>
 8002a98:	480f      	ldr	r0, [pc, #60]	; (8002ad8 <__aeabi_d2iz+0x58>)
 8002a9a:	4283      	cmp	r3, r0
 8002a9c:	dd02      	ble.n	8002aa4 <__aeabi_d2iz+0x24>
 8002a9e:	4b0f      	ldr	r3, [pc, #60]	; (8002adc <__aeabi_d2iz+0x5c>)
 8002aa0:	18d0      	adds	r0, r2, r3
 8002aa2:	bd30      	pop	{r4, r5, pc}
 8002aa4:	2080      	movs	r0, #128	; 0x80
 8002aa6:	0340      	lsls	r0, r0, #13
 8002aa8:	4301      	orrs	r1, r0
 8002aaa:	480d      	ldr	r0, [pc, #52]	; (8002ae0 <__aeabi_d2iz+0x60>)
 8002aac:	1ac0      	subs	r0, r0, r3
 8002aae:	281f      	cmp	r0, #31
 8002ab0:	dd08      	ble.n	8002ac4 <__aeabi_d2iz+0x44>
 8002ab2:	480c      	ldr	r0, [pc, #48]	; (8002ae4 <__aeabi_d2iz+0x64>)
 8002ab4:	1ac3      	subs	r3, r0, r3
 8002ab6:	40d9      	lsrs	r1, r3
 8002ab8:	000b      	movs	r3, r1
 8002aba:	4258      	negs	r0, r3
 8002abc:	2a00      	cmp	r2, #0
 8002abe:	d1f0      	bne.n	8002aa2 <__aeabi_d2iz+0x22>
 8002ac0:	0018      	movs	r0, r3
 8002ac2:	e7ee      	b.n	8002aa2 <__aeabi_d2iz+0x22>
 8002ac4:	4c08      	ldr	r4, [pc, #32]	; (8002ae8 <__aeabi_d2iz+0x68>)
 8002ac6:	40c5      	lsrs	r5, r0
 8002ac8:	46a4      	mov	ip, r4
 8002aca:	4463      	add	r3, ip
 8002acc:	4099      	lsls	r1, r3
 8002ace:	000b      	movs	r3, r1
 8002ad0:	432b      	orrs	r3, r5
 8002ad2:	e7f2      	b.n	8002aba <__aeabi_d2iz+0x3a>
 8002ad4:	000003fe 	.word	0x000003fe
 8002ad8:	0000041d 	.word	0x0000041d
 8002adc:	7fffffff 	.word	0x7fffffff
 8002ae0:	00000433 	.word	0x00000433
 8002ae4:	00000413 	.word	0x00000413
 8002ae8:	fffffbed 	.word	0xfffffbed

08002aec <__aeabi_i2d>:
 8002aec:	b570      	push	{r4, r5, r6, lr}
 8002aee:	2800      	cmp	r0, #0
 8002af0:	d016      	beq.n	8002b20 <__aeabi_i2d+0x34>
 8002af2:	17c3      	asrs	r3, r0, #31
 8002af4:	18c5      	adds	r5, r0, r3
 8002af6:	405d      	eors	r5, r3
 8002af8:	0fc4      	lsrs	r4, r0, #31
 8002afa:	0028      	movs	r0, r5
 8002afc:	f000 f8d4 	bl	8002ca8 <__clzsi2>
 8002b00:	4a11      	ldr	r2, [pc, #68]	; (8002b48 <__aeabi_i2d+0x5c>)
 8002b02:	1a12      	subs	r2, r2, r0
 8002b04:	280a      	cmp	r0, #10
 8002b06:	dc16      	bgt.n	8002b36 <__aeabi_i2d+0x4a>
 8002b08:	0003      	movs	r3, r0
 8002b0a:	002e      	movs	r6, r5
 8002b0c:	3315      	adds	r3, #21
 8002b0e:	409e      	lsls	r6, r3
 8002b10:	230b      	movs	r3, #11
 8002b12:	1a18      	subs	r0, r3, r0
 8002b14:	40c5      	lsrs	r5, r0
 8002b16:	0552      	lsls	r2, r2, #21
 8002b18:	032d      	lsls	r5, r5, #12
 8002b1a:	0b2d      	lsrs	r5, r5, #12
 8002b1c:	0d53      	lsrs	r3, r2, #21
 8002b1e:	e003      	b.n	8002b28 <__aeabi_i2d+0x3c>
 8002b20:	2400      	movs	r4, #0
 8002b22:	2300      	movs	r3, #0
 8002b24:	2500      	movs	r5, #0
 8002b26:	2600      	movs	r6, #0
 8002b28:	051b      	lsls	r3, r3, #20
 8002b2a:	432b      	orrs	r3, r5
 8002b2c:	07e4      	lsls	r4, r4, #31
 8002b2e:	4323      	orrs	r3, r4
 8002b30:	0030      	movs	r0, r6
 8002b32:	0019      	movs	r1, r3
 8002b34:	bd70      	pop	{r4, r5, r6, pc}
 8002b36:	380b      	subs	r0, #11
 8002b38:	4085      	lsls	r5, r0
 8002b3a:	0552      	lsls	r2, r2, #21
 8002b3c:	032d      	lsls	r5, r5, #12
 8002b3e:	2600      	movs	r6, #0
 8002b40:	0b2d      	lsrs	r5, r5, #12
 8002b42:	0d53      	lsrs	r3, r2, #21
 8002b44:	e7f0      	b.n	8002b28 <__aeabi_i2d+0x3c>
 8002b46:	46c0      	nop			; (mov r8, r8)
 8002b48:	0000041e 	.word	0x0000041e

08002b4c <__aeabi_ui2d>:
 8002b4c:	b510      	push	{r4, lr}
 8002b4e:	1e04      	subs	r4, r0, #0
 8002b50:	d010      	beq.n	8002b74 <__aeabi_ui2d+0x28>
 8002b52:	f000 f8a9 	bl	8002ca8 <__clzsi2>
 8002b56:	4b0f      	ldr	r3, [pc, #60]	; (8002b94 <__aeabi_ui2d+0x48>)
 8002b58:	1a1b      	subs	r3, r3, r0
 8002b5a:	280a      	cmp	r0, #10
 8002b5c:	dc11      	bgt.n	8002b82 <__aeabi_ui2d+0x36>
 8002b5e:	220b      	movs	r2, #11
 8002b60:	0021      	movs	r1, r4
 8002b62:	1a12      	subs	r2, r2, r0
 8002b64:	40d1      	lsrs	r1, r2
 8002b66:	3015      	adds	r0, #21
 8002b68:	030a      	lsls	r2, r1, #12
 8002b6a:	055b      	lsls	r3, r3, #21
 8002b6c:	4084      	lsls	r4, r0
 8002b6e:	0b12      	lsrs	r2, r2, #12
 8002b70:	0d5b      	lsrs	r3, r3, #21
 8002b72:	e001      	b.n	8002b78 <__aeabi_ui2d+0x2c>
 8002b74:	2300      	movs	r3, #0
 8002b76:	2200      	movs	r2, #0
 8002b78:	051b      	lsls	r3, r3, #20
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	0020      	movs	r0, r4
 8002b7e:	0019      	movs	r1, r3
 8002b80:	bd10      	pop	{r4, pc}
 8002b82:	0022      	movs	r2, r4
 8002b84:	380b      	subs	r0, #11
 8002b86:	4082      	lsls	r2, r0
 8002b88:	055b      	lsls	r3, r3, #21
 8002b8a:	0312      	lsls	r2, r2, #12
 8002b8c:	2400      	movs	r4, #0
 8002b8e:	0b12      	lsrs	r2, r2, #12
 8002b90:	0d5b      	lsrs	r3, r3, #21
 8002b92:	e7f1      	b.n	8002b78 <__aeabi_ui2d+0x2c>
 8002b94:	0000041e 	.word	0x0000041e

08002b98 <__aeabi_d2f>:
 8002b98:	0002      	movs	r2, r0
 8002b9a:	004b      	lsls	r3, r1, #1
 8002b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b9e:	0d5b      	lsrs	r3, r3, #21
 8002ba0:	030c      	lsls	r4, r1, #12
 8002ba2:	4e3d      	ldr	r6, [pc, #244]	; (8002c98 <__aeabi_d2f+0x100>)
 8002ba4:	0a64      	lsrs	r4, r4, #9
 8002ba6:	0f40      	lsrs	r0, r0, #29
 8002ba8:	1c5f      	adds	r7, r3, #1
 8002baa:	0fc9      	lsrs	r1, r1, #31
 8002bac:	4304      	orrs	r4, r0
 8002bae:	00d5      	lsls	r5, r2, #3
 8002bb0:	4237      	tst	r7, r6
 8002bb2:	d00a      	beq.n	8002bca <__aeabi_d2f+0x32>
 8002bb4:	4839      	ldr	r0, [pc, #228]	; (8002c9c <__aeabi_d2f+0x104>)
 8002bb6:	181e      	adds	r6, r3, r0
 8002bb8:	2efe      	cmp	r6, #254	; 0xfe
 8002bba:	dd16      	ble.n	8002bea <__aeabi_d2f+0x52>
 8002bbc:	20ff      	movs	r0, #255	; 0xff
 8002bbe:	2400      	movs	r4, #0
 8002bc0:	05c0      	lsls	r0, r0, #23
 8002bc2:	4320      	orrs	r0, r4
 8002bc4:	07c9      	lsls	r1, r1, #31
 8002bc6:	4308      	orrs	r0, r1
 8002bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d106      	bne.n	8002bdc <__aeabi_d2f+0x44>
 8002bce:	432c      	orrs	r4, r5
 8002bd0:	d026      	beq.n	8002c20 <__aeabi_d2f+0x88>
 8002bd2:	2205      	movs	r2, #5
 8002bd4:	0192      	lsls	r2, r2, #6
 8002bd6:	0a54      	lsrs	r4, r2, #9
 8002bd8:	b2d8      	uxtb	r0, r3
 8002bda:	e7f1      	b.n	8002bc0 <__aeabi_d2f+0x28>
 8002bdc:	4325      	orrs	r5, r4
 8002bde:	d0ed      	beq.n	8002bbc <__aeabi_d2f+0x24>
 8002be0:	2080      	movs	r0, #128	; 0x80
 8002be2:	03c0      	lsls	r0, r0, #15
 8002be4:	4304      	orrs	r4, r0
 8002be6:	20ff      	movs	r0, #255	; 0xff
 8002be8:	e7ea      	b.n	8002bc0 <__aeabi_d2f+0x28>
 8002bea:	2e00      	cmp	r6, #0
 8002bec:	dd1b      	ble.n	8002c26 <__aeabi_d2f+0x8e>
 8002bee:	0192      	lsls	r2, r2, #6
 8002bf0:	1e53      	subs	r3, r2, #1
 8002bf2:	419a      	sbcs	r2, r3
 8002bf4:	00e4      	lsls	r4, r4, #3
 8002bf6:	0f6d      	lsrs	r5, r5, #29
 8002bf8:	4322      	orrs	r2, r4
 8002bfa:	432a      	orrs	r2, r5
 8002bfc:	0753      	lsls	r3, r2, #29
 8002bfe:	d048      	beq.n	8002c92 <__aeabi_d2f+0xfa>
 8002c00:	230f      	movs	r3, #15
 8002c02:	4013      	ands	r3, r2
 8002c04:	2b04      	cmp	r3, #4
 8002c06:	d000      	beq.n	8002c0a <__aeabi_d2f+0x72>
 8002c08:	3204      	adds	r2, #4
 8002c0a:	2380      	movs	r3, #128	; 0x80
 8002c0c:	04db      	lsls	r3, r3, #19
 8002c0e:	4013      	ands	r3, r2
 8002c10:	d03f      	beq.n	8002c92 <__aeabi_d2f+0xfa>
 8002c12:	1c70      	adds	r0, r6, #1
 8002c14:	2efe      	cmp	r6, #254	; 0xfe
 8002c16:	d0d1      	beq.n	8002bbc <__aeabi_d2f+0x24>
 8002c18:	0192      	lsls	r2, r2, #6
 8002c1a:	0a54      	lsrs	r4, r2, #9
 8002c1c:	b2c0      	uxtb	r0, r0
 8002c1e:	e7cf      	b.n	8002bc0 <__aeabi_d2f+0x28>
 8002c20:	2000      	movs	r0, #0
 8002c22:	2400      	movs	r4, #0
 8002c24:	e7cc      	b.n	8002bc0 <__aeabi_d2f+0x28>
 8002c26:	0032      	movs	r2, r6
 8002c28:	3217      	adds	r2, #23
 8002c2a:	db22      	blt.n	8002c72 <__aeabi_d2f+0xda>
 8002c2c:	2080      	movs	r0, #128	; 0x80
 8002c2e:	0400      	lsls	r0, r0, #16
 8002c30:	4320      	orrs	r0, r4
 8002c32:	241e      	movs	r4, #30
 8002c34:	1ba4      	subs	r4, r4, r6
 8002c36:	2c1f      	cmp	r4, #31
 8002c38:	dd1d      	ble.n	8002c76 <__aeabi_d2f+0xde>
 8002c3a:	2202      	movs	r2, #2
 8002c3c:	4252      	negs	r2, r2
 8002c3e:	1b96      	subs	r6, r2, r6
 8002c40:	0002      	movs	r2, r0
 8002c42:	40f2      	lsrs	r2, r6
 8002c44:	0016      	movs	r6, r2
 8002c46:	2c20      	cmp	r4, #32
 8002c48:	d004      	beq.n	8002c54 <__aeabi_d2f+0xbc>
 8002c4a:	4a15      	ldr	r2, [pc, #84]	; (8002ca0 <__aeabi_d2f+0x108>)
 8002c4c:	4694      	mov	ip, r2
 8002c4e:	4463      	add	r3, ip
 8002c50:	4098      	lsls	r0, r3
 8002c52:	4305      	orrs	r5, r0
 8002c54:	002a      	movs	r2, r5
 8002c56:	1e53      	subs	r3, r2, #1
 8002c58:	419a      	sbcs	r2, r3
 8002c5a:	4332      	orrs	r2, r6
 8002c5c:	2600      	movs	r6, #0
 8002c5e:	0753      	lsls	r3, r2, #29
 8002c60:	d1ce      	bne.n	8002c00 <__aeabi_d2f+0x68>
 8002c62:	2480      	movs	r4, #128	; 0x80
 8002c64:	0013      	movs	r3, r2
 8002c66:	04e4      	lsls	r4, r4, #19
 8002c68:	2001      	movs	r0, #1
 8002c6a:	4023      	ands	r3, r4
 8002c6c:	4222      	tst	r2, r4
 8002c6e:	d1d3      	bne.n	8002c18 <__aeabi_d2f+0x80>
 8002c70:	e7b0      	b.n	8002bd4 <__aeabi_d2f+0x3c>
 8002c72:	2300      	movs	r3, #0
 8002c74:	e7ad      	b.n	8002bd2 <__aeabi_d2f+0x3a>
 8002c76:	4a0b      	ldr	r2, [pc, #44]	; (8002ca4 <__aeabi_d2f+0x10c>)
 8002c78:	4694      	mov	ip, r2
 8002c7a:	002a      	movs	r2, r5
 8002c7c:	40e2      	lsrs	r2, r4
 8002c7e:	0014      	movs	r4, r2
 8002c80:	002a      	movs	r2, r5
 8002c82:	4463      	add	r3, ip
 8002c84:	409a      	lsls	r2, r3
 8002c86:	4098      	lsls	r0, r3
 8002c88:	1e55      	subs	r5, r2, #1
 8002c8a:	41aa      	sbcs	r2, r5
 8002c8c:	4302      	orrs	r2, r0
 8002c8e:	4322      	orrs	r2, r4
 8002c90:	e7e4      	b.n	8002c5c <__aeabi_d2f+0xc4>
 8002c92:	0033      	movs	r3, r6
 8002c94:	e79e      	b.n	8002bd4 <__aeabi_d2f+0x3c>
 8002c96:	46c0      	nop			; (mov r8, r8)
 8002c98:	000007fe 	.word	0x000007fe
 8002c9c:	fffffc80 	.word	0xfffffc80
 8002ca0:	fffffca2 	.word	0xfffffca2
 8002ca4:	fffffc82 	.word	0xfffffc82

08002ca8 <__clzsi2>:
 8002ca8:	211c      	movs	r1, #28
 8002caa:	2301      	movs	r3, #1
 8002cac:	041b      	lsls	r3, r3, #16
 8002cae:	4298      	cmp	r0, r3
 8002cb0:	d301      	bcc.n	8002cb6 <__clzsi2+0xe>
 8002cb2:	0c00      	lsrs	r0, r0, #16
 8002cb4:	3910      	subs	r1, #16
 8002cb6:	0a1b      	lsrs	r3, r3, #8
 8002cb8:	4298      	cmp	r0, r3
 8002cba:	d301      	bcc.n	8002cc0 <__clzsi2+0x18>
 8002cbc:	0a00      	lsrs	r0, r0, #8
 8002cbe:	3908      	subs	r1, #8
 8002cc0:	091b      	lsrs	r3, r3, #4
 8002cc2:	4298      	cmp	r0, r3
 8002cc4:	d301      	bcc.n	8002cca <__clzsi2+0x22>
 8002cc6:	0900      	lsrs	r0, r0, #4
 8002cc8:	3904      	subs	r1, #4
 8002cca:	a202      	add	r2, pc, #8	; (adr r2, 8002cd4 <__clzsi2+0x2c>)
 8002ccc:	5c10      	ldrb	r0, [r2, r0]
 8002cce:	1840      	adds	r0, r0, r1
 8002cd0:	4770      	bx	lr
 8002cd2:	46c0      	nop			; (mov r8, r8)
 8002cd4:	02020304 	.word	0x02020304
 8002cd8:	01010101 	.word	0x01010101
	...

08002ce4 <__clzdi2>:
 8002ce4:	b510      	push	{r4, lr}
 8002ce6:	2900      	cmp	r1, #0
 8002ce8:	d103      	bne.n	8002cf2 <__clzdi2+0xe>
 8002cea:	f7ff ffdd 	bl	8002ca8 <__clzsi2>
 8002cee:	3020      	adds	r0, #32
 8002cf0:	e002      	b.n	8002cf8 <__clzdi2+0x14>
 8002cf2:	0008      	movs	r0, r1
 8002cf4:	f7ff ffd8 	bl	8002ca8 <__clzsi2>
 8002cf8:	bd10      	pop	{r4, pc}
 8002cfa:	46c0      	nop			; (mov r8, r8)

08002cfc <new_adc_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: hadc is the adc and _total_ranks are the total ranks.
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created ADCSensor object
ADCSensor *new_adc_sensor(ADC_HandleTypeDef *hadc, uint8_t _total_ranks) {
 8002cfc:	b570      	push	{r4, r5, r6, lr}
 8002cfe:	0006      	movs	r6, r0
    ADCSensor *adc_sensor = (ADCSensor*) malloc(sizeof(ADCSensor));
 8002d00:	201c      	movs	r0, #28
ADCSensor *new_adc_sensor(ADC_HandleTypeDef *hadc, uint8_t _total_ranks) {
 8002d02:	000c      	movs	r4, r1
    ADCSensor *adc_sensor = (ADCSensor*) malloc(sizeof(ADCSensor));
 8002d04:	f003 fec0 	bl	8006a88 <malloc>
 8002d08:	0005      	movs	r5, r0
    adc_sensor->adc = hadc;
 8002d0a:	6006      	str	r6, [r0, #0]
    adc_sensor->total_ranks = _total_ranks;
 8002d0c:	7104      	strb	r4, [r0, #4]
    for (uint8_t i = 0; i < _total_ranks; ++i) {
 8002d0e:	2c00      	cmp	r4, #0
 8002d10:	d004      	beq.n	8002d1c <new_adc_sensor+0x20>
        adc_sensor->values[i] = 0;
 8002d12:	2100      	movs	r1, #0
 8002d14:	0062      	lsls	r2, r4, #1
 8002d16:	3006      	adds	r0, #6
 8002d18:	f003 fec9 	bl	8006aae <memset>
    }
    return adc_sensor;
}
 8002d1c:	0028      	movs	r0, r5
 8002d1e:	bd70      	pop	{r4, r5, r6, pc}

08002d20 <get_adc_sensor_value>:
// REQUIRES: adc_sensor is an ADCSensor object and rank is the index
// MODIFIES: nothing
// EFFECTS: Returns the currently stored value of trigger.
// Expect an integer between 0 and 4096.
uint16_t get_adc_sensor_value(ADCSensor *adc_sensor, uint8_t rank) {
    return adc_sensor->values[rank];
 8002d20:	0049      	lsls	r1, r1, #1
 8002d22:	1840      	adds	r0, r0, r1
 8002d24:	88c0      	ldrh	r0, [r0, #6]
}
 8002d26:	4770      	bx	lr

08002d28 <update_adc_sensor_values>:

// REQUIRES: adc_sensor is an ADCSensor object
// MODIFIES: values
// EFFECTS: Updates the stored value of value.
void update_adc_sensor_values(ADCSensor *adc_sensor) {
 8002d28:	b570      	push	{r4, r5, r6, lr}
	for (int i = 0; i < adc_sensor->total_ranks; ++i) {
 8002d2a:	7902      	ldrb	r2, [r0, #4]
void update_adc_sensor_values(ADCSensor *adc_sensor) {
 8002d2c:	0005      	movs	r5, r0
	for (int i = 0; i < adc_sensor->total_ranks; ++i) {
 8002d2e:	2400      	movs	r4, #0
		HAL_ADC_Start_DMA(adc_sensor->adc, adc_sensor->values, adc_sensor->total_ranks);
 8002d30:	1d86      	adds	r6, r0, #6
	for (int i = 0; i < adc_sensor->total_ranks; ++i) {
 8002d32:	2a00      	cmp	r2, #0
 8002d34:	d007      	beq.n	8002d46 <update_adc_sensor_values+0x1e>
		HAL_ADC_Start_DMA(adc_sensor->adc, adc_sensor->values, adc_sensor->total_ranks);
 8002d36:	0031      	movs	r1, r6
 8002d38:	6828      	ldr	r0, [r5, #0]
 8002d3a:	f001 fcd3 	bl	80046e4 <HAL_ADC_Start_DMA>
	for (int i = 0; i < adc_sensor->total_ranks; ++i) {
 8002d3e:	792a      	ldrb	r2, [r5, #4]
 8002d40:	3401      	adds	r4, #1
 8002d42:	42a2      	cmp	r2, r4
 8002d44:	dcf7      	bgt.n	8002d36 <update_adc_sensor_values+0xe>
	}
}
 8002d46:	bd70      	pop	{r4, r5, r6, pc}

08002d48 <new_battery_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _adc_sensor is an ADCSensor object and _rank is the adc rank
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created BatterySensor object
BatterySensor *new_battery_sensor(ADCSensor *_adc_sensor, uint8_t _rank) {
 8002d48:	b570      	push	{r4, r5, r6, lr}
 8002d4a:	0005      	movs	r5, r0
	BatterySensor *battery_sensor = (BatterySensor*) malloc(sizeof(BatterySensor));
 8002d4c:	2008      	movs	r0, #8
BatterySensor *new_battery_sensor(ADCSensor *_adc_sensor, uint8_t _rank) {
 8002d4e:	000c      	movs	r4, r1
	BatterySensor *battery_sensor = (BatterySensor*) malloc(sizeof(BatterySensor));
 8002d50:	f003 fe9a 	bl	8006a88 <malloc>
	battery_sensor->adc_sensor = _adc_sensor;
 8002d54:	6005      	str	r5, [r0, #0]
	battery_sensor->rank = _rank;
 8002d56:	7104      	strb	r4, [r0, #4]
	return battery_sensor;
}
 8002d58:	bd70      	pop	{r4, r5, r6, pc}
 8002d5a:	46c0      	nop			; (mov r8, r8)

08002d5c <get_battery_sensor_data>:

// REQUIRES: battery_sensor is a BatterySensor object
// MODIFIES: nothing
// EFFECTS: Returns the currently stored value battery sensor data.
uint8_t get_battery_sensor_data(BatterySensor *battery_sensor) {
 8002d5c:	b510      	push	{r4, lr}
    uint32_t raw_value = get_adc_sensor_value(battery_sensor->adc_sensor, battery_sensor->rank);
 8002d5e:	7901      	ldrb	r1, [r0, #4]
 8002d60:	6800      	ldr	r0, [r0, #0]
 8002d62:	f7ff ffdd 	bl	8002d20 <get_adc_sensor_value>
    float voltage = raw_value * 3.3f / 64.0;
 8002d66:	f7fe f8ef 	bl	8000f48 <__aeabi_ui2f>
 8002d6a:	490f      	ldr	r1, [pc, #60]	; (8002da8 <get_battery_sensor_data+0x4c>)
 8002d6c:	f7fd fdf8 	bl	8000960 <__aeabi_fmul>
 8002d70:	21f2      	movs	r1, #242	; 0xf2
 8002d72:	0589      	lsls	r1, r1, #22
 8002d74:	f7fd fdf4 	bl	8000960 <__aeabi_fmul>
    if (voltage > BATTERY_SENSOR_FIVE_BATTERY) {
 8002d78:	490c      	ldr	r1, [pc, #48]	; (8002dac <get_battery_sensor_data+0x50>)
    float voltage = raw_value * 3.3f / 64.0;
 8002d7a:	1c04      	adds	r4, r0, #0
    if (voltage > BATTERY_SENSOR_FIVE_BATTERY) {
 8002d7c:	f7fd fbb8 	bl	80004f0 <__aeabi_fcmpgt>
 8002d80:	2800      	cmp	r0, #0
 8002d82:	d10c      	bne.n	8002d9e <get_battery_sensor_data+0x42>
    	return 5;
    }
    else if (voltage > BATTERY_SENSOR_THREE_BATTERY) {
 8002d84:	490a      	ldr	r1, [pc, #40]	; (8002db0 <get_battery_sensor_data+0x54>)
 8002d86:	1c20      	adds	r0, r4, #0
 8002d88:	f7fd fbb2 	bl	80004f0 <__aeabi_fcmpgt>
 8002d8c:	2800      	cmp	r0, #0
 8002d8e:	d108      	bne.n	8002da2 <get_battery_sensor_data+0x46>
//    	return 3;
    	return 2; // This is done temporarily to make noise for the controller. (It only makes noise at 2 or less).
    }
    else if (voltage > BATTERY_SENSOR_TWO_BATTERY) {
 8002d90:	4908      	ldr	r1, [pc, #32]	; (8002db4 <get_battery_sensor_data+0x58>)
 8002d92:	1c20      	adds	r0, r4, #0
 8002d94:	f7fd fbac 	bl	80004f0 <__aeabi_fcmpgt>
    	return 5;
 8002d98:	1e43      	subs	r3, r0, #1
 8002d9a:	4198      	sbcs	r0, r3
//    	return 2;
    	return 1; // This is done temporarily to make noise for the controller. (It only makes noise at 2 or less).
    }
    return 0;
}
 8002d9c:	bd10      	pop	{r4, pc}
    	return 5;
 8002d9e:	2005      	movs	r0, #5
 8002da0:	e7fc      	b.n	8002d9c <get_battery_sensor_data+0x40>
    	return 2; // This is done temporarily to make noise for the controller. (It only makes noise at 2 or less).
 8002da2:	2002      	movs	r0, #2
 8002da4:	e7fa      	b.n	8002d9c <get_battery_sensor_data+0x40>
 8002da6:	46c0      	nop			; (mov r8, r8)
 8002da8:	40533333 	.word	0x40533333
 8002dac:	3faccccd 	.word	0x3faccccd
 8002db0:	3f8ccccd 	.word	0x3f8ccccd
 8002db4:	3f333333 	.word	0x3f333333

08002db8 <new_wireless>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: huart is a UART channel
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Wireless object
Wireless *new_wireless(UART_HandleTypeDef *huart) {
 8002db8:	b510      	push	{r4, lr}
 8002dba:	0004      	movs	r4, r0
	Wireless *wireless = (Wireless*) malloc(sizeof(Wireless));
 8002dbc:	2018      	movs	r0, #24
 8002dbe:	f003 fe63 	bl	8006a88 <malloc>
	wireless->uart = huart;
 8002dc2:	6004      	str	r4, [r0, #0]
	return wireless;
}
 8002dc4:	bd10      	pop	{r4, pc}
 8002dc6:	46c0      	nop			; (mov r8, r8)

08002dc8 <refresh_wireless_status>:
// REQUIRES: wireless is a Wireless object
// MODIFIES: Nothing
// EFFECTS: Increases ms_since_comms.
// Assumes function is called every 2 ms
void refresh_wireless_status(Wireless *wireless) {
	wireless->ms_since_comms += 2;
 8002dc8:	6943      	ldr	r3, [r0, #20]
 8002dca:	3302      	adds	r3, #2
 8002dcc:	6143      	str	r3, [r0, #20]
}
 8002dce:	4770      	bx	lr

08002dd0 <is_wireless_comms_lost>:

// REQUIRES: wireless is a Wireless object
// MODIFIES: Nothing
// EFFECTS: Returns whether or not wireless comms were lost
bool is_wireless_comms_lost(Wireless *wireless) {
	return wireless->ms_since_comms >= TIME_INDICATING_WIRELESS_COMMS_LOST_MS;
 8002dd0:	6943      	ldr	r3, [r0, #20]
 8002dd2:	4802      	ldr	r0, [pc, #8]	; (8002ddc <is_wireless_comms_lost+0xc>)
 8002dd4:	4298      	cmp	r0, r3
 8002dd6:	4180      	sbcs	r0, r0
 8002dd8:	4240      	negs	r0, r0
}
 8002dda:	4770      	bx	lr
 8002ddc:	00000bb7 	.word	0x00000bb7

08002de0 <send_wireless_speed>:

// REQUIRES: wireless is a Wireless object
// and speed is the speed data
// MODIFIES: Nothing
// EFFECTS: Sends speed data over wireless
void send_wireless_speed(Wireless *wireless, int speed) {
 8002de0:	b510      	push	{r4, lr}
 8002de2:	0004      	movs	r4, r0
 8002de4:	b084      	sub	sp, #16
 8002de6:	000a      	movs	r2, r1
	char string[sizeof(wireless->uart_buffer)];
	sprintf((char *)string, "S%iES%iE", speed, speed);
 8002de8:	000b      	movs	r3, r1
 8002dea:	a801      	add	r0, sp, #4
 8002dec:	4908      	ldr	r1, [pc, #32]	; (8002e10 <send_wireless_speed+0x30>)
 8002dee:	f004 fdd5 	bl	800799c <siprintf>
// REQUIRES: wireless is a Wireless object
// and string is an array of 10 characters.
// MODIFIES: Nothing
// EFFECTS: Sends the character array over wireless
void send_wireless_string_10(Wireless *wireless, char string[10]) {
	HAL_Delay(50);
 8002df2:	2032      	movs	r0, #50	; 0x32
 8002df4:	f001 f948 	bl	8004088 <HAL_Delay>
	HAL_UART_Transmit(wireless->uart, (uint8_t *)string, sizeof(wireless->uart_buffer), 200);
 8002df8:	23c8      	movs	r3, #200	; 0xc8
 8002dfa:	220a      	movs	r2, #10
 8002dfc:	a901      	add	r1, sp, #4
 8002dfe:	6820      	ldr	r0, [r4, #0]
 8002e00:	f003 fc14 	bl	800662c <HAL_UART_Transmit>
	HAL_Delay(50);
 8002e04:	2032      	movs	r0, #50	; 0x32
 8002e06:	f001 f93f 	bl	8004088 <HAL_Delay>
}
 8002e0a:	b004      	add	sp, #16
 8002e0c:	bd10      	pop	{r4, pc}
 8002e0e:	46c0      	nop			; (mov r8, r8)
 8002e10:	0800b5d8 	.word	0x0800b5d8

08002e14 <send_wireless_detect_skater_status>:
void send_wireless_detect_skater_status(Wireless *wireless, uint8_t skater_status) {
 8002e14:	b510      	push	{r4, lr}
 8002e16:	0004      	movs	r4, r0
 8002e18:	b084      	sub	sp, #16
 8002e1a:	000a      	movs	r2, r1
	sprintf((char *)string, "D%iED%iE", skater_status, skater_status);
 8002e1c:	000b      	movs	r3, r1
 8002e1e:	a801      	add	r0, sp, #4
 8002e20:	4908      	ldr	r1, [pc, #32]	; (8002e44 <send_wireless_detect_skater_status+0x30>)
 8002e22:	f004 fdbb 	bl	800799c <siprintf>
	HAL_Delay(50);
 8002e26:	2032      	movs	r0, #50	; 0x32
 8002e28:	f001 f92e 	bl	8004088 <HAL_Delay>
	HAL_UART_Transmit(wireless->uart, (uint8_t *)string, sizeof(wireless->uart_buffer), 200);
 8002e2c:	23c8      	movs	r3, #200	; 0xc8
 8002e2e:	220a      	movs	r2, #10
 8002e30:	a901      	add	r1, sp, #4
 8002e32:	6820      	ldr	r0, [r4, #0]
 8002e34:	f003 fbfa 	bl	800662c <HAL_UART_Transmit>
	HAL_Delay(50);
 8002e38:	2032      	movs	r0, #50	; 0x32
 8002e3a:	f001 f925 	bl	8004088 <HAL_Delay>
}
 8002e3e:	b004      	add	sp, #16
 8002e40:	bd10      	pop	{r4, pc}
 8002e42:	46c0      	nop			; (mov r8, r8)
 8002e44:	0800b5e4 	.word	0x0800b5e4

08002e48 <send_wireless_battery_data>:
void send_wireless_battery_data(Wireless *wireless, int battery_data) {
 8002e48:	b510      	push	{r4, lr}
 8002e4a:	0004      	movs	r4, r0
 8002e4c:	b084      	sub	sp, #16
 8002e4e:	000a      	movs	r2, r1
	sprintf((char *)string, "B%iEB%iE", battery_data, battery_data);
 8002e50:	000b      	movs	r3, r1
 8002e52:	a801      	add	r0, sp, #4
 8002e54:	4908      	ldr	r1, [pc, #32]	; (8002e78 <send_wireless_battery_data+0x30>)
 8002e56:	f004 fda1 	bl	800799c <siprintf>
	HAL_Delay(50);
 8002e5a:	2032      	movs	r0, #50	; 0x32
 8002e5c:	f001 f914 	bl	8004088 <HAL_Delay>
	HAL_UART_Transmit(wireless->uart, (uint8_t *)string, sizeof(wireless->uart_buffer), 200);
 8002e60:	23c8      	movs	r3, #200	; 0xc8
 8002e62:	220a      	movs	r2, #10
 8002e64:	a901      	add	r1, sp, #4
 8002e66:	6820      	ldr	r0, [r4, #0]
 8002e68:	f003 fbe0 	bl	800662c <HAL_UART_Transmit>
	HAL_Delay(50);
 8002e6c:	2032      	movs	r0, #50	; 0x32
 8002e6e:	f001 f90b 	bl	8004088 <HAL_Delay>
}
 8002e72:	b004      	add	sp, #16
 8002e74:	bd10      	pop	{r4, pc}
 8002e76:	46c0      	nop			; (mov r8, r8)
 8002e78:	0800b5f0 	.word	0x0800b5f0

08002e7c <parse_wireless_message>:
bool parse_wireless_message(Wireless *wireless, char start_char) {
 8002e7c:	b530      	push	{r4, r5, lr}
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8002e7e:	7903      	ldrb	r3, [r0, #4]
bool parse_wireless_message(Wireless *wireless, char start_char) {
 8002e80:	0004      	movs	r4, r0
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8002e82:	7942      	ldrb	r2, [r0, #5]
bool parse_wireless_message(Wireless *wireless, char start_char) {
 8002e84:	b083      	sub	sp, #12
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8002e86:	428b      	cmp	r3, r1
 8002e88:	d021      	beq.n	8002ece <parse_wireless_message+0x52>
 8002e8a:	428a      	cmp	r2, r1
 8002e8c:	d100      	bne.n	8002e90 <parse_wireless_message+0x14>
 8002e8e:	e078      	b.n	8002f82 <parse_wireless_message+0x106>
 8002e90:	79a2      	ldrb	r2, [r4, #6]
 8002e92:	428a      	cmp	r2, r1
 8002e94:	d100      	bne.n	8002e98 <parse_wireless_message+0x1c>
 8002e96:	e07c      	b.n	8002f92 <parse_wireless_message+0x116>
 8002e98:	79e2      	ldrb	r2, [r4, #7]
 8002e9a:	428a      	cmp	r2, r1
 8002e9c:	d100      	bne.n	8002ea0 <parse_wireless_message+0x24>
 8002e9e:	e080      	b.n	8002fa2 <parse_wireless_message+0x126>
 8002ea0:	7a22      	ldrb	r2, [r4, #8]
 8002ea2:	428a      	cmp	r2, r1
 8002ea4:	d100      	bne.n	8002ea8 <parse_wireless_message+0x2c>
 8002ea6:	e084      	b.n	8002fb2 <parse_wireless_message+0x136>
 8002ea8:	7a62      	ldrb	r2, [r4, #9]
 8002eaa:	428a      	cmp	r2, r1
 8002eac:	d100      	bne.n	8002eb0 <parse_wireless_message+0x34>
 8002eae:	e088      	b.n	8002fc2 <parse_wireless_message+0x146>
 8002eb0:	7aa2      	ldrb	r2, [r4, #10]
 8002eb2:	428a      	cmp	r2, r1
 8002eb4:	d100      	bne.n	8002eb8 <parse_wireless_message+0x3c>
 8002eb6:	e08c      	b.n	8002fd2 <parse_wireless_message+0x156>
 8002eb8:	7ae2      	ldrb	r2, [r4, #11]
 8002eba:	428a      	cmp	r2, r1
 8002ebc:	d100      	bne.n	8002ec0 <parse_wireless_message+0x44>
 8002ebe:	e090      	b.n	8002fe2 <parse_wireless_message+0x166>
 8002ec0:	7b22      	ldrb	r2, [r4, #12]
	if (start_of_transmit == -1) return false;
 8002ec2:	2000      	movs	r0, #0
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8002ec4:	428a      	cmp	r2, r1
 8002ec6:	d100      	bne.n	8002eca <parse_wireless_message+0x4e>
 8002ec8:	e093      	b.n	8002ff2 <parse_wireless_message+0x176>
}
 8002eca:	b003      	add	sp, #12
 8002ecc:	bd30      	pop	{r4, r5, pc}
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8002ece:	4b54      	ldr	r3, [pc, #336]	; (8003020 <parse_wireless_message+0x1a4>)
 8002ed0:	5c98      	ldrb	r0, [r3, r2]
 8002ed2:	0740      	lsls	r0, r0, #29
 8002ed4:	d5d9      	bpl.n	8002e8a <parse_wireless_message+0xe>
 8002ed6:	2101      	movs	r1, #1
		if (wireless->uart_buffer[i] == 'E') {
 8002ed8:	1862      	adds	r2, r4, r1
 8002eda:	7912      	ldrb	r2, [r2, #4]
 8002edc:	2a45      	cmp	r2, #69	; 0x45
 8002ede:	d100      	bne.n	8002ee2 <parse_wireless_message+0x66>
 8002ee0:	e09c      	b.n	800301c <parse_wireless_message+0x1a0>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002ee2:	1c4a      	adds	r2, r1, #1
 8002ee4:	2909      	cmp	r1, #9
 8002ee6:	d04a      	beq.n	8002f7e <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002ee8:	18a0      	adds	r0, r4, r2
 8002eea:	7900      	ldrb	r0, [r0, #4]
 8002eec:	2845      	cmp	r0, #69	; 0x45
 8002eee:	d100      	bne.n	8002ef2 <parse_wireless_message+0x76>
 8002ef0:	e088      	b.n	8003004 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002ef2:	5c1a      	ldrb	r2, [r3, r0]
 8002ef4:	2004      	movs	r0, #4
 8002ef6:	4210      	tst	r0, r2
 8002ef8:	d041      	beq.n	8002f7e <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002efa:	1c8a      	adds	r2, r1, #2
 8002efc:	2908      	cmp	r1, #8
 8002efe:	d03e      	beq.n	8002f7e <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f00:	18a5      	adds	r5, r4, r2
 8002f02:	792d      	ldrb	r5, [r5, #4]
 8002f04:	2d45      	cmp	r5, #69	; 0x45
 8002f06:	d07d      	beq.n	8003004 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002f08:	5d5a      	ldrb	r2, [r3, r5]
 8002f0a:	4210      	tst	r0, r2
 8002f0c:	d037      	beq.n	8002f7e <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f0e:	1cca      	adds	r2, r1, #3
 8002f10:	2907      	cmp	r1, #7
 8002f12:	d034      	beq.n	8002f7e <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f14:	18a5      	adds	r5, r4, r2
 8002f16:	792d      	ldrb	r5, [r5, #4]
 8002f18:	2d45      	cmp	r5, #69	; 0x45
 8002f1a:	d073      	beq.n	8003004 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002f1c:	5d5a      	ldrb	r2, [r3, r5]
 8002f1e:	4210      	tst	r0, r2
 8002f20:	d02d      	beq.n	8002f7e <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f22:	1d0a      	adds	r2, r1, #4
 8002f24:	2906      	cmp	r1, #6
 8002f26:	d02a      	beq.n	8002f7e <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f28:	18a0      	adds	r0, r4, r2
 8002f2a:	7900      	ldrb	r0, [r0, #4]
 8002f2c:	2845      	cmp	r0, #69	; 0x45
 8002f2e:	d069      	beq.n	8003004 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002f30:	5c1a      	ldrb	r2, [r3, r0]
 8002f32:	2004      	movs	r0, #4
 8002f34:	4210      	tst	r0, r2
 8002f36:	d022      	beq.n	8002f7e <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f38:	1d4a      	adds	r2, r1, #5
 8002f3a:	2905      	cmp	r1, #5
 8002f3c:	d01f      	beq.n	8002f7e <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f3e:	18a5      	adds	r5, r4, r2
 8002f40:	792d      	ldrb	r5, [r5, #4]
 8002f42:	2d45      	cmp	r5, #69	; 0x45
 8002f44:	d05e      	beq.n	8003004 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002f46:	5d5a      	ldrb	r2, [r3, r5]
 8002f48:	4210      	tst	r0, r2
 8002f4a:	d018      	beq.n	8002f7e <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f4c:	1d8a      	adds	r2, r1, #6
 8002f4e:	2904      	cmp	r1, #4
 8002f50:	d015      	beq.n	8002f7e <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f52:	18a5      	adds	r5, r4, r2
 8002f54:	792d      	ldrb	r5, [r5, #4]
 8002f56:	2d45      	cmp	r5, #69	; 0x45
 8002f58:	d054      	beq.n	8003004 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002f5a:	5d5a      	ldrb	r2, [r3, r5]
 8002f5c:	4210      	tst	r0, r2
 8002f5e:	d00e      	beq.n	8002f7e <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f60:	1dca      	adds	r2, r1, #7
 8002f62:	2903      	cmp	r1, #3
 8002f64:	d00b      	beq.n	8002f7e <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f66:	18a0      	adds	r0, r4, r2
 8002f68:	7900      	ldrb	r0, [r0, #4]
 8002f6a:	2845      	cmp	r0, #69	; 0x45
 8002f6c:	d04a      	beq.n	8003004 <parse_wireless_message+0x188>
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002f6e:	5c1b      	ldrb	r3, [r3, r0]
 8002f70:	075b      	lsls	r3, r3, #29
 8002f72:	d504      	bpl.n	8002f7e <parse_wireless_message+0x102>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002f74:	2901      	cmp	r1, #1
 8002f76:	d102      	bne.n	8002f7e <parse_wireless_message+0x102>
		if (wireless->uart_buffer[i] == 'E') {
 8002f78:	7b63      	ldrb	r3, [r4, #13]
 8002f7a:	2b45      	cmp	r3, #69	; 0x45
 8002f7c:	d041      	beq.n	8003002 <parse_wireless_message+0x186>
	if (start_of_transmit == -1) return false;
 8002f7e:	2000      	movs	r0, #0
 8002f80:	e7a3      	b.n	8002eca <parse_wireless_message+0x4e>
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8002f82:	79a2      	ldrb	r2, [r4, #6]
 8002f84:	4b26      	ldr	r3, [pc, #152]	; (8003020 <parse_wireless_message+0x1a4>)
 8002f86:	5c98      	ldrb	r0, [r3, r2]
 8002f88:	0740      	lsls	r0, r0, #29
 8002f8a:	d400      	bmi.n	8002f8e <parse_wireless_message+0x112>
 8002f8c:	e781      	b.n	8002e92 <parse_wireless_message+0x16>
 8002f8e:	2102      	movs	r1, #2
 8002f90:	e7a2      	b.n	8002ed8 <parse_wireless_message+0x5c>
 8002f92:	79e2      	ldrb	r2, [r4, #7]
 8002f94:	4b22      	ldr	r3, [pc, #136]	; (8003020 <parse_wireless_message+0x1a4>)
 8002f96:	5c98      	ldrb	r0, [r3, r2]
 8002f98:	0740      	lsls	r0, r0, #29
 8002f9a:	d400      	bmi.n	8002f9e <parse_wireless_message+0x122>
 8002f9c:	e77d      	b.n	8002e9a <parse_wireless_message+0x1e>
 8002f9e:	2103      	movs	r1, #3
 8002fa0:	e79a      	b.n	8002ed8 <parse_wireless_message+0x5c>
 8002fa2:	7a22      	ldrb	r2, [r4, #8]
 8002fa4:	4b1e      	ldr	r3, [pc, #120]	; (8003020 <parse_wireless_message+0x1a4>)
 8002fa6:	5c98      	ldrb	r0, [r3, r2]
 8002fa8:	0740      	lsls	r0, r0, #29
 8002faa:	d400      	bmi.n	8002fae <parse_wireless_message+0x132>
 8002fac:	e779      	b.n	8002ea2 <parse_wireless_message+0x26>
 8002fae:	2104      	movs	r1, #4
 8002fb0:	e792      	b.n	8002ed8 <parse_wireless_message+0x5c>
 8002fb2:	7a62      	ldrb	r2, [r4, #9]
 8002fb4:	4b1a      	ldr	r3, [pc, #104]	; (8003020 <parse_wireless_message+0x1a4>)
 8002fb6:	5c98      	ldrb	r0, [r3, r2]
 8002fb8:	0740      	lsls	r0, r0, #29
 8002fba:	d400      	bmi.n	8002fbe <parse_wireless_message+0x142>
 8002fbc:	e775      	b.n	8002eaa <parse_wireless_message+0x2e>
 8002fbe:	2105      	movs	r1, #5
 8002fc0:	e78a      	b.n	8002ed8 <parse_wireless_message+0x5c>
 8002fc2:	7aa2      	ldrb	r2, [r4, #10]
 8002fc4:	4b16      	ldr	r3, [pc, #88]	; (8003020 <parse_wireless_message+0x1a4>)
 8002fc6:	5c98      	ldrb	r0, [r3, r2]
 8002fc8:	0740      	lsls	r0, r0, #29
 8002fca:	d400      	bmi.n	8002fce <parse_wireless_message+0x152>
 8002fcc:	e771      	b.n	8002eb2 <parse_wireless_message+0x36>
 8002fce:	2106      	movs	r1, #6
 8002fd0:	e782      	b.n	8002ed8 <parse_wireless_message+0x5c>
 8002fd2:	7ae2      	ldrb	r2, [r4, #11]
 8002fd4:	4b12      	ldr	r3, [pc, #72]	; (8003020 <parse_wireless_message+0x1a4>)
 8002fd6:	5c98      	ldrb	r0, [r3, r2]
 8002fd8:	0740      	lsls	r0, r0, #29
 8002fda:	d400      	bmi.n	8002fde <parse_wireless_message+0x162>
 8002fdc:	e76d      	b.n	8002eba <parse_wireless_message+0x3e>
 8002fde:	2107      	movs	r1, #7
 8002fe0:	e77a      	b.n	8002ed8 <parse_wireless_message+0x5c>
 8002fe2:	7b22      	ldrb	r2, [r4, #12]
 8002fe4:	4b0e      	ldr	r3, [pc, #56]	; (8003020 <parse_wireless_message+0x1a4>)
 8002fe6:	5c98      	ldrb	r0, [r3, r2]
 8002fe8:	0740      	lsls	r0, r0, #29
 8002fea:	d400      	bmi.n	8002fee <parse_wireless_message+0x172>
 8002fec:	e769      	b.n	8002ec2 <parse_wireless_message+0x46>
 8002fee:	2108      	movs	r1, #8
 8002ff0:	e772      	b.n	8002ed8 <parse_wireless_message+0x5c>
 8002ff2:	7b62      	ldrb	r2, [r4, #13]
 8002ff4:	4b0a      	ldr	r3, [pc, #40]	; (8003020 <parse_wireless_message+0x1a4>)
 8002ff6:	5c9a      	ldrb	r2, [r3, r2]
 8002ff8:	0752      	lsls	r2, r2, #29
 8002ffa:	d400      	bmi.n	8002ffe <parse_wireless_message+0x182>
 8002ffc:	e765      	b.n	8002eca <parse_wireless_message+0x4e>
 8002ffe:	2109      	movs	r1, #9
 8003000:	e76a      	b.n	8002ed8 <parse_wireless_message+0x5c>
 8003002:	2209      	movs	r2, #9
	memcpy(contents_string, wireless->uart_buffer + start_of_transmit, length);
 8003004:	1d23      	adds	r3, r4, #4
	int length = end_of_transmit - start_of_transmit;
 8003006:	1a52      	subs	r2, r2, r1
	memcpy(contents_string, wireless->uart_buffer + start_of_transmit, length);
 8003008:	4668      	mov	r0, sp
 800300a:	1859      	adds	r1, r3, r1
 800300c:	f003 fd46 	bl	8006a9c <memcpy>
	int content = atoi(contents_string);
 8003010:	4668      	mov	r0, sp
 8003012:	f003 fd09 	bl	8006a28 <atoi>
	wireless->message_contents = content;
 8003016:	6120      	str	r0, [r4, #16]
	return true;
 8003018:	2001      	movs	r0, #1
 800301a:	e756      	b.n	8002eca <parse_wireless_message+0x4e>
		if (wireless->uart_buffer[i] == 'E') {
 800301c:	000a      	movs	r2, r1
 800301e:	e7f1      	b.n	8003004 <parse_wireless_message+0x188>
 8003020:	0800b689 	.word	0x0800b689

08003024 <receive_wireless>:
void receive_wireless(Wireless *wireless, Skater* skater, Joint* joint) {
 8003024:	b570      	push	{r4, r5, r6, lr}
 8003026:	000d      	movs	r5, r1
	HAL_UART_Receive_DMA(wireless->uart, (uint8_t *)wireless->uart_buffer, sizeof(wireless->uart_buffer));
 8003028:	0001      	movs	r1, r0
void receive_wireless(Wireless *wireless, Skater* skater, Joint* joint) {
 800302a:	0004      	movs	r4, r0
 800302c:	0016      	movs	r6, r2
	HAL_UART_Receive_DMA(wireless->uart, (uint8_t *)wireless->uart_buffer, sizeof(wireless->uart_buffer));
 800302e:	c901      	ldmia	r1!, {r0}
 8003030:	220a      	movs	r2, #10
 8003032:	f002 ffb7 	bl	8005fa4 <HAL_UART_Receive_DMA>
	bool target_success = parse_wireless_message(wireless, 'T');
 8003036:	2154      	movs	r1, #84	; 0x54
 8003038:	0020      	movs	r0, r4
 800303a:	f7ff ff1f 	bl	8002e7c <parse_wireless_message>
	if (target_success) {
 800303e:	2800      	cmp	r0, #0
 8003040:	d10a      	bne.n	8003058 <receive_wireless+0x34>
	bool calib_success = parse_wireless_message(wireless, 'C');
 8003042:	2143      	movs	r1, #67	; 0x43
 8003044:	0020      	movs	r0, r4
 8003046:	f7ff ff19 	bl	8002e7c <parse_wireless_message>
	if (calib_success) {
 800304a:	2800      	cmp	r0, #0
 800304c:	d100      	bne.n	8003050 <receive_wireless+0x2c>
}
 800304e:	bd70      	pop	{r4, r5, r6, pc}
		calibrate_skater_threshold(skater);
 8003050:	0028      	movs	r0, r5
 8003052:	f000 fd43 	bl	8003adc <calibrate_skater_threshold>
 8003056:	e7fa      	b.n	800304e <receive_wireless+0x2a>
		wireless->ms_since_comms = 0;
 8003058:	2300      	movs	r3, #0
		bool is_skater_here = !has_skater_recently_left_board(skater);
 800305a:	0028      	movs	r0, r5
		wireless->ms_since_comms = 0;
 800305c:	6163      	str	r3, [r4, #20]
		bool is_skater_here = !has_skater_recently_left_board(skater);
 800305e:	f000 fd0b 	bl	8003a78 <has_skater_recently_left_board>
		if (is_skater_here) {
 8003062:	2800      	cmp	r0, #0
 8003064:	d1f3      	bne.n	800304e <receive_wireless+0x2a>
			int trigger_val = wireless->message_contents;
 8003066:	6923      	ldr	r3, [r4, #16]
			else if (trigger_val < 32) {
 8003068:	2b1f      	cmp	r3, #31
 800306a:	dd0b      	ble.n	8003084 <receive_wireless+0x60>
			else if (trigger_val < 63) {
 800306c:	2b3e      	cmp	r3, #62	; 0x3e
 800306e:	dc0e      	bgt.n	800308e <receive_wireless+0x6a>
				desired_steps = (trigger_val - 32) * (MAX_BRAKING_STEPS - RIGHT_BEFORE_BRAKING_STEPS) / 32 + RIGHT_BEFORE_BRAKING_STEPS;
 8003070:	3b20      	subs	r3, #32
 8003072:	0159      	lsls	r1, r3, #5
 8003074:	1ac9      	subs	r1, r1, r3
 8003076:	0089      	lsls	r1, r1, #2
 8003078:	18c9      	adds	r1, r1, r3
 800307a:	4b0a      	ldr	r3, [pc, #40]	; (80030a4 <receive_wireless+0x80>)
 800307c:	0089      	lsls	r1, r1, #2
 800307e:	469c      	mov	ip, r3
 8003080:	4461      	add	r1, ip
 8003082:	e000      	b.n	8003086 <receive_wireless+0x62>
				desired_steps = RIGHT_BEFORE_BRAKING_STEPS;
 8003084:	4907      	ldr	r1, [pc, #28]	; (80030a4 <receive_wireless+0x80>)
			set_joint_target(joint, desired_steps);
 8003086:	0030      	movs	r0, r6
 8003088:	f000 f930 	bl	80032ec <set_joint_target>
 800308c:	e7df      	b.n	800304e <receive_wireless+0x2a>
				desired_steps = MAX_BRAKING_STEPS;
 800308e:	3b3f      	subs	r3, #63	; 0x3f
 8003090:	1e5a      	subs	r2, r3, #1
 8003092:	4193      	sbcs	r3, r2
 8003094:	4259      	negs	r1, r3
 8003096:	4b04      	ldr	r3, [pc, #16]	; (80030a8 <receive_wireless+0x84>)
 8003098:	4019      	ands	r1, r3
 800309a:	4b04      	ldr	r3, [pc, #16]	; (80030ac <receive_wireless+0x88>)
 800309c:	469c      	mov	ip, r3
 800309e:	4461      	add	r1, ip
 80030a0:	e7f1      	b.n	8003086 <receive_wireless+0x62>
 80030a2:	46c0      	nop			; (mov r8, r8)
 80030a4:	00002710 	.word	0x00002710
 80030a8:	ffffc180 	.word	0xffffc180
 80030ac:	00006590 	.word	0x00006590

080030b0 <new_force_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _adc_sensor is an ADCSensor object and _rank is the adc rank
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created ForceSensor object
ForceSensor *new_force_sensor(ADCSensor *_adc_sensor, uint8_t _rank) {
 80030b0:	b570      	push	{r4, r5, r6, lr}
 80030b2:	0005      	movs	r5, r0
    ForceSensor *force_sensor = (ForceSensor*) malloc(sizeof(ForceSensor));
 80030b4:	2008      	movs	r0, #8
ForceSensor *new_force_sensor(ADCSensor *_adc_sensor, uint8_t _rank) {
 80030b6:	000c      	movs	r4, r1
    ForceSensor *force_sensor = (ForceSensor*) malloc(sizeof(ForceSensor));
 80030b8:	f003 fce6 	bl	8006a88 <malloc>
	force_sensor->adc_sensor = _adc_sensor;
 80030bc:	6005      	str	r5, [r0, #0]
    force_sensor->rank = _rank;
 80030be:	7104      	strb	r4, [r0, #4]
	return force_sensor;
}
 80030c0:	bd70      	pop	{r4, r5, r6, pc}
 80030c2:	46c0      	nop			; (mov r8, r8)

080030c4 <get_force_sensor_data>:

// REQUIRES: ForceSensor is a force_sensor object
// MODIFIES: nothing
// EFFECTS: Returns the currently stored value force sensor voltage output.
uint16_t get_force_sensor_data(ForceSensor *force_sensor) {
 80030c4:	b510      	push	{r4, lr}
    return get_adc_sensor_value(force_sensor->adc_sensor, force_sensor->rank);
 80030c6:	7901      	ldrb	r1, [r0, #4]
 80030c8:	6800      	ldr	r0, [r0, #0]
 80030ca:	f7ff fe29 	bl	8002d20 <get_adc_sensor_value>
}
 80030ce:	bd10      	pop	{r4, pc}

080030d0 <new_i2c_mux>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: hi2c is the i2c channel
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a new I2C mux
I2CMux *new_i2c_mux(I2C_HandleTypeDef *hi2c) {
 80030d0:	b570      	push	{r4, r5, r6, lr}
 80030d2:	0005      	movs	r5, r0
	I2CMux *i2c_mux = (I2CMux*) malloc(sizeof(I2CMux));
 80030d4:	2030      	movs	r0, #48	; 0x30
 80030d6:	f003 fcd7 	bl	8006a88 <malloc>
	i2c_mux->i2c = hi2c;
	for (size_t i = 0; i < 8; ++i) {
		i2c_mux->channels_register_data[i] = 0b1 << i;
 80030da:	2301      	movs	r3, #1
	I2CMux *i2c_mux = (I2CMux*) malloc(sizeof(I2CMux));
 80030dc:	0004      	movs	r4, r0
		i2c_mux->channels_register_data[i] = 0b1 << i;
 80030de:	6043      	str	r3, [r0, #4]
 80030e0:	3301      	adds	r3, #1
 80030e2:	6083      	str	r3, [r0, #8]
 80030e4:	3302      	adds	r3, #2
 80030e6:	60c3      	str	r3, [r0, #12]
 80030e8:	3304      	adds	r3, #4
 80030ea:	6103      	str	r3, [r0, #16]
 80030ec:	3308      	adds	r3, #8
 80030ee:	6143      	str	r3, [r0, #20]
 80030f0:	3310      	adds	r3, #16
 80030f2:	6183      	str	r3, [r0, #24]
 80030f4:	3320      	adds	r3, #32
 80030f6:	61c3      	str	r3, [r0, #28]
 80030f8:	3340      	adds	r3, #64	; 0x40
	i2c_mux->i2c = hi2c;
 80030fa:	6005      	str	r5, [r0, #0]
		i2c_mux->channels_register_data[i] = 0b1 << i;
 80030fc:	6203      	str	r3, [r0, #32]
	}
	for (size_t i = 0; i < 10; ++i) {
		i2c_mux->buffer[i] = 0;
 80030fe:	220a      	movs	r2, #10
 8003100:	2100      	movs	r1, #0
 8003102:	3024      	adds	r0, #36	; 0x24
 8003104:	f003 fcd3 	bl	8006aae <memset>
	}
	return i2c_mux;
}
 8003108:	0020      	movs	r0, r4
 800310a:	bd70      	pop	{r4, r5, r6, pc}

0800310c <activate_i2c_mux_channel>:

// REQUIRES: i2c_mux is the mux and channel is an integer [0, 7]
// MODIFIES: nothing
// EFFECTS: Activates an i2c mux channel
void activate_i2c_mux_channel(I2CMux *i2c_mux, uint8_t channel) {
	i2c_mux->buffer[0] = I2C_MUX_SELECT_CMD;
 800310c:	2324      	movs	r3, #36	; 0x24
 800310e:	22cc      	movs	r2, #204	; 0xcc
	i2c_mux->buffer[1] = i2c_mux->channels_register_data[channel];
 8003110:	0089      	lsls	r1, r1, #2
void activate_i2c_mux_channel(I2CMux *i2c_mux, uint8_t channel) {
 8003112:	b500      	push	{lr}
	i2c_mux->buffer[1] = i2c_mux->channels_register_data[channel];
 8003114:	1841      	adds	r1, r0, r1
	i2c_mux->buffer[0] = I2C_MUX_SELECT_CMD;
 8003116:	54c2      	strb	r2, [r0, r3]
	i2c_mux->buffer[1] = i2c_mux->channels_register_data[channel];
 8003118:	684a      	ldr	r2, [r1, #4]
 800311a:	3301      	adds	r3, #1
 800311c:	54c2      	strb	r2, [r0, r3]
	HAL_I2C_Master_Transmit(
		i2c_mux->i2c,
		I2C_MUX_ADDRESS << 1,
		i2c_mux->buffer,
 800311e:	0002      	movs	r2, r0
void activate_i2c_mux_channel(I2CMux *i2c_mux, uint8_t channel) {
 8003120:	b083      	sub	sp, #12
	HAL_I2C_Master_Transmit(
 8003122:	3b20      	subs	r3, #32
 8003124:	21e0      	movs	r1, #224	; 0xe0
 8003126:	6800      	ldr	r0, [r0, #0]
		i2c_mux->buffer,
 8003128:	3224      	adds	r2, #36	; 0x24
	HAL_I2C_Master_Transmit(
 800312a:	9300      	str	r3, [sp, #0]
 800312c:	3b03      	subs	r3, #3
 800312e:	f001 ff13 	bl	8004f58 <HAL_I2C_Master_Transmit>
		2,
		5);
}
 8003132:	b003      	add	sp, #12
 8003134:	bd00      	pop	{pc}
 8003136:	46c0      	nop			; (mov r8, r8)

08003138 <new_imu>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: hi2c is the i2c channel
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created IMU object
IMU *new_imu(I2C_HandleTypeDef *hi2c, I2CMux *_i2c_mux, uint8_t _channel) {
 8003138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800313a:	0007      	movs	r7, r0
	IMU *imu = (IMU*) malloc(sizeof(IMU));
 800313c:	2020      	movs	r0, #32
IMU *new_imu(I2C_HandleTypeDef *hi2c, I2CMux *_i2c_mux, uint8_t _channel) {
 800313e:	000e      	movs	r6, r1
 8003140:	0015      	movs	r5, r2
	IMU *imu = (IMU*) malloc(sizeof(IMU));
 8003142:	f003 fca1 	bl	8006a88 <malloc>
	imu->i2c = hi2c;
	imu->addr = ADDRESS_511_ACCEL;
 8003146:	2319      	movs	r3, #25
 8003148:	7103      	strb	r3, [r0, #4]
	imu->accel_values[0] = 0.0;
 800314a:	2300      	movs	r3, #0
 800314c:	80c3      	strh	r3, [r0, #6]
	imu->accel_values[1] = 0.0;
 800314e:	23c0      	movs	r3, #192	; 0xc0
	IMU *imu = (IMU*) malloc(sizeof(IMU));
 8003150:	0004      	movs	r4, r0
	imu->accel_values[1] = 0.0;
 8003152:	061b      	lsls	r3, r3, #24
	imu->i2c = hi2c;
 8003154:	6007      	str	r7, [r0, #0]
	imu->accel_values[1] = 0.0;
 8003156:	6083      	str	r3, [r0, #8]
	imu->accel_values[2] = (IMU_Z_ACCEL_GRAVITY_GS) / CONVERT_RAW_IMU_TO_GS;
	for (size_t i = 0; i < 10; ++i) {
		imu->buffer[i] = 0;
 8003158:	220a      	movs	r2, #10
 800315a:	2100      	movs	r1, #0
 800315c:	300c      	adds	r0, #12
 800315e:	f003 fca6 	bl	8006aae <memset>
	}
	imu->i2c_mux = _i2c_mux;
	imu->mux_channel = _channel;
	return imu;
}
 8003162:	0020      	movs	r0, r4
	imu->i2c_mux = _i2c_mux;
 8003164:	61a6      	str	r6, [r4, #24]
	imu->mux_channel = _channel;
 8003166:	7725      	strb	r5, [r4, #28]
}
 8003168:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800316a:	46c0      	nop			; (mov r8, r8)

0800316c <init_imu>:

// REQUIRES: IMU is an IMU object
// MODIFIES: nothing
// EFFECTS: Initializes the IMU
void init_imu(IMU* imu) {
 800316c:	b570      	push	{r4, r5, r6, lr}
 800316e:	0004      	movs	r4, r0
 8003170:	0025      	movs	r5, r4
// MODIFIES: nothing
// EFFECTS: Writes data to a particular register
void write_imu_register(IMU* imu, uint8_t reg, uint8_t data) {
	imu->buffer[0] = reg;
	imu->buffer[1] = data;
	HAL_I2C_Master_Transmit(
 8003172:	2605      	movs	r6, #5
void init_imu(IMU* imu) {
 8003174:	b082      	sub	sp, #8
	activate_i2c_mux_channel(imu->i2c_mux, imu->mux_channel);
 8003176:	7f01      	ldrb	r1, [r0, #28]
 8003178:	6980      	ldr	r0, [r0, #24]
 800317a:	f7ff ffc7 	bl	800310c <activate_i2c_mux_channel>
		imu->i2c,
		imu->addr << 1,
 800317e:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 8003180:	4b28      	ldr	r3, [pc, #160]	; (8003224 <init_imu+0xb8>)
 8003182:	350c      	adds	r5, #12
	HAL_I2C_Master_Transmit(
 8003184:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 8003186:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 8003188:	6820      	ldr	r0, [r4, #0]
 800318a:	2302      	movs	r3, #2
 800318c:	0049      	lsls	r1, r1, #1
 800318e:	9600      	str	r6, [sp, #0]
 8003190:	f001 fee2 	bl	8004f58 <HAL_I2C_Master_Transmit>
	imu->buffer[0] = reg;
 8003194:	2321      	movs	r3, #33	; 0x21
		imu->addr << 1,
 8003196:	7921      	ldrb	r1, [r4, #4]
	HAL_I2C_Master_Transmit(
 8003198:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 800319a:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 800319c:	6820      	ldr	r0, [r4, #0]
 800319e:	0049      	lsls	r1, r1, #1
 80031a0:	9600      	str	r6, [sp, #0]
 80031a2:	3b1f      	subs	r3, #31
 80031a4:	f001 fed8 	bl	8004f58 <HAL_I2C_Master_Transmit>
		imu->addr << 1,
 80031a8:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 80031aa:	4b1f      	ldr	r3, [pc, #124]	; (8003228 <init_imu+0xbc>)
	HAL_I2C_Master_Transmit(
 80031ac:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 80031ae:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 80031b0:	6820      	ldr	r0, [r4, #0]
 80031b2:	2302      	movs	r3, #2
 80031b4:	0049      	lsls	r1, r1, #1
 80031b6:	9600      	str	r6, [sp, #0]
 80031b8:	f001 fece 	bl	8004f58 <HAL_I2C_Master_Transmit>
		imu->addr << 1,
 80031bc:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 80031be:	4b1b      	ldr	r3, [pc, #108]	; (800322c <init_imu+0xc0>)
	HAL_I2C_Master_Transmit(
 80031c0:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 80031c2:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 80031c4:	6820      	ldr	r0, [r4, #0]
 80031c6:	2302      	movs	r3, #2
 80031c8:	0049      	lsls	r1, r1, #1
 80031ca:	9600      	str	r6, [sp, #0]
 80031cc:	f001 fec4 	bl	8004f58 <HAL_I2C_Master_Transmit>
		imu->addr << 1,
 80031d0:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 80031d2:	4b17      	ldr	r3, [pc, #92]	; (8003230 <init_imu+0xc4>)
	HAL_I2C_Master_Transmit(
 80031d4:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 80031d6:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 80031d8:	6820      	ldr	r0, [r4, #0]
 80031da:	2302      	movs	r3, #2
 80031dc:	0049      	lsls	r1, r1, #1
 80031de:	9600      	str	r6, [sp, #0]
 80031e0:	f001 feba 	bl	8004f58 <HAL_I2C_Master_Transmit>
		imu->addr << 1,
 80031e4:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 80031e6:	4b13      	ldr	r3, [pc, #76]	; (8003234 <init_imu+0xc8>)
	HAL_I2C_Master_Transmit(
 80031e8:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 80031ea:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 80031ec:	6820      	ldr	r0, [r4, #0]
 80031ee:	2302      	movs	r3, #2
 80031f0:	0049      	lsls	r1, r1, #1
 80031f2:	9600      	str	r6, [sp, #0]
 80031f4:	f001 feb0 	bl	8004f58 <HAL_I2C_Master_Transmit>
		imu->addr << 1,
 80031f8:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 80031fa:	4b0f      	ldr	r3, [pc, #60]	; (8003238 <init_imu+0xcc>)
	HAL_I2C_Master_Transmit(
 80031fc:	002a      	movs	r2, r5
	imu->buffer[0] = reg;
 80031fe:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 8003200:	6820      	ldr	r0, [r4, #0]
 8003202:	2302      	movs	r3, #2
 8003204:	0049      	lsls	r1, r1, #1
 8003206:	9600      	str	r6, [sp, #0]
 8003208:	f001 fea6 	bl	8004f58 <HAL_I2C_Master_Transmit>
	imu->buffer[0] = reg;
 800320c:	2333      	movs	r3, #51	; 0x33
		imu->addr << 1,
 800320e:	7921      	ldrb	r1, [r4, #4]
	imu->buffer[0] = reg;
 8003210:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(
 8003212:	002a      	movs	r2, r5
 8003214:	6820      	ldr	r0, [r4, #0]
 8003216:	0049      	lsls	r1, r1, #1
 8003218:	9600      	str	r6, [sp, #0]
 800321a:	3b31      	subs	r3, #49	; 0x31
 800321c:	f001 fe9c 	bl	8004f58 <HAL_I2C_Master_Transmit>
}
 8003220:	b002      	add	sp, #8
 8003222:	bd70      	pop	{r4, r5, r6, pc}
 8003224:	00004720 	.word	0x00004720
 8003228:	00004422 	.word	0x00004422
 800322c:	00004823 	.word	0x00004823
 8003230:	ffff8024 	.word	0xffff8024
 8003234:	00002030 	.word	0x00002030
 8003238:	ffffe032 	.word	0xffffe032

0800323c <new_interrupt_timer>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _timer corresponds to timer
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created InterruptTimer object
InterruptTimer *new_interrupt_timer(TIM_HandleTypeDef *_timer) {
 800323c:	b510      	push	{r4, lr}
 800323e:	0004      	movs	r4, r0
	InterruptTimer *interrupt_timer = (InterruptTimer*) malloc(sizeof(InterruptTimer));
 8003240:	2004      	movs	r0, #4
 8003242:	f003 fc21 	bl	8006a88 <malloc>
	interrupt_timer->timer = _timer;
 8003246:	6004      	str	r4, [r0, #0]
	return interrupt_timer;
}
 8003248:	bd10      	pop	{r4, pc}
 800324a:	46c0      	nop			; (mov r8, r8)

0800324c <start_interrupt_timer>:

// REQUIRES: interrupt_timer is an InterruptTimer object
// MODIFIES: nothing
// EFFECTS: Enables interrupts for the interrupt timer
void start_interrupt_timer(InterruptTimer *interrupt_timer) {
 800324c:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start_IT(interrupt_timer->timer);
 800324e:	6800      	ldr	r0, [r0, #0]
 8003250:	f002 fdac 	bl	8005dac <HAL_TIM_Base_Start_IT>
}
 8003254:	bd10      	pop	{r4, pc}
 8003256:	46c0      	nop			; (mov r8, r8)

08003258 <new_joint>:

// REQUIRES: _motor is a Motor object,
// and _rest_limit_switch_pin and _brake_limit_switch_pin is a PinData object
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Joint object
Joint *new_joint(Motor* _motor, PinData* _rest_limit_switch_pin, PinData* _brake_limit_switch_pin) {
 8003258:	b570      	push	{r4, r5, r6, lr}
 800325a:	0006      	movs	r6, r0
	Joint *joint = (Joint*) malloc(sizeof(Joint));
 800325c:	2018      	movs	r0, #24
Joint *new_joint(Motor* _motor, PinData* _rest_limit_switch_pin, PinData* _brake_limit_switch_pin) {
 800325e:	000d      	movs	r5, r1
 8003260:	0014      	movs	r4, r2
	Joint *joint = (Joint*) malloc(sizeof(Joint));
 8003262:	f003 fc11 	bl	8006a88 <malloc>
	joint->motor = _motor;
    joint->rest_limit_switch_pin = _rest_limit_switch_pin;
    joint->brake_limit_switch_pin = _brake_limit_switch_pin;
    joint->current_angle_steps = CALIBRATION_POINT_REST_STEPS;
    joint->desired_angle_steps = CALIBRATION_POINT_REST_STEPS;
	joint->is_calibrated = false;
 8003266:	2280      	movs	r2, #128	; 0x80
    joint->current_angle_steps = CALIBRATION_POINT_REST_STEPS;
 8003268:	2300      	movs	r3, #0
	joint->is_calibrated = false;
 800326a:	0052      	lsls	r2, r2, #1
	joint->motor = _motor;
 800326c:	6006      	str	r6, [r0, #0]
    joint->rest_limit_switch_pin = _rest_limit_switch_pin;
 800326e:	6045      	str	r5, [r0, #4]
    joint->brake_limit_switch_pin = _brake_limit_switch_pin;
 8003270:	6084      	str	r4, [r0, #8]
    joint->current_angle_steps = CALIBRATION_POINT_REST_STEPS;
 8003272:	60c3      	str	r3, [r0, #12]
    joint->desired_angle_steps = CALIBRATION_POINT_REST_STEPS;
 8003274:	6103      	str	r3, [r0, #16]
	joint->is_calibrated = false;
 8003276:	8282      	strh	r2, [r0, #20]
	joint->is_rest_limit_switch_activated = true;
	joint->is_brake_limit_switch_activated = false;
 8003278:	7583      	strb	r3, [r0, #22]
	return joint;
}
 800327a:	bd70      	pop	{r4, r5, r6, pc}

0800327c <is_joint_close_enough_to_target>:

// REQUIRES: joint is a Joint object
// MODIFIES: Nothing
// EFFECTS: Returns whether or not current joint angle is close enough to desired angle
bool is_joint_close_enough_to_target(Joint *joint) {
 800327c:	0003      	movs	r3, r0
	return joint->desired_angle_steps == joint->current_angle_steps;
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	6900      	ldr	r0, [r0, #16]
 8003282:	1ac0      	subs	r0, r0, r3
 8003284:	4243      	negs	r3, r0
 8003286:	4158      	adcs	r0, r3
 8003288:	b2c0      	uxtb	r0, r0
}
 800328a:	4770      	bx	lr

0800328c <move_joint_to_target>:

// REQUIRES: joint is a Joint object
// MODIFIES: Nothing
// EFFECTS: Moves the motor based on current steps and desired steps
void move_joint_to_target(Joint *joint) {
 800328c:	b570      	push	{r4, r5, r6, lr}
	return joint->desired_angle_steps == joint->current_angle_steps;
 800328e:	6906      	ldr	r6, [r0, #16]
 8003290:	68c5      	ldr	r5, [r0, #12]
void move_joint_to_target(Joint *joint) {
 8003292:	0004      	movs	r4, r0
	if (!is_joint_close_enough_to_target(joint)) {
 8003294:	42ae      	cmp	r6, r5
 8003296:	d100      	bne.n	800329a <move_joint_to_target+0xe>
		bool direction = !((is_difference_steps_positive) ^ IS_MOTOR_CORRECT_DIRECTION);
		step_motor_direction(joint->motor, direction);
		int8_t steps = is_difference_steps_positive ? 1 : -1;
		joint->current_angle_steps += steps;
	}
}
 8003298:	bd70      	pop	{r4, r5, r6, pc}
		bool direction = !((is_difference_steps_positive) ^ IS_MOTOR_CORRECT_DIRECTION);
 800329a:	17eb      	asrs	r3, r5, #31
 800329c:	0ff1      	lsrs	r1, r6, #31
 800329e:	42b5      	cmp	r5, r6
 80032a0:	4159      	adcs	r1, r3
		step_motor_direction(joint->motor, direction);
 80032a2:	6800      	ldr	r0, [r0, #0]
 80032a4:	b2c9      	uxtb	r1, r1
 80032a6:	f000 fba3 	bl	80039f0 <step_motor_direction>
		int8_t steps = is_difference_steps_positive ? 1 : -1;
 80032aa:	2301      	movs	r3, #1
 80032ac:	42ae      	cmp	r6, r5
 80032ae:	dc00      	bgt.n	80032b2 <move_joint_to_target+0x26>
 80032b0:	3b02      	subs	r3, #2
		joint->current_angle_steps += steps;
 80032b2:	68e2      	ldr	r2, [r4, #12]
 80032b4:	4694      	mov	ip, r2
 80032b6:	4463      	add	r3, ip
 80032b8:	60e3      	str	r3, [r4, #12]
}
 80032ba:	e7ed      	b.n	8003298 <move_joint_to_target+0xc>

080032bc <refresh_joint_limit_switch>:

// REQUIRES: joint is a Joint object
// MODIFIES: is_rest_limit_switch_activated and is_brake_limit_switch_activated
// EFFECTS: Updates joint limit switch value
void refresh_joint_limit_switch(Joint *joint) {
 80032bc:	b510      	push	{r4, lr}
 80032be:	0004      	movs	r4, r0
	bool raw_rest_pin_value = get_pin_value(joint->rest_limit_switch_pin);
 80032c0:	6840      	ldr	r0, [r0, #4]
 80032c2:	f000 fbbb 	bl	8003a3c <get_pin_value>
	joint->is_rest_limit_switch_activated = raw_rest_pin_value;
 80032c6:	7560      	strb	r0, [r4, #21]
	if (joint->is_rest_limit_switch_activated) {
 80032c8:	2800      	cmp	r0, #0
 80032ca:	d004      	beq.n	80032d6 <refresh_joint_limit_switch+0x1a>
		joint->is_calibrated = true;
 80032cc:	2301      	movs	r3, #1
 80032ce:	7523      	strb	r3, [r4, #20]

// REQUIRES: joint is a Joint object
// MODIFIES: potentiometer_error
// EFFECTS: Zeros the joint
void zero_joint(Joint *joint) {
	joint->current_angle_steps = 0;
 80032d0:	2300      	movs	r3, #0
 80032d2:	60e3      	str	r3, [r4, #12]
}
 80032d4:	bd10      	pop	{r4, pc}
		bool raw_brake_pin_value = get_pin_value(joint->brake_limit_switch_pin);
 80032d6:	68a0      	ldr	r0, [r4, #8]
 80032d8:	f000 fbb0 	bl	8003a3c <get_pin_value>
		joint->is_brake_limit_switch_activated = raw_brake_pin_value;
 80032dc:	75a0      	strb	r0, [r4, #22]
		if (joint->is_brake_limit_switch_activated) {
 80032de:	2800      	cmp	r0, #0
 80032e0:	d0f8      	beq.n	80032d4 <refresh_joint_limit_switch+0x18>
			joint->current_angle_steps = MAX_BRAKING_STEPS;
 80032e2:	4b01      	ldr	r3, [pc, #4]	; (80032e8 <refresh_joint_limit_switch+0x2c>)
 80032e4:	60e3      	str	r3, [r4, #12]
}
 80032e6:	e7f5      	b.n	80032d4 <refresh_joint_limit_switch+0x18>
 80032e8:	00006590 	.word	0x00006590

080032ec <set_joint_target>:
	if (joint->is_calibrated) {
 80032ec:	7d03      	ldrb	r3, [r0, #20]
		joint->desired_angle_steps = CALIBRATION_POINT_REST_STEPS;
 80032ee:	1e5a      	subs	r2, r3, #1
 80032f0:	4193      	sbcs	r3, r2
 80032f2:	425b      	negs	r3, r3
 80032f4:	400b      	ands	r3, r1
 80032f6:	6103      	str	r3, [r0, #16]
}
 80032f8:	4770      	bx	lr
 80032fa:	46c0      	nop			; (mov r8, r8)

080032fc <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
	receive_wireless(wireless, skater, joint);
 80032fc:	4b04      	ldr	r3, [pc, #16]	; (8003310 <HAL_UART_RxCpltCallback+0x14>)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80032fe:	b510      	push	{r4, lr}
	receive_wireless(wireless, skater, joint);
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	4b04      	ldr	r3, [pc, #16]	; (8003314 <HAL_UART_RxCpltCallback+0x18>)
 8003304:	6819      	ldr	r1, [r3, #0]
 8003306:	4b04      	ldr	r3, [pc, #16]	; (8003318 <HAL_UART_RxCpltCallback+0x1c>)
 8003308:	6818      	ldr	r0, [r3, #0]
 800330a:	f7ff fe8b 	bl	8003024 <receive_wireless>
}
 800330e:	bd10      	pop	{r4, pc}
 8003310:	20000510 	.word	0x20000510
 8003314:	20000524 	.word	0x20000524
 8003318:	20000534 	.word	0x20000534

0800331c <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 800331c:	b510      	push	{r4, lr}
    if(GPIO_Pin == PA5_FRONT_IMU_INT_Pin)
 800331e:	2820      	cmp	r0, #32
 8003320:	d002      	beq.n	8003328 <HAL_GPIO_EXTI_Rising_Callback+0xc>
    {
    	trigger_speed_sensor_interrupt(speed_sensor, true);
    }
    else if (GPIO_Pin == PB0_BACK_IMU_INT_Pin) {
 8003322:	2801      	cmp	r0, #1
 8003324:	d006      	beq.n	8003334 <HAL_GPIO_EXTI_Rising_Callback+0x18>
    	trigger_speed_sensor_interrupt(speed_sensor, false);
    }
}
 8003326:	bd10      	pop	{r4, pc}
    	trigger_speed_sensor_interrupt(speed_sensor, true);
 8003328:	4b05      	ldr	r3, [pc, #20]	; (8003340 <HAL_GPIO_EXTI_Rising_Callback+0x24>)
 800332a:	2101      	movs	r1, #1
 800332c:	6818      	ldr	r0, [r3, #0]
 800332e:	f000 fbfd 	bl	8003b2c <trigger_speed_sensor_interrupt>
 8003332:	e7f8      	b.n	8003326 <HAL_GPIO_EXTI_Rising_Callback+0xa>
    	trigger_speed_sensor_interrupt(speed_sensor, false);
 8003334:	4b02      	ldr	r3, [pc, #8]	; (8003340 <HAL_GPIO_EXTI_Rising_Callback+0x24>)
 8003336:	2100      	movs	r1, #0
 8003338:	6818      	ldr	r0, [r3, #0]
 800333a:	f000 fbf7 	bl	8003b2c <trigger_speed_sensor_interrupt>
}
 800333e:	e7f2      	b.n	8003326 <HAL_GPIO_EXTI_Rising_Callback+0xa>
 8003340:	2000052c 	.word	0x2000052c

08003344 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	if (htim == fast_interrupt_timer->timer) {
 8003344:	4b25      	ldr	r3, [pc, #148]	; (80033dc <HAL_TIM_PeriodElapsedCallback+0x98>)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003346:	b570      	push	{r4, r5, r6, lr}
	if (htim == fast_interrupt_timer->timer) {
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4283      	cmp	r3, r0
 800334e:	d005      	beq.n	800335c <HAL_TIM_PeriodElapsedCallback+0x18>
		// 50 us
		move_joint_to_target(joint);
//		set_pin_value(debug_pin_1, 0);

	}
	else if (htim == slow_interrupt_timer->timer) {
 8003350:	4b23      	ldr	r3, [pc, #140]	; (80033e0 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4283      	cmp	r3, r0
 8003358:	d005      	beq.n	8003366 <HAL_TIM_PeriodElapsedCallback+0x22>
		refresh_speed_sensor_logic(speed_sensor);
//		}

		refresh_wireless_status(wireless);
	}
}
 800335a:	bd70      	pop	{r4, r5, r6, pc}
		move_joint_to_target(joint);
 800335c:	4b21      	ldr	r3, [pc, #132]	; (80033e4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800335e:	6818      	ldr	r0, [r3, #0]
 8003360:	f7ff ff94 	bl	800328c <move_joint_to_target>
 8003364:	e7f9      	b.n	800335a <HAL_TIM_PeriodElapsedCallback+0x16>
		update_adc_sensor_values(adc_sensor);
 8003366:	4b20      	ldr	r3, [pc, #128]	; (80033e8 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8003368:	6818      	ldr	r0, [r3, #0]
 800336a:	f7ff fcdd 	bl	8002d28 <update_adc_sensor_values>
			refresh_skater_status(skater);
 800336e:	4c1f      	ldr	r4, [pc, #124]	; (80033ec <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8003370:	6820      	ldr	r0, [r4, #0]
 8003372:	f000 fb97 	bl	8003aa4 <refresh_skater_status>
			bool motor_thinks_is_at_rest_max = joint->current_angle_steps == MAX_REST_STEPS;
 8003376:	4d1b      	ldr	r5, [pc, #108]	; (80033e4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003378:	6828      	ldr	r0, [r5, #0]
 800337a:	68c3      	ldr	r3, [r0, #12]
			if (motor_thinks_is_at_rest_max && !joint->is_rest_limit_switch_activated) {
 800337c:	2b00      	cmp	r3, #0
 800337e:	d116      	bne.n	80033ae <HAL_TIM_PeriodElapsedCallback+0x6a>
 8003380:	7d43      	ldrb	r3, [r0, #21]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d027      	beq.n	80033d6 <HAL_TIM_PeriodElapsedCallback+0x92>
			refresh_joint_limit_switch(joint);
 8003386:	f7ff ff99 	bl	80032bc <refresh_joint_limit_switch>
		if (has_skater_recently_left_board(skater)) {
 800338a:	6820      	ldr	r0, [r4, #0]
 800338c:	f000 fb74 	bl	8003a78 <has_skater_recently_left_board>
 8003390:	2800      	cmp	r0, #0
 8003392:	d015      	beq.n	80033c0 <HAL_TIM_PeriodElapsedCallback+0x7c>
				set_joint_target(joint, MAX_BRAKING_STEPS);
 8003394:	6828      	ldr	r0, [r5, #0]
 8003396:	4916      	ldr	r1, [pc, #88]	; (80033f0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8003398:	f7ff ffa8 	bl	80032ec <set_joint_target>
 800339c:	4c15      	ldr	r4, [pc, #84]	; (80033f4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
		refresh_speed_sensor_logic(speed_sensor);
 800339e:	4b16      	ldr	r3, [pc, #88]	; (80033f8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80033a0:	6818      	ldr	r0, [r3, #0]
 80033a2:	f000 fbb7 	bl	8003b14 <refresh_speed_sensor_logic>
		refresh_wireless_status(wireless);
 80033a6:	6820      	ldr	r0, [r4, #0]
 80033a8:	f7ff fd0e 	bl	8002dc8 <refresh_wireless_status>
}
 80033ac:	e7d5      	b.n	800335a <HAL_TIM_PeriodElapsedCallback+0x16>
				if (motor_thinks_is_at_brake_max && !joint->is_brake_limit_switch_activated) {
 80033ae:	4a10      	ldr	r2, [pc, #64]	; (80033f0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d1e8      	bne.n	8003386 <HAL_TIM_PeriodElapsedCallback+0x42>
 80033b4:	7d83      	ldrb	r3, [r0, #22]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1e5      	bne.n	8003386 <HAL_TIM_PeriodElapsedCallback+0x42>
					joint->current_angle_steps -= ARBITRARY_ADD_ANGLE_FOR_LIMIT_SWITCH_STEPS;
 80033ba:	4b10      	ldr	r3, [pc, #64]	; (80033fc <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80033bc:	60c3      	str	r3, [r0, #12]
 80033be:	e7e2      	b.n	8003386 <HAL_TIM_PeriodElapsedCallback+0x42>
		else if (USE_WIRELESS_COMMS_WATCHDOG && is_wireless_comms_lost(wireless)) {
 80033c0:	4c0c      	ldr	r4, [pc, #48]	; (80033f4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80033c2:	6820      	ldr	r0, [r4, #0]
 80033c4:	f7ff fd04 	bl	8002dd0 <is_wireless_comms_lost>
 80033c8:	2800      	cmp	r0, #0
 80033ca:	d0e8      	beq.n	800339e <HAL_TIM_PeriodElapsedCallback+0x5a>
			set_joint_target(joint, RIGHT_BEFORE_BRAKING_STEPS);
 80033cc:	6828      	ldr	r0, [r5, #0]
 80033ce:	490c      	ldr	r1, [pc, #48]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80033d0:	f7ff ff8c 	bl	80032ec <set_joint_target>
 80033d4:	e7e3      	b.n	800339e <HAL_TIM_PeriodElapsedCallback+0x5a>
				joint->current_angle_steps += ARBITRARY_ADD_ANGLE_FOR_LIMIT_SWITCH_STEPS;
 80033d6:	4b0b      	ldr	r3, [pc, #44]	; (8003404 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80033d8:	60c3      	str	r3, [r0, #12]
 80033da:	e7d4      	b.n	8003386 <HAL_TIM_PeriodElapsedCallback+0x42>
 80033dc:	20000210 	.word	0x20000210
 80033e0:	20000528 	.word	0x20000528
 80033e4:	20000510 	.word	0x20000510
 80033e8:	200001fc 	.word	0x200001fc
 80033ec:	20000524 	.word	0x20000524
 80033f0:	00006590 	.word	0x00006590
 80033f4:	20000534 	.word	0x20000534
 80033f8:	2000052c 	.word	0x2000052c
 80033fc:	00005fb4 	.word	0x00005fb4
 8003400:	00002710 	.word	0x00002710
 8003404:	000005dc 	.word	0x000005dc

08003408 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003408:	b500      	push	{lr}
 800340a:	b093      	sub	sp, #76	; 0x4c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800340c:	2238      	movs	r2, #56	; 0x38
 800340e:	2100      	movs	r1, #0
 8003410:	a804      	add	r0, sp, #16
 8003412:	f003 fb4c 	bl	8006aae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003416:	2210      	movs	r2, #16
 8003418:	2100      	movs	r1, #0
 800341a:	4668      	mov	r0, sp
 800341c:	f003 fb47 	bl	8006aae <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003420:	2080      	movs	r0, #128	; 0x80
 8003422:	0080      	lsls	r0, r0, #2
 8003424:	f001 ff8a 	bl	800533c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003428:	2302      	movs	r3, #2
 800342a:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800342c:	33fe      	adds	r3, #254	; 0xfe
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800342e:	2240      	movs	r2, #64	; 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003430:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8003432:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003434:	a804      	add	r0, sp, #16
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8003436:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003438:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800343a:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800343c:	f001 ffae 	bl	800539c <HAL_RCC_OscConfig>
 8003440:	2800      	cmp	r0, #0
 8003442:	d001      	beq.n	8003448 <SystemClock_Config+0x40>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003444:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003446:	e7fe      	b.n	8003446 <SystemClock_Config+0x3e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003448:	2207      	movs	r2, #7
 800344a:	2300      	movs	r3, #0
 800344c:	9200      	str	r2, [sp, #0]
 800344e:	9301      	str	r3, [sp, #4]
 8003450:	2200      	movs	r2, #0
 8003452:	2300      	movs	r3, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003454:	2100      	movs	r1, #0
 8003456:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003458:	9202      	str	r2, [sp, #8]
 800345a:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800345c:	f002 fa58 	bl	8005910 <HAL_RCC_ClockConfig>
 8003460:	2800      	cmp	r0, #0
 8003462:	d001      	beq.n	8003468 <SystemClock_Config+0x60>
 8003464:	b672      	cpsid	i
  while (1)
 8003466:	e7fe      	b.n	8003466 <SystemClock_Config+0x5e>
}
 8003468:	b013      	add	sp, #76	; 0x4c
 800346a:	bd00      	pop	{pc}

0800346c <main>:
{
 800346c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800346e:	46de      	mov	lr, fp
 8003470:	4657      	mov	r7, sl
 8003472:	464e      	mov	r6, r9
 8003474:	4645      	mov	r5, r8
 8003476:	b5e0      	push	{r5, r6, r7, lr}
	adc_sensor = new_adc_sensor(&hadc1, 3);
 8003478:	2103      	movs	r1, #3
{
 800347a:	b08b      	sub	sp, #44	; 0x2c
	adc_sensor = new_adc_sensor(&hadc1, 3);
 800347c:	48e2      	ldr	r0, [pc, #904]	; (8003808 <main+0x39c>)
 800347e:	f7ff fc3d 	bl	8002cfc <new_adc_sensor>
	i2c_mux = new_i2c_mux(&hi2c2);
 8003482:	4ce2      	ldr	r4, [pc, #904]	; (800380c <main+0x3a0>)
	adc_sensor = new_adc_sensor(&hadc1, 3);
 8003484:	4de2      	ldr	r5, [pc, #904]	; (8003810 <main+0x3a4>)
 8003486:	6028      	str	r0, [r5, #0]
	i2c_mux = new_i2c_mux(&hi2c2);
 8003488:	0020      	movs	r0, r4
 800348a:	f7ff fe21 	bl	80030d0 <new_i2c_mux>
 800348e:	4ee1      	ldr	r6, [pc, #900]	; (8003814 <main+0x3a8>)
 8003490:	0001      	movs	r1, r0
 8003492:	6030      	str	r0, [r6, #0]
	front_imu = new_imu(&hi2c2, i2c_mux, 0);
 8003494:	2200      	movs	r2, #0
 8003496:	0020      	movs	r0, r4
 8003498:	f7ff fe4e 	bl	8003138 <new_imu>
 800349c:	4bde      	ldr	r3, [pc, #888]	; (8003818 <main+0x3ac>)
	back_imu = new_imu(&hi2c2, i2c_mux, 1);
 800349e:	6831      	ldr	r1, [r6, #0]
	front_imu = new_imu(&hi2c2, i2c_mux, 0);
 80034a0:	6018      	str	r0, [r3, #0]
	back_imu = new_imu(&hi2c2, i2c_mux, 1);
 80034a2:	2201      	movs	r2, #1
 80034a4:	0020      	movs	r0, r4
	front_imu = new_imu(&hi2c2, i2c_mux, 0);
 80034a6:	4699      	mov	r9, r3
	back_imu = new_imu(&hi2c2, i2c_mux, 1);
 80034a8:	f7ff fe46 	bl	8003138 <new_imu>
 80034ac:	4bdb      	ldr	r3, [pc, #876]	; (800381c <main+0x3b0>)
	motor_direction_pin = new_pin_data(DRV8825_DIR_GPIO_Port, DRV8825_DIR_Pin, PIN_IS_OUTPUT);
 80034ae:	2201      	movs	r2, #1
	back_imu = new_imu(&hi2c2, i2c_mux, 1);
 80034b0:	6018      	str	r0, [r3, #0]
	motor_direction_pin = new_pin_data(DRV8825_DIR_GPIO_Port, DRV8825_DIR_Pin, PIN_IS_OUTPUT);
 80034b2:	20a0      	movs	r0, #160	; 0xa0
 80034b4:	2180      	movs	r1, #128	; 0x80
 80034b6:	05c0      	lsls	r0, r0, #23
	back_imu = new_imu(&hi2c2, i2c_mux, 1);
 80034b8:	4698      	mov	r8, r3
	motor_direction_pin = new_pin_data(DRV8825_DIR_GPIO_Port, DRV8825_DIR_Pin, PIN_IS_OUTPUT);
 80034ba:	f000 faa7 	bl	8003a0c <new_pin_data>
 80034be:	4bd8      	ldr	r3, [pc, #864]	; (8003820 <main+0x3b4>)
	motor_step_pin = new_pin_data(DRV8825_STP_GPIO_Port, DRV8825_STP_Pin, PIN_IS_OUTPUT);
 80034c0:	2201      	movs	r2, #1
	motor_direction_pin = new_pin_data(DRV8825_DIR_GPIO_Port, DRV8825_DIR_Pin, PIN_IS_OUTPUT);
 80034c2:	6018      	str	r0, [r3, #0]
	motor_step_pin = new_pin_data(DRV8825_STP_GPIO_Port, DRV8825_STP_Pin, PIN_IS_OUTPUT);
 80034c4:	20a0      	movs	r0, #160	; 0xa0
 80034c6:	2140      	movs	r1, #64	; 0x40
 80034c8:	05c0      	lsls	r0, r0, #23
	motor_direction_pin = new_pin_data(DRV8825_DIR_GPIO_Port, DRV8825_DIR_Pin, PIN_IS_OUTPUT);
 80034ca:	469a      	mov	sl, r3
	motor_step_pin = new_pin_data(DRV8825_STP_GPIO_Port, DRV8825_STP_Pin, PIN_IS_OUTPUT);
 80034cc:	f000 fa9e 	bl	8003a0c <new_pin_data>
 80034d0:	4bd4      	ldr	r3, [pc, #848]	; (8003824 <main+0x3b8>)
	rest_limit_switch_pin = new_pin_data(LIMIT_SWITCH_2_GPIO_Port, LIMIT_SWITCH_2_Pin, PIN_IS_INPUT);
 80034d2:	2200      	movs	r2, #0
	motor_step_pin = new_pin_data(DRV8825_STP_GPIO_Port, DRV8825_STP_Pin, PIN_IS_OUTPUT);
 80034d4:	6018      	str	r0, [r3, #0]
	rest_limit_switch_pin = new_pin_data(LIMIT_SWITCH_2_GPIO_Port, LIMIT_SWITCH_2_Pin, PIN_IS_INPUT);
 80034d6:	20a0      	movs	r0, #160	; 0xa0
 80034d8:	2102      	movs	r1, #2
 80034da:	05c0      	lsls	r0, r0, #23
	motor_step_pin = new_pin_data(DRV8825_STP_GPIO_Port, DRV8825_STP_Pin, PIN_IS_OUTPUT);
 80034dc:	469b      	mov	fp, r3
	rest_limit_switch_pin = new_pin_data(LIMIT_SWITCH_2_GPIO_Port, LIMIT_SWITCH_2_Pin, PIN_IS_INPUT);
 80034de:	f000 fa95 	bl	8003a0c <new_pin_data>
	brake_limit_switch_pin = new_pin_data(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, PIN_IS_INPUT);
 80034e2:	2180      	movs	r1, #128	; 0x80
	rest_limit_switch_pin = new_pin_data(LIMIT_SWITCH_2_GPIO_Port, LIMIT_SWITCH_2_Pin, PIN_IS_INPUT);
 80034e4:	4ed0      	ldr	r6, [pc, #832]	; (8003828 <main+0x3bc>)
	brake_limit_switch_pin = new_pin_data(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, PIN_IS_INPUT);
 80034e6:	2200      	movs	r2, #0
	rest_limit_switch_pin = new_pin_data(LIMIT_SWITCH_2_GPIO_Port, LIMIT_SWITCH_2_Pin, PIN_IS_INPUT);
 80034e8:	6030      	str	r0, [r6, #0]
	brake_limit_switch_pin = new_pin_data(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, PIN_IS_INPUT);
 80034ea:	0089      	lsls	r1, r1, #2
 80034ec:	48cf      	ldr	r0, [pc, #828]	; (800382c <main+0x3c0>)
 80034ee:	f000 fa8d 	bl	8003a0c <new_pin_data>
 80034f2:	4fcf      	ldr	r7, [pc, #828]	; (8003830 <main+0x3c4>)
	debug_led = new_pin_data(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, PIN_IS_OUTPUT);
 80034f4:	2201      	movs	r2, #1
	brake_limit_switch_pin = new_pin_data(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, PIN_IS_INPUT);
 80034f6:	6038      	str	r0, [r7, #0]
	debug_led = new_pin_data(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, PIN_IS_OUTPUT);
 80034f8:	2104      	movs	r1, #4
 80034fa:	48ce      	ldr	r0, [pc, #824]	; (8003834 <main+0x3c8>)
 80034fc:	f000 fa86 	bl	8003a0c <new_pin_data>
 8003500:	4bcd      	ldr	r3, [pc, #820]	; (8003838 <main+0x3cc>)
 8003502:	6018      	str	r0, [r3, #0]
	motor = new_motor(motor_direction_pin, motor_step_pin);
 8003504:	465b      	mov	r3, fp
 8003506:	6819      	ldr	r1, [r3, #0]
 8003508:	4653      	mov	r3, sl
 800350a:	6818      	ldr	r0, [r3, #0]
 800350c:	f000 fa66 	bl	80039dc <new_motor>
 8003510:	4bca      	ldr	r3, [pc, #808]	; (800383c <main+0x3d0>)
 8003512:	6018      	str	r0, [r3, #0]
	slow_interrupt_timer = new_interrupt_timer(&htim14);
 8003514:	48ca      	ldr	r0, [pc, #808]	; (8003840 <main+0x3d4>)
	motor = new_motor(motor_direction_pin, motor_step_pin);
 8003516:	469a      	mov	sl, r3
	slow_interrupt_timer = new_interrupt_timer(&htim14);
 8003518:	f7ff fe90 	bl	800323c <new_interrupt_timer>
 800351c:	4bc9      	ldr	r3, [pc, #804]	; (8003844 <main+0x3d8>)
 800351e:	6018      	str	r0, [r3, #0]
	fast_interrupt_timer = new_interrupt_timer(&htim16);
 8003520:	48c9      	ldr	r0, [pc, #804]	; (8003848 <main+0x3dc>)
 8003522:	f7ff fe8b 	bl	800323c <new_interrupt_timer>
 8003526:	4bc9      	ldr	r3, [pc, #804]	; (800384c <main+0x3e0>)
 8003528:	6018      	str	r0, [r3, #0]
	imu_interrupt_timer = new_interrupt_timer(&htim17);
 800352a:	48c9      	ldr	r0, [pc, #804]	; (8003850 <main+0x3e4>)
 800352c:	f7ff fe86 	bl	800323c <new_interrupt_timer>
 8003530:	4bc8      	ldr	r3, [pc, #800]	; (8003854 <main+0x3e8>)
	joint = new_joint(motor, rest_limit_switch_pin, brake_limit_switch_pin);
 8003532:	683a      	ldr	r2, [r7, #0]
	imu_interrupt_timer = new_interrupt_timer(&htim17);
 8003534:	6018      	str	r0, [r3, #0]
	joint = new_joint(motor, rest_limit_switch_pin, brake_limit_switch_pin);
 8003536:	4653      	mov	r3, sl
 8003538:	6831      	ldr	r1, [r6, #0]
 800353a:	6818      	ldr	r0, [r3, #0]
 800353c:	f7ff fe8c 	bl	8003258 <new_joint>
 8003540:	4bc5      	ldr	r3, [pc, #788]	; (8003858 <main+0x3ec>)
	force_sensor = new_force_sensor(adc_sensor, 0);
 8003542:	2100      	movs	r1, #0
	joint = new_joint(motor, rest_limit_switch_pin, brake_limit_switch_pin);
 8003544:	6018      	str	r0, [r3, #0]
	force_sensor = new_force_sensor(adc_sensor, 0);
 8003546:	6828      	ldr	r0, [r5, #0]
 8003548:	f7ff fdb2 	bl	80030b0 <new_force_sensor>
 800354c:	4ec3      	ldr	r6, [pc, #780]	; (800385c <main+0x3f0>)
	thermistor = new_thermistor(adc_sensor, 1);
 800354e:	2101      	movs	r1, #1
	force_sensor = new_force_sensor(adc_sensor, 0);
 8003550:	6030      	str	r0, [r6, #0]
	thermistor = new_thermistor(adc_sensor, 1);
 8003552:	6828      	ldr	r0, [r5, #0]
 8003554:	f000 fd10 	bl	8003f78 <new_thermistor>
 8003558:	4fc1      	ldr	r7, [pc, #772]	; (8003860 <main+0x3f4>)
	battery_sensor = new_battery_sensor(adc_sensor, 2);
 800355a:	2102      	movs	r1, #2
	thermistor = new_thermistor(adc_sensor, 1);
 800355c:	6038      	str	r0, [r7, #0]
	battery_sensor = new_battery_sensor(adc_sensor, 2);
 800355e:	6828      	ldr	r0, [r5, #0]
 8003560:	f7ff fbf2 	bl	8002d48 <new_battery_sensor>
 8003564:	4bbf      	ldr	r3, [pc, #764]	; (8003864 <main+0x3f8>)
	skater = new_skater(force_sensor, thermistor);
 8003566:	6839      	ldr	r1, [r7, #0]
	battery_sensor = new_battery_sensor(adc_sensor, 2);
 8003568:	6018      	str	r0, [r3, #0]
	skater = new_skater(force_sensor, thermistor);
 800356a:	6830      	ldr	r0, [r6, #0]
 800356c:	f000 fa74 	bl	8003a58 <new_skater>
 8003570:	4bbd      	ldr	r3, [pc, #756]	; (8003868 <main+0x3fc>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003572:	4dbe      	ldr	r5, [pc, #760]	; (800386c <main+0x400>)
	skater = new_skater(force_sensor, thermistor);
 8003574:	6018      	str	r0, [r3, #0]
	wireless = new_wireless(&huart1);
 8003576:	4bbe      	ldr	r3, [pc, #760]	; (8003870 <main+0x404>)
  GPIO_InitStruct.Pin = LIMIT_SWITCH_1_Pin;
 8003578:	2602      	movs	r6, #2
	wireless = new_wireless(&huart1);
 800357a:	0018      	movs	r0, r3
 800357c:	469b      	mov	fp, r3
 800357e:	f7ff fc1b 	bl	8002db8 <new_wireless>
 8003582:	4bbc      	ldr	r3, [pc, #752]	; (8003874 <main+0x408>)
  GPIO_InitStruct.Pin = LIMIT_SWITCH_1_Pin;
 8003584:	2700      	movs	r7, #0
	wireless = new_wireless(&huart1);
 8003586:	6018      	str	r0, [r3, #0]
	speed_sensor = new_speed_sensor(front_imu, back_imu);
 8003588:	4643      	mov	r3, r8
 800358a:	6819      	ldr	r1, [r3, #0]
 800358c:	464b      	mov	r3, r9
 800358e:	6818      	ldr	r0, [r3, #0]
 8003590:	f000 fab2 	bl	8003af8 <new_speed_sensor>
 8003594:	4bb8      	ldr	r3, [pc, #736]	; (8003878 <main+0x40c>)
 8003596:	6018      	str	r0, [r3, #0]
  HAL_Init();
 8003598:	f000 fd50 	bl	800403c <HAL_Init>
  SystemClock_Config();
 800359c:	f7ff ff34 	bl	8003408 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035a0:	2214      	movs	r2, #20
 80035a2:	2100      	movs	r1, #0
 80035a4:	a804      	add	r0, sp, #16
 80035a6:	f003 fa82 	bl	8006aae <memset>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035aa:	2302      	movs	r3, #2
 80035ac:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  HAL_GPIO_WritePin(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, GPIO_PIN_RESET);
 80035ae:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035b0:	431a      	orrs	r2, r3
 80035b2:	636a      	str	r2, [r5, #52]	; 0x34
 80035b4:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  HAL_GPIO_WritePin(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, GPIO_PIN_RESET);
 80035b6:	489d      	ldr	r0, [pc, #628]	; (800382c <main+0x3c0>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035b8:	4013      	ands	r3, r2
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80035ba:	2220      	movs	r2, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035bc:	9301      	str	r3, [sp, #4]
 80035be:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80035c0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  HAL_GPIO_WritePin(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, GPIO_PIN_RESET);
 80035c2:	0089      	lsls	r1, r1, #2
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80035c4:	4313      	orrs	r3, r2
 80035c6:	636b      	str	r3, [r5, #52]	; 0x34
 80035c8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80035ca:	4013      	ands	r3, r2
 80035cc:	9302      	str	r3, [sp, #8]
 80035ce:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035d0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80035d2:	3a1f      	subs	r2, #31
 80035d4:	4313      	orrs	r3, r2
 80035d6:	636b      	str	r3, [r5, #52]	; 0x34
 80035d8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80035da:	4692      	mov	sl, r2
 80035dc:	4013      	ands	r3, r2
 80035de:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, GPIO_PIN_RESET);
 80035e0:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035e2:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LIMIT_SWITCH_1_GPIO_Port, LIMIT_SWITCH_1_Pin, GPIO_PIN_RESET);
 80035e4:	f001 fb80 	bl	8004ce8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_RESET);
 80035e8:	2200      	movs	r2, #0
 80035ea:	2104      	movs	r1, #4
 80035ec:	4891      	ldr	r0, [pc, #580]	; (8003834 <main+0x3c8>)
 80035ee:	f001 fb7b 	bl	8004ce8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LIMIT_SWITCH_2_Pin|DRV8825_STP_Pin|DRV8825_DIR_Pin, GPIO_PIN_RESET);
 80035f2:	20a0      	movs	r0, #160	; 0xa0
 80035f4:	2200      	movs	r2, #0
 80035f6:	21c2      	movs	r1, #194	; 0xc2
 80035f8:	05c0      	lsls	r0, r0, #23
 80035fa:	f001 fb75 	bl	8004ce8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LIMIT_SWITCH_1_Pin;
 80035fe:	2280      	movs	r2, #128	; 0x80
 8003600:	2301      	movs	r3, #1
 8003602:	0092      	lsls	r2, r2, #2
  HAL_GPIO_Init(LIMIT_SWITCH_1_GPIO_Port, &GPIO_InitStruct);
 8003604:	4889      	ldr	r0, [pc, #548]	; (800382c <main+0x3c0>)
 8003606:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = LIMIT_SWITCH_1_Pin;
 8003608:	9204      	str	r2, [sp, #16]
 800360a:	9305      	str	r3, [sp, #20]
 800360c:	9606      	str	r6, [sp, #24]
 800360e:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(LIMIT_SWITCH_1_GPIO_Port, &GPIO_InitStruct);
 8003610:	f001 fa56 	bl	8004ac0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DEBUG_LED_Pin;
 8003614:	2204      	movs	r2, #4
 8003616:	2301      	movs	r3, #1
 8003618:	9204      	str	r2, [sp, #16]
 800361a:	9305      	str	r3, [sp, #20]
 800361c:	2200      	movs	r2, #0
 800361e:	2300      	movs	r3, #0
  HAL_GPIO_Init(DEBUG_LED_GPIO_Port, &GPIO_InitStruct);
 8003620:	4884      	ldr	r0, [pc, #528]	; (8003834 <main+0x3c8>)
 8003622:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = DEBUG_LED_Pin;
 8003624:	9206      	str	r2, [sp, #24]
 8003626:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(DEBUG_LED_GPIO_Port, &GPIO_InitStruct);
 8003628:	f001 fa4a 	bl	8004ac0 <HAL_GPIO_Init>
  HAL_GPIO_Init(LIMIT_SWITCH_2_GPIO_Port, &GPIO_InitStruct);
 800362c:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = LIMIT_SWITCH_2_Pin;
 800362e:	2202      	movs	r2, #2
 8003630:	2301      	movs	r3, #1
  HAL_GPIO_Init(LIMIT_SWITCH_2_GPIO_Port, &GPIO_InitStruct);
 8003632:	a904      	add	r1, sp, #16
 8003634:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = LIMIT_SWITCH_2_Pin;
 8003636:	9204      	str	r2, [sp, #16]
 8003638:	9305      	str	r3, [sp, #20]
 800363a:	9606      	str	r6, [sp, #24]
 800363c:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(LIMIT_SWITCH_2_GPIO_Port, &GPIO_InitStruct);
 800363e:	f001 fa3f 	bl	8004ac0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = PA5_FRONT_IMU_INT_Pin;
 8003642:	2388      	movs	r3, #136	; 0x88
  HAL_GPIO_Init(PA5_FRONT_IMU_INT_GPIO_Port, &GPIO_InitStruct);
 8003644:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003646:	2600      	movs	r6, #0
  GPIO_InitStruct.Pin = PA5_FRONT_IMU_INT_Pin;
 8003648:	2220      	movs	r2, #32
 800364a:	035b      	lsls	r3, r3, #13
  HAL_GPIO_Init(PA5_FRONT_IMU_INT_GPIO_Port, &GPIO_InitStruct);
 800364c:	a904      	add	r1, sp, #16
 800364e:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = PA5_FRONT_IMU_INT_Pin;
 8003650:	9204      	str	r2, [sp, #16]
 8003652:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003654:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(PA5_FRONT_IMU_INT_GPIO_Port, &GPIO_InitStruct);
 8003656:	f001 fa33 	bl	8004ac0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DRV8825_STP_Pin|DRV8825_DIR_Pin;
 800365a:	22c0      	movs	r2, #192	; 0xc0
 800365c:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800365e:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = DRV8825_STP_Pin|DRV8825_DIR_Pin;
 8003660:	9204      	str	r2, [sp, #16]
 8003662:	9305      	str	r3, [sp, #20]
 8003664:	2200      	movs	r2, #0
 8003666:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003668:	a904      	add	r1, sp, #16
 800366a:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = DRV8825_STP_Pin|DRV8825_DIR_Pin;
 800366c:	9206      	str	r2, [sp, #24]
 800366e:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003670:	f001 fa26 	bl	8004ac0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = PB0_BACK_IMU_INT_Pin;
 8003674:	2388      	movs	r3, #136	; 0x88
 8003676:	2201      	movs	r2, #1
 8003678:	035b      	lsls	r3, r3, #13
  HAL_GPIO_Init(PB0_BACK_IMU_INT_GPIO_Port, &GPIO_InitStruct);
 800367a:	486c      	ldr	r0, [pc, #432]	; (800382c <main+0x3c0>)
 800367c:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = PB0_BACK_IMU_INT_Pin;
 800367e:	9204      	str	r2, [sp, #16]
 8003680:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003682:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(PB0_BACK_IMU_INT_GPIO_Port, &GPIO_InitStruct);
 8003684:	f001 fa1c 	bl	8004ac0 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8003688:	2200      	movs	r2, #0
 800368a:	2100      	movs	r1, #0
 800368c:	2005      	movs	r0, #5
 800368e:	f001 f883 	bl	8004798 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8003692:	2005      	movs	r0, #5
 8003694:	f001 f8b2 	bl	80047fc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8003698:	2200      	movs	r2, #0
 800369a:	2100      	movs	r1, #0
 800369c:	2007      	movs	r0, #7
 800369e:	f001 f87b 	bl	8004798 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80036a2:	2007      	movs	r0, #7
 80036a4:	f001 f8aa 	bl	80047fc <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036a8:	4652      	mov	r2, sl
 80036aa:	6bab      	ldr	r3, [r5, #56]	; 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80036ac:	2100      	movs	r1, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036ae:	4313      	orrs	r3, r2
 80036b0:	63ab      	str	r3, [r5, #56]	; 0x38
 80036b2:	6bab      	ldr	r3, [r5, #56]	; 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80036b4:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036b6:	4013      	ands	r3, r2
 80036b8:	9300      	str	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80036ba:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036bc:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80036be:	f001 f86b 	bl	8004798 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80036c2:	2009      	movs	r0, #9
 80036c4:	f001 f89a 	bl	80047fc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80036c8:	2200      	movs	r2, #0
 80036ca:	2100      	movs	r1, #0
 80036cc:	200a      	movs	r0, #10
 80036ce:	f001 f863 	bl	8004798 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80036d2:	200a      	movs	r0, #10
 80036d4:	f001 f892 	bl	80047fc <HAL_NVIC_EnableIRQ>
  hi2c2.Instance = I2C2;
 80036d8:	4b68      	ldr	r3, [pc, #416]	; (800387c <main+0x410>)
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80036da:	0020      	movs	r0, r4
  hi2c2.Instance = I2C2;
 80036dc:	6023      	str	r3, [r4, #0]
  hi2c2.Init.Timing = 0x00303D5B;
 80036de:	4b68      	ldr	r3, [pc, #416]	; (8003880 <main+0x414>)
  hi2c2.Init.OwnAddress1 = 0;
 80036e0:	60a6      	str	r6, [r4, #8]
  hi2c2.Init.Timing = 0x00303D5B;
 80036e2:	6063      	str	r3, [r4, #4]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80036e4:	4653      	mov	r3, sl
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80036e6:	6126      	str	r6, [r4, #16]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80036e8:	60e3      	str	r3, [r4, #12]
  hi2c2.Init.OwnAddress2 = 0;
 80036ea:	6166      	str	r6, [r4, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80036ec:	61a6      	str	r6, [r4, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80036ee:	61e6      	str	r6, [r4, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80036f0:	6226      	str	r6, [r4, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80036f2:	f001 fbd7 	bl	8004ea4 <HAL_I2C_Init>
 80036f6:	2800      	cmp	r0, #0
 80036f8:	d001      	beq.n	80036fe <main+0x292>
 80036fa:	b672      	cpsid	i
  while (1)
 80036fc:	e7fe      	b.n	80036fc <main+0x290>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80036fe:	2100      	movs	r1, #0
 8003700:	0020      	movs	r0, r4
 8003702:	f001 fdcd 	bl	80052a0 <HAL_I2CEx_ConfigAnalogFilter>
 8003706:	1e01      	subs	r1, r0, #0
 8003708:	d001      	beq.n	800370e <main+0x2a2>
 800370a:	b672      	cpsid	i
  while (1)
 800370c:	e7fe      	b.n	800370c <main+0x2a0>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800370e:	0020      	movs	r0, r4
 8003710:	f001 fdee 	bl	80052f0 <HAL_I2CEx_ConfigDigitalFilter>
 8003714:	2800      	cmp	r0, #0
 8003716:	d001      	beq.n	800371c <main+0x2b0>
 8003718:	b672      	cpsid	i
  while (1)
 800371a:	e7fe      	b.n	800371a <main+0x2ae>
  huart1.Instance = USART1;
 800371c:	465a      	mov	r2, fp
 800371e:	4b59      	ldr	r3, [pc, #356]	; (8003884 <main+0x418>)
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003720:	250c      	movs	r5, #12
  huart1.Instance = USART1;
 8003722:	6013      	str	r3, [r2, #0]
  huart1.Init.BaudRate = 9600;
 8003724:	2396      	movs	r3, #150	; 0x96
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003726:	6090      	str	r0, [r2, #8]
  huart1.Init.BaudRate = 9600;
 8003728:	019b      	lsls	r3, r3, #6
  huart1.Init.StopBits = UART_STOPBITS_1;
 800372a:	60d0      	str	r0, [r2, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800372c:	6110      	str	r0, [r2, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800372e:	6190      	str	r0, [r2, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003730:	61d0      	str	r0, [r2, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003732:	6210      	str	r0, [r2, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003734:	6250      	str	r0, [r2, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003736:	6290      	str	r0, [r2, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003738:	4658      	mov	r0, fp
  huart1.Init.BaudRate = 9600;
 800373a:	6053      	str	r3, [r2, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800373c:	6155      	str	r5, [r2, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800373e:	f003 f849 	bl	80067d4 <HAL_UART_Init>
 8003742:	1e01      	subs	r1, r0, #0
 8003744:	d001      	beq.n	800374a <main+0x2de>
 8003746:	b672      	cpsid	i
  while (1)
 8003748:	e7fe      	b.n	8003748 <main+0x2dc>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800374a:	4658      	mov	r0, fp
 800374c:	f003 f8ca 	bl	80068e4 <HAL_UARTEx_SetTxFifoThreshold>
 8003750:	1e01      	subs	r1, r0, #0
 8003752:	d001      	beq.n	8003758 <main+0x2ec>
 8003754:	b672      	cpsid	i
  while (1)
 8003756:	e7fe      	b.n	8003756 <main+0x2ea>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003758:	4658      	mov	r0, fp
 800375a:	f003 f913 	bl	8006984 <HAL_UARTEx_SetRxFifoThreshold>
 800375e:	2800      	cmp	r0, #0
 8003760:	d001      	beq.n	8003766 <main+0x2fa>
 8003762:	b672      	cpsid	i
  while (1)
 8003764:	e7fe      	b.n	8003764 <main+0x2f8>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003766:	4658      	mov	r0, fp
 8003768:	f003 f8a0 	bl	80068ac <HAL_UARTEx_DisableFifoMode>
 800376c:	1e04      	subs	r4, r0, #0
 800376e:	d001      	beq.n	8003774 <main+0x308>
 8003770:	b672      	cpsid	i
  while (1)
 8003772:	e7fe      	b.n	8003772 <main+0x306>
  ADC_ChannelConfTypeDef sConfig = {0};
 8003774:	0001      	movs	r1, r0
 8003776:	002a      	movs	r2, r5
 8003778:	a804      	add	r0, sp, #16
 800377a:	f003 f998 	bl	8006aae <memset>
  hadc1.Instance = ADC1;
 800377e:	4a22      	ldr	r2, [pc, #136]	; (8003808 <main+0x39c>)
 8003780:	4b41      	ldr	r3, [pc, #260]	; (8003888 <main+0x41c>)
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8003782:	4651      	mov	r1, sl
  hadc1.Instance = ADC1;
 8003784:	6013      	str	r3, [r2, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003786:	2380      	movs	r3, #128	; 0x80
 8003788:	05db      	lsls	r3, r3, #23
 800378a:	6053      	str	r3, [r2, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_6B;
 800378c:	2318      	movs	r3, #24
 800378e:	6093      	str	r3, [r2, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003790:	2380      	movs	r3, #128	; 0x80
 8003792:	039b      	lsls	r3, r3, #14
 8003794:	6113      	str	r3, [r2, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003796:	2304      	movs	r3, #4
 8003798:	6153      	str	r3, [r2, #20]
  hadc1.Init.NbrOfConversion = 3;
 800379a:	2303      	movs	r3, #3
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800379c:	60d4      	str	r4, [r2, #12]
  hadc1.Init.NbrOfConversion = 3;
 800379e:	61d3      	str	r3, [r2, #28]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80037a0:	8314      	strh	r4, [r2, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80037a2:	0013      	movs	r3, r2
  hadc1.Init.ContinuousConvMode = DISABLE;
 80037a4:	7694      	strb	r4, [r2, #26]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80037a6:	2220      	movs	r2, #32
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80037a8:	625c      	str	r4, [r3, #36]	; 0x24
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80037aa:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80037ac:	629c      	str	r4, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80037ae:	232c      	movs	r3, #44	; 0x2c
 80037b0:	4a15      	ldr	r2, [pc, #84]	; (8003808 <main+0x39c>)
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80037b2:	0011      	movs	r1, r2
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80037b4:	54d4      	strb	r4, [r2, r3]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80037b6:	2300      	movs	r3, #0
 80037b8:	2200      	movs	r2, #0
 80037ba:	630a      	str	r2, [r1, #48]	; 0x30
 80037bc:	634b      	str	r3, [r1, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80037be:	233c      	movs	r3, #60	; 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80037c0:	0008      	movs	r0, r1
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80037c2:	638c      	str	r4, [r1, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80037c4:	54cc      	strb	r4, [r1, r3]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80037c6:	64cc      	str	r4, [r1, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80037c8:	f000 fc70 	bl	80040ac <HAL_ADC_Init>
 80037cc:	2800      	cmp	r0, #0
 80037ce:	d001      	beq.n	80037d4 <main+0x368>
 80037d0:	b672      	cpsid	i
  while (1)
 80037d2:	e7fe      	b.n	80037d2 <main+0x366>
  sConfig.Channel = ADC_CHANNEL_0;
 80037d4:	2201      	movs	r2, #1
 80037d6:	2300      	movs	r3, #0
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80037d8:	9006      	str	r0, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80037da:	a904      	add	r1, sp, #16
 80037dc:	480a      	ldr	r0, [pc, #40]	; (8003808 <main+0x39c>)
  sConfig.Channel = ADC_CHANNEL_0;
 80037de:	9204      	str	r2, [sp, #16]
 80037e0:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80037e2:	f000 fddf 	bl	80043a4 <HAL_ADC_ConfigChannel>
 80037e6:	2800      	cmp	r0, #0
 80037e8:	d001      	beq.n	80037ee <main+0x382>
 80037ea:	b672      	cpsid	i
  while (1)
 80037ec:	e7fe      	b.n	80037ec <main+0x380>
  sConfig.Channel = ADC_CHANNEL_2;
 80037ee:	2304      	movs	r3, #4
 80037f0:	4a26      	ldr	r2, [pc, #152]	; (800388c <main+0x420>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80037f2:	4805      	ldr	r0, [pc, #20]	; (8003808 <main+0x39c>)
 80037f4:	a904      	add	r1, sp, #16
  sConfig.Channel = ADC_CHANNEL_2;
 80037f6:	9204      	str	r2, [sp, #16]
 80037f8:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80037fa:	f000 fdd3 	bl	80043a4 <HAL_ADC_ConfigChannel>
 80037fe:	2800      	cmp	r0, #0
 8003800:	d046      	beq.n	8003890 <main+0x424>
 8003802:	b672      	cpsid	i
  while (1)
 8003804:	e7fe      	b.n	8003804 <main+0x398>
 8003806:	46c0      	nop			; (mov r8, r8)
 8003808:	20000220 	.word	0x20000220
 800380c:	2000033c 	.word	0x2000033c
 8003810:	200001fc 	.word	0x200001fc
 8003814:	20000508 	.word	0x20000508
 8003818:	20000218 	.word	0x20000218
 800381c:	20000200 	.word	0x20000200
 8003820:	20000518 	.word	0x20000518
 8003824:	2000051c 	.word	0x2000051c
 8003828:	20000520 	.word	0x20000520
 800382c:	50000400 	.word	0x50000400
 8003830:	20000208 	.word	0x20000208
 8003834:	50001400 	.word	0x50001400
 8003838:	2000020c 	.word	0x2000020c
 800383c:	20000514 	.word	0x20000514
 8003840:	20000390 	.word	0x20000390
 8003844:	20000528 	.word	0x20000528
 8003848:	200003dc 	.word	0x200003dc
 800384c:	20000210 	.word	0x20000210
 8003850:	20000428 	.word	0x20000428
 8003854:	2000050c 	.word	0x2000050c
 8003858:	20000510 	.word	0x20000510
 800385c:	20000214 	.word	0x20000214
 8003860:	20000530 	.word	0x20000530
 8003864:	20000204 	.word	0x20000204
 8003868:	20000524 	.word	0x20000524
 800386c:	40021000 	.word	0x40021000
 8003870:	20000474 	.word	0x20000474
 8003874:	20000534 	.word	0x20000534
 8003878:	2000052c 	.word	0x2000052c
 800387c:	40005800 	.word	0x40005800
 8003880:	00303d5b 	.word	0x00303d5b
 8003884:	40013800 	.word	0x40013800
 8003888:	40012400 	.word	0x40012400
 800388c:	08000004 	.word	0x08000004
  sConfig.Channel = ADC_CHANNEL_3;
 8003890:	2308      	movs	r3, #8
 8003892:	4a41      	ldr	r2, [pc, #260]	; (8003998 <main+0x52c>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003894:	4841      	ldr	r0, [pc, #260]	; (800399c <main+0x530>)
 8003896:	a904      	add	r1, sp, #16
  sConfig.Channel = ADC_CHANNEL_3;
 8003898:	9204      	str	r2, [sp, #16]
 800389a:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800389c:	f000 fd82 	bl	80043a4 <HAL_ADC_ConfigChannel>
 80038a0:	2800      	cmp	r0, #0
 80038a2:	d001      	beq.n	80038a8 <main+0x43c>
 80038a4:	b672      	cpsid	i
  while (1)
 80038a6:	e7fe      	b.n	80038a6 <main+0x43a>
  htim14.Instance = TIM14;
 80038a8:	4a3d      	ldr	r2, [pc, #244]	; (80039a0 <main+0x534>)
 80038aa:	4b3e      	ldr	r3, [pc, #248]	; (80039a4 <main+0x538>)
  htim14.Init.Prescaler = 15;
 80038ac:	240f      	movs	r4, #15
  htim14.Instance = TIM14;
 80038ae:	6013      	str	r3, [r2, #0]
  htim14.Init.Period = SLOW_PERIOD;
 80038b0:	23fa      	movs	r3, #250	; 0xfa
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038b2:	6090      	str	r0, [r2, #8]
  htim14.Init.Period = SLOW_PERIOD;
 80038b4:	00db      	lsls	r3, r3, #3
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038b6:	6110      	str	r0, [r2, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038b8:	6190      	str	r0, [r2, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80038ba:	0010      	movs	r0, r2
  htim14.Init.Prescaler = 15;
 80038bc:	6054      	str	r4, [r2, #4]
  htim14.Init.Period = SLOW_PERIOD;
 80038be:	60d3      	str	r3, [r2, #12]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80038c0:	f002 f9f8 	bl	8005cb4 <HAL_TIM_Base_Init>
 80038c4:	2800      	cmp	r0, #0
 80038c6:	d001      	beq.n	80038cc <main+0x460>
 80038c8:	b672      	cpsid	i
  while (1)
 80038ca:	e7fe      	b.n	80038ca <main+0x45e>
  htim16.Instance = TIM16;
 80038cc:	4a36      	ldr	r2, [pc, #216]	; (80039a8 <main+0x53c>)
 80038ce:	4b37      	ldr	r3, [pc, #220]	; (80039ac <main+0x540>)
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038d0:	6090      	str	r0, [r2, #8]
  htim16.Instance = TIM16;
 80038d2:	6013      	str	r3, [r2, #0]
  htim16.Init.Period = FAST_PERIOD;
 80038d4:	2332      	movs	r3, #50	; 0x32
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038d6:	6110      	str	r0, [r2, #16]
  htim16.Init.RepetitionCounter = 0;
 80038d8:	6150      	str	r0, [r2, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038da:	6190      	str	r0, [r2, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80038dc:	0010      	movs	r0, r2
  htim16.Init.Prescaler = 15;
 80038de:	6054      	str	r4, [r2, #4]
  htim16.Init.Period = FAST_PERIOD;
 80038e0:	60d3      	str	r3, [r2, #12]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80038e2:	f002 f9e7 	bl	8005cb4 <HAL_TIM_Base_Init>
 80038e6:	2800      	cmp	r0, #0
 80038e8:	d001      	beq.n	80038ee <main+0x482>
 80038ea:	b672      	cpsid	i
  while (1)
 80038ec:	e7fe      	b.n	80038ec <main+0x480>
  htim17.Instance = TIM17;
 80038ee:	4a30      	ldr	r2, [pc, #192]	; (80039b0 <main+0x544>)
 80038f0:	4b30      	ldr	r3, [pc, #192]	; (80039b4 <main+0x548>)
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038f2:	6090      	str	r0, [r2, #8]
  htim17.Instance = TIM17;
 80038f4:	6013      	str	r3, [r2, #0]
  htim17.Init.Prescaler = 127;
 80038f6:	237f      	movs	r3, #127	; 0x7f
 80038f8:	6053      	str	r3, [r2, #4]
  htim17.Init.Period = IMU_PERIOD;
 80038fa:	4b2f      	ldr	r3, [pc, #188]	; (80039b8 <main+0x54c>)
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038fc:	6110      	str	r0, [r2, #16]
  htim17.Init.RepetitionCounter = 0;
 80038fe:	6150      	str	r0, [r2, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003900:	6190      	str	r0, [r2, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8003902:	0010      	movs	r0, r2
  htim17.Init.Period = IMU_PERIOD;
 8003904:	60d3      	str	r3, [r2, #12]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8003906:	f002 f9d5 	bl	8005cb4 <HAL_TIM_Base_Init>
 800390a:	2800      	cmp	r0, #0
 800390c:	d001      	beq.n	8003912 <main+0x4a6>
 800390e:	b672      	cpsid	i
  while (1)
 8003910:	e7fe      	b.n	8003910 <main+0x4a4>
	  init_imu(front_imu);
 8003912:	464b      	mov	r3, r9
 8003914:	6818      	ldr	r0, [r3, #0]
 8003916:	f7ff fc29 	bl	800316c <init_imu>
	  init_imu(back_imu);
 800391a:	4643      	mov	r3, r8
 800391c:	6818      	ldr	r0, [r3, #0]
 800391e:	f7ff fc25 	bl	800316c <init_imu>
  start_interrupt_timer(fast_interrupt_timer);
 8003922:	4b26      	ldr	r3, [pc, #152]	; (80039bc <main+0x550>)
	  HAL_Delay(1000);
 8003924:	25fa      	movs	r5, #250	; 0xfa
  start_interrupt_timer(fast_interrupt_timer);
 8003926:	6818      	ldr	r0, [r3, #0]
 8003928:	f7ff fc90 	bl	800324c <start_interrupt_timer>
  start_interrupt_timer(slow_interrupt_timer);
 800392c:	4b24      	ldr	r3, [pc, #144]	; (80039c0 <main+0x554>)
		  uint8_t is_skater_detected = !is_skater_gone(skater);
 800392e:	2401      	movs	r4, #1
  start_interrupt_timer(slow_interrupt_timer);
 8003930:	6818      	ldr	r0, [r3, #0]
 8003932:	f7ff fc8b 	bl	800324c <start_interrupt_timer>
  receive_wireless(wireless, skater, joint);
 8003936:	4b23      	ldr	r3, [pc, #140]	; (80039c4 <main+0x558>)
	  HAL_Delay(1000);
 8003938:	00ad      	lsls	r5, r5, #2
  receive_wireless(wireless, skater, joint);
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	4b22      	ldr	r3, [pc, #136]	; (80039c8 <main+0x55c>)
 800393e:	6819      	ldr	r1, [r3, #0]
 8003940:	4b22      	ldr	r3, [pc, #136]	; (80039cc <main+0x560>)
 8003942:	6818      	ldr	r0, [r3, #0]
 8003944:	f7ff fb6e 	bl	8003024 <receive_wireless>
	  HAL_Delay(1000);
 8003948:	0028      	movs	r0, r5
 800394a:	f000 fb9d 	bl	8004088 <HAL_Delay>
	  if (is_joint_close_enough_to_target(joint)) {
 800394e:	4b1d      	ldr	r3, [pc, #116]	; (80039c4 <main+0x558>)
 8003950:	6818      	ldr	r0, [r3, #0]
 8003952:	f7ff fc93 	bl	800327c <is_joint_close_enough_to_target>
 8003956:	2800      	cmp	r0, #0
 8003958:	d0f6      	beq.n	8003948 <main+0x4dc>
		  uint8_t current_speed = get_speed_sensor_data(speed_sensor);
 800395a:	4b1d      	ldr	r3, [pc, #116]	; (80039d0 <main+0x564>)
 800395c:	6818      	ldr	r0, [r3, #0]
 800395e:	f000 f90f 	bl	8003b80 <get_speed_sensor_data>
		  send_wireless_speed(wireless, current_speed);
 8003962:	4b1a      	ldr	r3, [pc, #104]	; (80039cc <main+0x560>)
		  uint8_t current_speed = get_speed_sensor_data(speed_sensor);
 8003964:	0001      	movs	r1, r0
		  send_wireless_speed(wireless, current_speed);
 8003966:	6818      	ldr	r0, [r3, #0]
 8003968:	f7ff fa3a 	bl	8002de0 <send_wireless_speed>
		  uint8_t battery_data = get_battery_sensor_data(battery_sensor);
 800396c:	4b19      	ldr	r3, [pc, #100]	; (80039d4 <main+0x568>)
 800396e:	6818      	ldr	r0, [r3, #0]
 8003970:	f7ff f9f4 	bl	8002d5c <get_battery_sensor_data>
		  send_wireless_battery_data(wireless, battery_data);
 8003974:	4b15      	ldr	r3, [pc, #84]	; (80039cc <main+0x560>)
		  uint8_t battery_data = get_battery_sensor_data(battery_sensor);
 8003976:	0001      	movs	r1, r0
		  send_wireless_battery_data(wireless, battery_data);
 8003978:	6818      	ldr	r0, [r3, #0]
 800397a:	f7ff fa65 	bl	8002e48 <send_wireless_battery_data>
		  uint8_t is_skater_detected = !is_skater_gone(skater);
 800397e:	4b12      	ldr	r3, [pc, #72]	; (80039c8 <main+0x55c>)
 8003980:	6818      	ldr	r0, [r3, #0]
 8003982:	f000 f887 	bl	8003a94 <is_skater_gone>
 8003986:	0001      	movs	r1, r0
		  send_wireless_detect_skater_status(wireless, is_skater_detected);
 8003988:	4b10      	ldr	r3, [pc, #64]	; (80039cc <main+0x560>)
		  uint8_t is_skater_detected = !is_skater_gone(skater);
 800398a:	4061      	eors	r1, r4
		  send_wireless_detect_skater_status(wireless, is_skater_detected);
 800398c:	6818      	ldr	r0, [r3, #0]
 800398e:	b2c9      	uxtb	r1, r1
 8003990:	f7ff fa40 	bl	8002e14 <send_wireless_detect_skater_status>
 8003994:	e7d8      	b.n	8003948 <main+0x4dc>
 8003996:	46c0      	nop			; (mov r8, r8)
 8003998:	0c000008 	.word	0x0c000008
 800399c:	20000220 	.word	0x20000220
 80039a0:	20000390 	.word	0x20000390
 80039a4:	40002000 	.word	0x40002000
 80039a8:	200003dc 	.word	0x200003dc
 80039ac:	40014400 	.word	0x40014400
 80039b0:	20000428 	.word	0x20000428
 80039b4:	40014800 	.word	0x40014800
 80039b8:	0000c350 	.word	0x0000c350
 80039bc:	20000210 	.word	0x20000210
 80039c0:	20000528 	.word	0x20000528
 80039c4:	20000510 	.word	0x20000510
 80039c8:	20000524 	.word	0x20000524
 80039cc:	20000534 	.word	0x20000534
 80039d0:	2000052c 	.word	0x2000052c
 80039d4:	20000204 	.word	0x20000204

080039d8 <Error_Handler>:
 80039d8:	b672      	cpsid	i
  while (1)
 80039da:	e7fe      	b.n	80039da <Error_Handler+0x2>

080039dc <new_motor>:
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created Motor object
Motor *new_motor(
	PinData *_dir_pin,
	PinData *_stp_pin
) {
 80039dc:	b570      	push	{r4, r5, r6, lr}
 80039de:	0005      	movs	r5, r0
    Motor *motor = (Motor*) malloc(sizeof(Motor));
 80039e0:	2008      	movs	r0, #8
) {
 80039e2:	000c      	movs	r4, r1
    Motor *motor = (Motor*) malloc(sizeof(Motor));
 80039e4:	f003 f850 	bl	8006a88 <malloc>
    motor->dir_pin = _dir_pin;
 80039e8:	6005      	str	r5, [r0, #0]
    motor->stp_pin = _stp_pin;
 80039ea:	6044      	str	r4, [r0, #4]
	return motor;
}
 80039ec:	bd70      	pop	{r4, r5, r6, pc}
 80039ee:	46c0      	nop			; (mov r8, r8)

080039f0 <step_motor_direction>:

// REQUIRES: motor is a Motor object
// and direction is a bool that dictates direction
// MODIFIES: nothing
// EFFECTS: Moves the motor a certain by a certain amount of steps
void step_motor_direction(Motor *motor, bool dir) {
 80039f0:	b510      	push	{r4, lr}
 80039f2:	0004      	movs	r4, r0
	set_pin_value(motor->dir_pin, dir);
 80039f4:	6800      	ldr	r0, [r0, #0]
 80039f6:	f000 f815 	bl	8003a24 <set_pin_value>
	set_pin_value(motor->stp_pin, GPIO_PIN_SET);
 80039fa:	6860      	ldr	r0, [r4, #4]
 80039fc:	2101      	movs	r1, #1
 80039fe:	f000 f811 	bl	8003a24 <set_pin_value>
//	for (uint8_t i = 0; i < 10; ++i);
	set_pin_value(motor->stp_pin, GPIO_PIN_RESET);
 8003a02:	2100      	movs	r1, #0
 8003a04:	6860      	ldr	r0, [r4, #4]
 8003a06:	f000 f80d 	bl	8003a24 <set_pin_value>
}
 8003a0a:	bd10      	pop	{r4, pc}

08003a0c <new_pin_data>:
// REQUIRES: _port and _pin corresponds to
// the port and pin and _is_output is boolean
// that is true if the pin is an output pin.
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created PinData object
PinData *new_pin_data(GPIO_TypeDef *_port, uint16_t _pin, bool _is_output) {
 8003a0c:	b570      	push	{r4, r5, r6, lr}
 8003a0e:	0006      	movs	r6, r0
    PinData *pin_data = (PinData*) malloc(sizeof(PinData));
 8003a10:	2008      	movs	r0, #8
PinData *new_pin_data(GPIO_TypeDef *_port, uint16_t _pin, bool _is_output) {
 8003a12:	000d      	movs	r5, r1
 8003a14:	0014      	movs	r4, r2
    PinData *pin_data = (PinData*) malloc(sizeof(PinData));
 8003a16:	f003 f837 	bl	8006a88 <malloc>
	pin_data->port = _port;
 8003a1a:	6006      	str	r6, [r0, #0]
    pin_data->pin = _pin;
 8003a1c:	8085      	strh	r5, [r0, #4]
    pin_data->is_output = _is_output;
 8003a1e:	7184      	strb	r4, [r0, #6]
	return pin_data;
}
 8003a20:	bd70      	pop	{r4, r5, r6, pc}
 8003a22:	46c0      	nop			; (mov r8, r8)

08003a24 <set_pin_value>:

// REQUIRES: pin_data is PinData and value is 0 or 1
// MODIFIES: nothing
// EFFECTS: Sets pin to value
void set_pin_value(PinData *pin_data, uint8_t value) {
 8003a24:	b510      	push	{r4, lr}
	if (!pin_data->is_output) {
 8003a26:	7983      	ldrb	r3, [r0, #6]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d006      	beq.n	8003a3a <set_pin_value+0x16>
		return;
	}
	HAL_GPIO_WritePin(pin_data->port, pin_data->pin, value == 0 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8003a2c:	1e4b      	subs	r3, r1, #1
 8003a2e:	4199      	sbcs	r1, r3
 8003a30:	b2ca      	uxtb	r2, r1
 8003a32:	8881      	ldrh	r1, [r0, #4]
 8003a34:	6800      	ldr	r0, [r0, #0]
 8003a36:	f001 f957 	bl	8004ce8 <HAL_GPIO_WritePin>
}
 8003a3a:	bd10      	pop	{r4, pc}

08003a3c <get_pin_value>:

// REQUIRES: pin_data is PinData
// MODIFIES: nothing
// EFFECTS: Returns value of pin
bool get_pin_value(PinData *pin_data) {
 8003a3c:	b510      	push	{r4, lr}
	if (pin_data->is_output) {
 8003a3e:	7982      	ldrb	r2, [r0, #6]
bool get_pin_value(PinData *pin_data) {
 8003a40:	0003      	movs	r3, r0
		return false;
 8003a42:	2000      	movs	r0, #0
	if (pin_data->is_output) {
 8003a44:	2a00      	cmp	r2, #0
 8003a46:	d106      	bne.n	8003a56 <get_pin_value+0x1a>
	}
	bool value = HAL_GPIO_ReadPin(pin_data->port, pin_data->pin);
 8003a48:	8899      	ldrh	r1, [r3, #4]
 8003a4a:	6818      	ldr	r0, [r3, #0]
 8003a4c:	f001 f946 	bl	8004cdc <HAL_GPIO_ReadPin>
 8003a50:	1e43      	subs	r3, r0, #1
 8003a52:	4198      	sbcs	r0, r3
 8003a54:	b2c0      	uxtb	r0, r0
	return value;
}
 8003a56:	bd10      	pop	{r4, pc}

08003a58 <new_skater>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _force_sensor is a ForceSensor object and _thermistor is a Thermistor object
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Skater object
Skater *new_skater(ForceSensor *_force_sensor, Thermistor *_thermistor) {
 8003a58:	b570      	push	{r4, r5, r6, lr}
 8003a5a:	0005      	movs	r5, r0
	Skater *skater = (Skater*) malloc(sizeof(Skater));
 8003a5c:	2014      	movs	r0, #20
Skater *new_skater(ForceSensor *_force_sensor, Thermistor *_thermistor) {
 8003a5e:	000c      	movs	r4, r1
	Skater *skater = (Skater*) malloc(sizeof(Skater));
 8003a60:	f003 f812 	bl	8006a88 <malloc>
	skater->force_sensor = _force_sensor;
	skater->ms_since_skater_detected = 0;
 8003a64:	2300      	movs	r3, #0
 8003a66:	6043      	str	r3, [r0, #4]
	skater->raw_value_indicating_skater_presence = ROOM_TEMP_SKATER_PRESENCE_VALUE;
 8003a68:	332b      	adds	r3, #43	; 0x2b
 8003a6a:	8103      	strh	r3, [r0, #8]
	skater->thermistor = _thermistor;
	skater->use_temperature_to_adjust_force_sensor = true;
 8003a6c:	3b2a      	subs	r3, #42	; 0x2a
	skater->force_sensor = _force_sensor;
 8003a6e:	6005      	str	r5, [r0, #0]
	skater->thermistor = _thermistor;
 8003a70:	60c4      	str	r4, [r0, #12]
	skater->use_temperature_to_adjust_force_sensor = true;
 8003a72:	7403      	strb	r3, [r0, #16]
	return skater;
}
 8003a74:	bd70      	pop	{r4, r5, r6, pc}
 8003a76:	46c0      	nop			; (mov r8, r8)

08003a78 <has_skater_recently_left_board>:

// REQUIRES: skater is a Skater object
// MODIFIES: nothing
// EFFECTS: Returns whether skater has recently left board
bool has_skater_recently_left_board(Skater *skater) {
	return 1000 <= skater->ms_since_skater_detected && skater->ms_since_skater_detected <= TIME_TO_RELEASE_BRAKE_AFTER_SKATER_NOT_DETECTED;
 8003a78:	4a04      	ldr	r2, [pc, #16]	; (8003a8c <has_skater_recently_left_board+0x14>)
 8003a7a:	6843      	ldr	r3, [r0, #4]
 8003a7c:	4694      	mov	ip, r2
 8003a7e:	2000      	movs	r0, #0
 8003a80:	4a03      	ldr	r2, [pc, #12]	; (8003a90 <has_skater_recently_left_board+0x18>)
 8003a82:	4463      	add	r3, ip
 8003a84:	429a      	cmp	r2, r3
 8003a86:	4140      	adcs	r0, r0
 8003a88:	b2c0      	uxtb	r0, r0
}
 8003a8a:	4770      	bx	lr
 8003a8c:	fffffc18 	.word	0xfffffc18
 8003a90:	00000bb8 	.word	0x00000bb8

08003a94 <is_skater_gone>:

// REQUIRES: skater is a Skater object
// MODIFIES: nothing
// EFFECTS: Returns whether skater is gone or not
bool is_skater_gone(Skater *skater) {
	return 1000 < skater->ms_since_skater_detected;
 8003a94:	6843      	ldr	r3, [r0, #4]
 8003a96:	20fa      	movs	r0, #250	; 0xfa
 8003a98:	0080      	lsls	r0, r0, #2
 8003a9a:	4298      	cmp	r0, r3
 8003a9c:	4180      	sbcs	r0, r0
 8003a9e:	4240      	negs	r0, r0
}
 8003aa0:	4770      	bx	lr
 8003aa2:	46c0      	nop			; (mov r8, r8)

08003aa4 <refresh_skater_status>:

// REQUIRES: skater is a Skater object
// MODIFIES: ms_since_skater_detected
// EFFECTS: Updates the value of ms_since_skater_detected
// This function is expected to be called every 2 ms.
void refresh_skater_status(Skater *skater) {
 8003aa4:	b510      	push	{r4, lr}

	if (skater->use_temperature_to_adjust_force_sensor) {
 8003aa6:	7c03      	ldrb	r3, [r0, #16]
void refresh_skater_status(Skater *skater) {
 8003aa8:	0004      	movs	r4, r0
	if (skater->use_temperature_to_adjust_force_sensor) {
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d10a      	bne.n	8003ac4 <refresh_skater_status+0x20>
			// COLD
			skater->raw_value_indicating_skater_presence = COLD_TEMP_SKATER_PRESENCE_VALUE;
		}
	}

	uint16_t raw_force_value = get_force_sensor_data(skater->force_sensor);
 8003aae:	6820      	ldr	r0, [r4, #0]
 8003ab0:	f7ff fb08 	bl	80030c4 <get_force_sensor_data>
	bool is_skater_detected = raw_force_value < skater->raw_value_indicating_skater_presence;

	// If skater is detected, reset value to 0.
	// If skater is not detected, then keep incrementing ms_since_skater_detected.
	if (is_skater_detected) {
 8003ab4:	8922      	ldrh	r2, [r4, #8]
		skater->ms_since_skater_detected = 0;
 8003ab6:	2300      	movs	r3, #0
	if (is_skater_detected) {
 8003ab8:	4282      	cmp	r2, r0
 8003aba:	d801      	bhi.n	8003ac0 <refresh_skater_status+0x1c>
	}
	else {
		skater->ms_since_skater_detected += 2;
 8003abc:	6863      	ldr	r3, [r4, #4]
 8003abe:	3302      	adds	r3, #2
 8003ac0:	6063      	str	r3, [r4, #4]
	}
}
 8003ac2:	bd10      	pop	{r4, pc}
		uint8_t raw_temp_value = get_thermistor_data(skater->thermistor);
 8003ac4:	68c0      	ldr	r0, [r0, #12]
 8003ac6:	f000 fa61 	bl	8003f8c <get_thermistor_data>
		if (raw_temp_value > ROOM_TEMP_RAW_THERM_VALUE_INDICATING_SKATER) {
 8003aca:	281e      	cmp	r0, #30
 8003acc:	d902      	bls.n	8003ad4 <refresh_skater_status+0x30>
			skater->raw_value_indicating_skater_presence = ROOM_TEMP_SKATER_PRESENCE_VALUE;
 8003ace:	232b      	movs	r3, #43	; 0x2b
 8003ad0:	8123      	strh	r3, [r4, #8]
 8003ad2:	e7ec      	b.n	8003aae <refresh_skater_status+0xa>
			skater->raw_value_indicating_skater_presence = COLD_TEMP_SKATER_PRESENCE_VALUE;
 8003ad4:	2329      	movs	r3, #41	; 0x29
 8003ad6:	8123      	strh	r3, [r4, #8]
 8003ad8:	e7e9      	b.n	8003aae <refresh_skater_status+0xa>
 8003ada:	46c0      	nop			; (mov r8, r8)

08003adc <calibrate_skater_threshold>:

// REQUIRES: skater is a Skater object
// MODIFIES: raw_value_indicating_skater_presence
// EFFECTS: Calibrates skater threshold value, assuming current value means no skater
void calibrate_skater_threshold(Skater *skater) {
	skater->use_temperature_to_adjust_force_sensor = false;
 8003adc:	2300      	movs	r3, #0
void calibrate_skater_threshold(Skater *skater) {
 8003ade:	b510      	push	{r4, lr}
 8003ae0:	0004      	movs	r4, r0
	skater->use_temperature_to_adjust_force_sensor = false;
 8003ae2:	7403      	strb	r3, [r0, #16]
	uint16_t current_raw_force_value = get_force_sensor_data(skater->force_sensor);
 8003ae4:	6800      	ldr	r0, [r0, #0]
 8003ae6:	f7ff faed 	bl	80030c4 <get_force_sensor_data>
	if (current_raw_force_value > 2) {
 8003aea:	2802      	cmp	r0, #2
 8003aec:	d902      	bls.n	8003af4 <calibrate_skater_threshold+0x18>
		skater->raw_value_indicating_skater_presence = skater->raw_value_indicating_skater_presence - 2;
 8003aee:	8923      	ldrh	r3, [r4, #8]
 8003af0:	3b02      	subs	r3, #2
 8003af2:	8123      	strh	r3, [r4, #8]
	}
}
 8003af4:	bd10      	pop	{r4, pc}
 8003af6:	46c0      	nop			; (mov r8, r8)

08003af8 <new_speed_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _front_imu and _back_imu are IMU objects
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created SpeedSensor object
SpeedSensor *new_speed_sensor(IMU *_front_imu, IMU *_back_imu) {
 8003af8:	b570      	push	{r4, r5, r6, lr}
 8003afa:	0005      	movs	r5, r0
	SpeedSensor *speed_sensor = (SpeedSensor*) malloc(sizeof(SpeedSensor));
 8003afc:	2010      	movs	r0, #16
SpeedSensor *new_speed_sensor(IMU *_front_imu, IMU *_back_imu) {
 8003afe:	000c      	movs	r4, r1
	SpeedSensor *speed_sensor = (SpeedSensor*) malloc(sizeof(SpeedSensor));
 8003b00:	f002 ffc2 	bl	8006a88 <malloc>
	speed_sensor->front_imu = _front_imu;
	speed_sensor->back_imu = _back_imu;
	speed_sensor->speed = 0;
 8003b04:	2300      	movs	r3, #0
 8003b06:	7203      	strb	r3, [r0, #8]
	speed_sensor->ms_since_front_imu_spiked = 0xFFFFFFFF;
 8003b08:	3b01      	subs	r3, #1
	speed_sensor->front_imu = _front_imu;
 8003b0a:	6005      	str	r5, [r0, #0]
	speed_sensor->back_imu = _back_imu;
 8003b0c:	6044      	str	r4, [r0, #4]
	speed_sensor->ms_since_front_imu_spiked = 0xFFFFFFFF;
 8003b0e:	60c3      	str	r3, [r0, #12]
	return speed_sensor;
}
 8003b10:	bd70      	pop	{r4, r5, r6, pc}
 8003b12:	46c0      	nop			; (mov r8, r8)

08003b14 <refresh_speed_sensor_logic>:
// REQUIRES: SpeedSensor is a speed_sensor object
// MODIFIES: speed
// EFFECTS: Returns the currently stored speed value of the speed sensor
// Assumes this function is called every 2ms.
void refresh_speed_sensor_logic(SpeedSensor *speed_sensor) {
	speed_sensor->ms_since_front_imu_spiked += 2;
 8003b14:	68c3      	ldr	r3, [r0, #12]
	if (speed_sensor->ms_since_front_imu_spiked > SPEED_SENSOR_TOO_LONG_SO_SET_SPEED_TO_0) {
 8003b16:	4a04      	ldr	r2, [pc, #16]	; (8003b28 <refresh_speed_sensor_logic+0x14>)
	speed_sensor->ms_since_front_imu_spiked += 2;
 8003b18:	3302      	adds	r3, #2
 8003b1a:	60c3      	str	r3, [r0, #12]
	if (speed_sensor->ms_since_front_imu_spiked > SPEED_SENSOR_TOO_LONG_SO_SET_SPEED_TO_0) {
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d901      	bls.n	8003b24 <refresh_speed_sensor_logic+0x10>
		speed_sensor->speed = 0;
 8003b20:	2300      	movs	r3, #0
 8003b22:	7203      	strb	r3, [r0, #8]
	}
}
 8003b24:	4770      	bx	lr
 8003b26:	46c0      	nop			; (mov r8, r8)
 8003b28:	00001388 	.word	0x00001388

08003b2c <trigger_speed_sensor_interrupt>:

// REQUIRES: SpeedSensor is a speed_sensor object
// MODIFIES: speed
// EFFECTS: Updates the speed logic depending on if the front imu or back imu triggered
// this interrupt. This function should ONLY be called if an interrupt is triggered.
void trigger_speed_sensor_interrupt(SpeedSensor* speed_sensor, bool is_front) {
 8003b2c:	b570      	push	{r4, r5, r6, lr}
 8003b2e:	0004      	movs	r4, r0
	if (is_front) {
 8003b30:	2900      	cmp	r1, #0
 8003b32:	d002      	beq.n	8003b3a <trigger_speed_sensor_interrupt+0xe>
		speed_sensor->ms_since_front_imu_spiked = 0;
 8003b34:	2300      	movs	r3, #0
 8003b36:	60c3      	str	r3, [r0, #12]
		if (mph > 99.0f) {
			mph = 99.0f;
		}
		speed_sensor->speed = mph;
	}
}
 8003b38:	bd70      	pop	{r4, r5, r6, pc}
		float meters_per_second = LENGTH_OF_BOARD_M * 1000.0f / speed_sensor->ms_since_front_imu_spiked;
 8003b3a:	68c0      	ldr	r0, [r0, #12]
 8003b3c:	f7ff f806 	bl	8002b4c <__aeabi_ui2d>
 8003b40:	000b      	movs	r3, r1
 8003b42:	0002      	movs	r2, r0
 8003b44:	490b      	ldr	r1, [pc, #44]	; (8003b74 <trigger_speed_sensor_interrupt+0x48>)
 8003b46:	2000      	movs	r0, #0
 8003b48:	f7fd fd7c 	bl	8001644 <__aeabi_ddiv>
 8003b4c:	f7ff f824 	bl	8002b98 <__aeabi_d2f>
		float mph = meters_per_second * MPH_TO_MPS_RATIO;
 8003b50:	4909      	ldr	r1, [pc, #36]	; (8003b78 <trigger_speed_sensor_interrupt+0x4c>)
 8003b52:	f7fc ff05 	bl	8000960 <__aeabi_fmul>
		if (mph > 99.0f) {
 8003b56:	4909      	ldr	r1, [pc, #36]	; (8003b7c <trigger_speed_sensor_interrupt+0x50>)
		float mph = meters_per_second * MPH_TO_MPS_RATIO;
 8003b58:	1c05      	adds	r5, r0, #0
		if (mph > 99.0f) {
 8003b5a:	f7fc fcc9 	bl	80004f0 <__aeabi_fcmpgt>
 8003b5e:	2363      	movs	r3, #99	; 0x63
 8003b60:	2800      	cmp	r0, #0
 8003b62:	d001      	beq.n	8003b68 <trigger_speed_sensor_interrupt+0x3c>
		speed_sensor->speed = mph;
 8003b64:	7223      	strb	r3, [r4, #8]
}
 8003b66:	e7e7      	b.n	8003b38 <trigger_speed_sensor_interrupt+0xc>
		speed_sensor->speed = mph;
 8003b68:	1c28      	adds	r0, r5, #0
 8003b6a:	f7fc fcf5 	bl	8000558 <__aeabi_f2uiz>
 8003b6e:	b2c3      	uxtb	r3, r0
 8003b70:	7223      	strb	r3, [r4, #8]
 8003b72:	e7e1      	b.n	8003b38 <trigger_speed_sensor_interrupt+0xc>
 8003b74:	4087d000 	.word	0x4087d000
 8003b78:	400f2a06 	.word	0x400f2a06
 8003b7c:	42c60000 	.word	0x42c60000

08003b80 <get_speed_sensor_data>:

// REQUIRES: SpeedSensor is a speed_sensor object
// MODIFIES: nothing
// EFFECTS: Returns the currently stored speed value of the speed sensor
uint8_t get_speed_sensor_data(SpeedSensor *speed_sensor) {
	return speed_sensor->speed;
 8003b80:	7a00      	ldrb	r0, [r0, #8]
}
 8003b82:	4770      	bx	lr

08003b84 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b84:	2201      	movs	r2, #1
 8003b86:	4b0a      	ldr	r3, [pc, #40]	; (8003bb0 <HAL_MspInit+0x2c>)
{
 8003b88:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b8a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003b8c:	4311      	orrs	r1, r2
 8003b8e:	6419      	str	r1, [r3, #64]	; 0x40
 8003b90:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003b92:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b94:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b96:	9200      	str	r2, [sp, #0]
 8003b98:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b9c:	0549      	lsls	r1, r1, #21
 8003b9e:	430a      	orrs	r2, r1
 8003ba0:	63da      	str	r2, [r3, #60]	; 0x3c
 8003ba2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ba4:	400b      	ands	r3, r1
 8003ba6:	9301      	str	r3, [sp, #4]
 8003ba8:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003baa:	b002      	add	sp, #8
 8003bac:	4770      	bx	lr
 8003bae:	46c0      	nop			; (mov r8, r8)
 8003bb0:	40021000 	.word	0x40021000

08003bb4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003bb4:	b570      	push	{r4, r5, r6, lr}
 8003bb6:	0004      	movs	r4, r0
 8003bb8:	b092      	sub	sp, #72	; 0x48
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bba:	2214      	movs	r2, #20
 8003bbc:	2100      	movs	r1, #0
 8003bbe:	a802      	add	r0, sp, #8
 8003bc0:	f002 ff75 	bl	8006aae <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003bc4:	2228      	movs	r2, #40	; 0x28
 8003bc6:	2100      	movs	r1, #0
 8003bc8:	a808      	add	r0, sp, #32
 8003bca:	f002 ff70 	bl	8006aae <memset>
  if(hadc->Instance==ADC1)
 8003bce:	4b25      	ldr	r3, [pc, #148]	; (8003c64 <HAL_ADC_MspInit+0xb0>)
 8003bd0:	6822      	ldr	r2, [r4, #0]
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d001      	beq.n	8003bda <HAL_ADC_MspInit+0x26>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003bd6:	b012      	add	sp, #72	; 0x48
 8003bd8:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003bda:	2380      	movs	r3, #128	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003bdc:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003bde:	01db      	lsls	r3, r3, #7
 8003be0:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003be2:	f001 ff71 	bl	8005ac8 <HAL_RCCEx_PeriphCLKConfig>
 8003be6:	2800      	cmp	r0, #0
 8003be8:	d135      	bne.n	8003c56 <HAL_ADC_MspInit+0xa2>
    __HAL_RCC_ADC_CLK_ENABLE();
 8003bea:	2080      	movs	r0, #128	; 0x80
 8003bec:	4b1e      	ldr	r3, [pc, #120]	; (8003c68 <HAL_ADC_MspInit+0xb4>)
 8003bee:	0340      	lsls	r0, r0, #13
 8003bf0:	6c19      	ldr	r1, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bf2:	2600      	movs	r6, #0
    __HAL_RCC_ADC_CLK_ENABLE();
 8003bf4:	4301      	orrs	r1, r0
 8003bf6:	6419      	str	r1, [r3, #64]	; 0x40
 8003bf8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bfa:	4002      	ands	r2, r0
 8003bfc:	9200      	str	r2, [sp, #0]
 8003bfe:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c00:	2201      	movs	r2, #1
 8003c02:	6b59      	ldr	r1, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c04:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c06:	4311      	orrs	r1, r2
 8003c08:	6359      	str	r1, [r3, #52]	; 0x34
 8003c0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c0c:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c0e:	401a      	ands	r2, r3
 8003c10:	9201      	str	r2, [sp, #4]
 8003c12:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = FORCE_SENSOR_Pin|POTENTIOMETER_Pin|BATTERYDATA_Pin;
 8003c14:	220d      	movs	r2, #13
 8003c16:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c18:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = FORCE_SENSOR_Pin|POTENTIOMETER_Pin|BATTERYDATA_Pin;
 8003c1a:	9202      	str	r2, [sp, #8]
 8003c1c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c1e:	9604      	str	r6, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c20:	f000 ff4e 	bl	8004ac0 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8003c24:	4d11      	ldr	r5, [pc, #68]	; (8003c6c <HAL_ADC_MspInit+0xb8>)
 8003c26:	4b12      	ldr	r3, [pc, #72]	; (8003c70 <HAL_ADC_MspInit+0xbc>)
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003c28:	0028      	movs	r0, r5
    hdma_adc1.Instance = DMA1_Channel1;
 8003c2a:	602b      	str	r3, [r5, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003c2c:	2305      	movs	r3, #5
 8003c2e:	606b      	str	r3, [r5, #4]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003c30:	337b      	adds	r3, #123	; 0x7b
 8003c32:	612b      	str	r3, [r5, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003c34:	3380      	adds	r3, #128	; 0x80
 8003c36:	616b      	str	r3, [r5, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003c38:	2380      	movs	r3, #128	; 0x80
 8003c3a:	00db      	lsls	r3, r3, #3
 8003c3c:	61ab      	str	r3, [r5, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003c3e:	2320      	movs	r3, #32
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c40:	60ae      	str	r6, [r5, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c42:	60ee      	str	r6, [r5, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003c44:	61eb      	str	r3, [r5, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003c46:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003c48:	f000 fdfe 	bl	8004848 <HAL_DMA_Init>
 8003c4c:	2800      	cmp	r0, #0
 8003c4e:	d105      	bne.n	8003c5c <HAL_ADC_MspInit+0xa8>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003c50:	6525      	str	r5, [r4, #80]	; 0x50
 8003c52:	62ac      	str	r4, [r5, #40]	; 0x28
}
 8003c54:	e7bf      	b.n	8003bd6 <HAL_ADC_MspInit+0x22>
      Error_Handler();
 8003c56:	f7ff febf 	bl	80039d8 <Error_Handler>
 8003c5a:	e7c6      	b.n	8003bea <HAL_ADC_MspInit+0x36>
      Error_Handler();
 8003c5c:	f7ff febc 	bl	80039d8 <Error_Handler>
 8003c60:	e7f6      	b.n	8003c50 <HAL_ADC_MspInit+0x9c>
 8003c62:	46c0      	nop			; (mov r8, r8)
 8003c64:	40012400 	.word	0x40012400
 8003c68:	40021000 	.word	0x40021000
 8003c6c:	20000284 	.word	0x20000284
 8003c70:	40020008 	.word	0x40020008

08003c74 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003c74:	b510      	push	{r4, lr}
 8003c76:	0004      	movs	r4, r0
 8003c78:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c7a:	2214      	movs	r2, #20
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	a802      	add	r0, sp, #8
 8003c80:	f002 ff15 	bl	8006aae <memset>
  if(hi2c->Instance==I2C2)
 8003c84:	4b12      	ldr	r3, [pc, #72]	; (8003cd0 <HAL_I2C_MspInit+0x5c>)
 8003c86:	6822      	ldr	r2, [r4, #0]
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d001      	beq.n	8003c90 <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003c8c:	b008      	add	sp, #32
 8003c8e:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c90:	2301      	movs	r3, #1
 8003c92:	4c10      	ldr	r4, [pc, #64]	; (8003cd4 <HAL_I2C_MspInit+0x60>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c94:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c96:	6b62      	ldr	r2, [r4, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c98:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c9a:	431a      	orrs	r2, r3
 8003c9c:	6362      	str	r2, [r4, #52]	; 0x34
 8003c9e:	6b62      	ldr	r2, [r4, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ca0:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = IMU_SCL_Pin|IMU_SDA_Pin;
 8003ca6:	22c0      	movs	r2, #192	; 0xc0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ca8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = IMU_SCL_Pin|IMU_SDA_Pin;
 8003caa:	2312      	movs	r3, #18
 8003cac:	0152      	lsls	r2, r2, #5
 8003cae:	9202      	str	r2, [sp, #8]
 8003cb0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8003cb2:	2306      	movs	r3, #6
 8003cb4:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cb6:	f000 ff03 	bl	8004ac0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003cba:	2180      	movs	r1, #128	; 0x80
 8003cbc:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003cbe:	03c9      	lsls	r1, r1, #15
 8003cc0:	430a      	orrs	r2, r1
 8003cc2:	63e2      	str	r2, [r4, #60]	; 0x3c
 8003cc4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003cc6:	400b      	ands	r3, r1
 8003cc8:	9301      	str	r3, [sp, #4]
 8003cca:	9b01      	ldr	r3, [sp, #4]
}
 8003ccc:	e7de      	b.n	8003c8c <HAL_I2C_MspInit+0x18>
 8003cce:	46c0      	nop			; (mov r8, r8)
 8003cd0:	40005800 	.word	0x40005800
 8003cd4:	40021000 	.word	0x40021000

08003cd8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003cd8:	b500      	push	{lr}
  if(htim_base->Instance==TIM14)
 8003cda:	6803      	ldr	r3, [r0, #0]
 8003cdc:	4a22      	ldr	r2, [pc, #136]	; (8003d68 <HAL_TIM_Base_MspInit+0x90>)
{
 8003cde:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM14)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d007      	beq.n	8003cf4 <HAL_TIM_Base_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
  else if(htim_base->Instance==TIM16)
 8003ce4:	4a21      	ldr	r2, [pc, #132]	; (8003d6c <HAL_TIM_Base_MspInit+0x94>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d017      	beq.n	8003d1a <HAL_TIM_Base_MspInit+0x42>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
  else if(htim_base->Instance==TIM17)
 8003cea:	4a21      	ldr	r2, [pc, #132]	; (8003d70 <HAL_TIM_Base_MspInit+0x98>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d027      	beq.n	8003d40 <HAL_TIM_Base_MspInit+0x68>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8003cf0:	b005      	add	sp, #20
 8003cf2:	bd00      	pop	{pc}
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003cf4:	2080      	movs	r0, #128	; 0x80
 8003cf6:	4a1f      	ldr	r2, [pc, #124]	; (8003d74 <HAL_TIM_Base_MspInit+0x9c>)
 8003cf8:	0200      	lsls	r0, r0, #8
 8003cfa:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003cfc:	4301      	orrs	r1, r0
 8003cfe:	6411      	str	r1, [r2, #64]	; 0x40
 8003d00:	6c13      	ldr	r3, [r2, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8003d02:	2100      	movs	r1, #0
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003d04:	4003      	ands	r3, r0
 8003d06:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8003d08:	2200      	movs	r2, #0
 8003d0a:	2013      	movs	r0, #19
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003d0c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8003d0e:	f000 fd43 	bl	8004798 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8003d12:	2013      	movs	r0, #19
 8003d14:	f000 fd72 	bl	80047fc <HAL_NVIC_EnableIRQ>
 8003d18:	e7ea      	b.n	8003cf0 <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003d1a:	2080      	movs	r0, #128	; 0x80
 8003d1c:	4a15      	ldr	r2, [pc, #84]	; (8003d74 <HAL_TIM_Base_MspInit+0x9c>)
 8003d1e:	0280      	lsls	r0, r0, #10
 8003d20:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003d22:	4301      	orrs	r1, r0
 8003d24:	6411      	str	r1, [r2, #64]	; 0x40
 8003d26:	6c13      	ldr	r3, [r2, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8003d28:	2100      	movs	r1, #0
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003d2a:	4003      	ands	r3, r0
 8003d2c:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8003d2e:	2200      	movs	r2, #0
 8003d30:	2015      	movs	r0, #21
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003d32:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8003d34:	f000 fd30 	bl	8004798 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8003d38:	2015      	movs	r0, #21
 8003d3a:	f000 fd5f 	bl	80047fc <HAL_NVIC_EnableIRQ>
 8003d3e:	e7d7      	b.n	8003cf0 <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8003d40:	2080      	movs	r0, #128	; 0x80
 8003d42:	4a0c      	ldr	r2, [pc, #48]	; (8003d74 <HAL_TIM_Base_MspInit+0x9c>)
 8003d44:	02c0      	lsls	r0, r0, #11
 8003d46:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003d48:	4301      	orrs	r1, r0
 8003d4a:	6411      	str	r1, [r2, #64]	; 0x40
 8003d4c:	6c13      	ldr	r3, [r2, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8003d4e:	2100      	movs	r1, #0
    __HAL_RCC_TIM17_CLK_ENABLE();
 8003d50:	4003      	ands	r3, r0
 8003d52:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8003d54:	2200      	movs	r2, #0
 8003d56:	2016      	movs	r0, #22
    __HAL_RCC_TIM17_CLK_ENABLE();
 8003d58:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8003d5a:	f000 fd1d 	bl	8004798 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8003d5e:	2016      	movs	r0, #22
 8003d60:	f000 fd4c 	bl	80047fc <HAL_NVIC_EnableIRQ>
}
 8003d64:	e7c4      	b.n	8003cf0 <HAL_TIM_Base_MspInit+0x18>
 8003d66:	46c0      	nop			; (mov r8, r8)
 8003d68:	40002000 	.word	0x40002000
 8003d6c:	40014400 	.word	0x40014400
 8003d70:	40014800 	.word	0x40014800
 8003d74:	40021000 	.word	0x40021000

08003d78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d78:	b570      	push	{r4, r5, r6, lr}
 8003d7a:	0004      	movs	r4, r0
 8003d7c:	b092      	sub	sp, #72	; 0x48
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d7e:	2214      	movs	r2, #20
 8003d80:	2100      	movs	r1, #0
 8003d82:	a802      	add	r0, sp, #8
 8003d84:	f002 fe93 	bl	8006aae <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003d88:	2228      	movs	r2, #40	; 0x28
 8003d8a:	2100      	movs	r1, #0
 8003d8c:	a808      	add	r0, sp, #32
 8003d8e:	f002 fe8e 	bl	8006aae <memset>
  if(huart->Instance==USART1)
 8003d92:	4b25      	ldr	r3, [pc, #148]	; (8003e28 <HAL_UART_MspInit+0xb0>)
 8003d94:	6822      	ldr	r2, [r4, #0]
 8003d96:	429a      	cmp	r2, r3
 8003d98:	d001      	beq.n	8003d9e <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003d9a:	b012      	add	sp, #72	; 0x48
 8003d9c:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003d9e:	2301      	movs	r3, #1
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003da0:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003da2:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003da4:	f001 fe90 	bl	8005ac8 <HAL_RCCEx_PeriphCLKConfig>
 8003da8:	2800      	cmp	r0, #0
 8003daa:	d136      	bne.n	8003e1a <HAL_UART_MspInit+0xa2>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003dac:	2080      	movs	r0, #128	; 0x80
 8003dae:	4b1f      	ldr	r3, [pc, #124]	; (8003e2c <HAL_UART_MspInit+0xb4>)
 8003db0:	01c0      	lsls	r0, r0, #7
 8003db2:	6c19      	ldr	r1, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8003db4:	2600      	movs	r6, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8003db6:	4301      	orrs	r1, r0
 8003db8:	6419      	str	r1, [r3, #64]	; 0x40
 8003dba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003dbc:	4002      	ands	r2, r0
 8003dbe:	9200      	str	r2, [sp, #0]
 8003dc0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dc2:	2202      	movs	r2, #2
 8003dc4:	6b59      	ldr	r1, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dc6:	481a      	ldr	r0, [pc, #104]	; (8003e30 <HAL_UART_MspInit+0xb8>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dc8:	4311      	orrs	r1, r2
 8003dca:	6359      	str	r1, [r3, #52]	; 0x34
 8003dcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dce:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dd0:	401a      	ands	r2, r3
 8003dd2:	9201      	str	r2, [sp, #4]
 8003dd4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = BLUETOOTH_UART_RX_Pin|BLUETOOTH_UART_TX_Pin;
 8003dd6:	22c0      	movs	r2, #192	; 0xc0
 8003dd8:	2302      	movs	r3, #2
 8003dda:	9202      	str	r2, [sp, #8]
 8003ddc:	9303      	str	r3, [sp, #12]
 8003dde:	2300      	movs	r3, #0
 8003de0:	2200      	movs	r2, #0
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8003de2:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pin = BLUETOOTH_UART_RX_Pin|BLUETOOTH_UART_TX_Pin;
 8003de4:	9204      	str	r2, [sp, #16]
 8003de6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003de8:	f000 fe6a 	bl	8004ac0 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8003dec:	4d11      	ldr	r5, [pc, #68]	; (8003e34 <HAL_UART_MspInit+0xbc>)
 8003dee:	4b12      	ldr	r3, [pc, #72]	; (8003e38 <HAL_UART_MspInit+0xc0>)
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003df0:	0028      	movs	r0, r5
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8003df2:	602b      	str	r3, [r5, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003df4:	2332      	movs	r3, #50	; 0x32
 8003df6:	606b      	str	r3, [r5, #4]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003df8:	334e      	adds	r3, #78	; 0x4e
 8003dfa:	612b      	str	r3, [r5, #16]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003dfc:	3b60      	subs	r3, #96	; 0x60
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003dfe:	60ae      	str	r6, [r5, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e00:	60ee      	str	r6, [r5, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e02:	616e      	str	r6, [r5, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e04:	61ae      	str	r6, [r5, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003e06:	61eb      	str	r3, [r5, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003e08:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003e0a:	f000 fd1d 	bl	8004848 <HAL_DMA_Init>
 8003e0e:	2800      	cmp	r0, #0
 8003e10:	d106      	bne.n	8003e20 <HAL_UART_MspInit+0xa8>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003e12:	2380      	movs	r3, #128	; 0x80
 8003e14:	62ac      	str	r4, [r5, #40]	; 0x28
 8003e16:	50e5      	str	r5, [r4, r3]
}
 8003e18:	e7bf      	b.n	8003d9a <HAL_UART_MspInit+0x22>
      Error_Handler();
 8003e1a:	f7ff fddd 	bl	80039d8 <Error_Handler>
 8003e1e:	e7c5      	b.n	8003dac <HAL_UART_MspInit+0x34>
      Error_Handler();
 8003e20:	f7ff fdda 	bl	80039d8 <Error_Handler>
 8003e24:	e7f5      	b.n	8003e12 <HAL_UART_MspInit+0x9a>
 8003e26:	46c0      	nop			; (mov r8, r8)
 8003e28:	40013800 	.word	0x40013800
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	50000400 	.word	0x50000400
 8003e34:	200002e0 	.word	0x200002e0
 8003e38:	4002001c 	.word	0x4002001c

08003e3c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003e3c:	e7fe      	b.n	8003e3c <NMI_Handler>
 8003e3e:	46c0      	nop			; (mov r8, r8)

08003e40 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e40:	e7fe      	b.n	8003e40 <HardFault_Handler>
 8003e42:	46c0      	nop			; (mov r8, r8)

08003e44 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003e44:	4770      	bx	lr
 8003e46:	46c0      	nop			; (mov r8, r8)

08003e48 <PendSV_Handler>:
 8003e48:	4770      	bx	lr
 8003e4a:	46c0      	nop			; (mov r8, r8)

08003e4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e4c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e4e:	f000 f909 	bl	8004064 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e52:	bd10      	pop	{r4, pc}

08003e54 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8003e54:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB0_BACK_IMU_INT_Pin);
 8003e56:	2001      	movs	r0, #1
 8003e58:	f000 ff4e 	bl	8004cf8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8003e5c:	bd10      	pop	{r4, pc}
 8003e5e:	46c0      	nop			; (mov r8, r8)

08003e60 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003e60:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PA5_FRONT_IMU_INT_Pin);
 8003e62:	2020      	movs	r0, #32
 8003e64:	f000 ff48 	bl	8004cf8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003e68:	bd10      	pop	{r4, pc}
 8003e6a:	46c0      	nop			; (mov r8, r8)

08003e6c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003e6c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003e6e:	4802      	ldr	r0, [pc, #8]	; (8003e78 <DMA1_Channel1_IRQHandler+0xc>)
 8003e70:	f000 fdca 	bl	8004a08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003e74:	bd10      	pop	{r4, pc}
 8003e76:	46c0      	nop			; (mov r8, r8)
 8003e78:	20000284 	.word	0x20000284

08003e7c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8003e7c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003e7e:	4802      	ldr	r0, [pc, #8]	; (8003e88 <DMA1_Channel2_3_IRQHandler+0xc>)
 8003e80:	f000 fdc2 	bl	8004a08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8003e84:	bd10      	pop	{r4, pc}
 8003e86:	46c0      	nop			; (mov r8, r8)
 8003e88:	200002e0 	.word	0x200002e0

08003e8c <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8003e8c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8003e8e:	4802      	ldr	r0, [pc, #8]	; (8003e98 <TIM14_IRQHandler+0xc>)
 8003e90:	f001 ffc6 	bl	8005e20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8003e94:	bd10      	pop	{r4, pc}
 8003e96:	46c0      	nop			; (mov r8, r8)
 8003e98:	20000390 	.word	0x20000390

08003e9c <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8003e9c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8003e9e:	4802      	ldr	r0, [pc, #8]	; (8003ea8 <TIM16_IRQHandler+0xc>)
 8003ea0:	f001 ffbe 	bl	8005e20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8003ea4:	bd10      	pop	{r4, pc}
 8003ea6:	46c0      	nop			; (mov r8, r8)
 8003ea8:	200003dc 	.word	0x200003dc

08003eac <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8003eac:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8003eae:	4802      	ldr	r0, [pc, #8]	; (8003eb8 <TIM17_IRQHandler+0xc>)
 8003eb0:	f001 ffb6 	bl	8005e20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8003eb4:	bd10      	pop	{r4, pc}
 8003eb6:	46c0      	nop			; (mov r8, r8)
 8003eb8:	20000428 	.word	0x20000428

08003ebc <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8003ebc:	2001      	movs	r0, #1
 8003ebe:	4770      	bx	lr

08003ec0 <_kill>:

int _kill(int pid, int sig)
{
 8003ec0:	b510      	push	{r4, lr}
	errno = EINVAL;
 8003ec2:	f002 fdb7 	bl	8006a34 <__errno>
 8003ec6:	2316      	movs	r3, #22
 8003ec8:	6003      	str	r3, [r0, #0]
	return -1;
 8003eca:	2001      	movs	r0, #1
}
 8003ecc:	4240      	negs	r0, r0
 8003ece:	bd10      	pop	{r4, pc}

08003ed0 <_exit>:

void _exit (int status)
{
 8003ed0:	b510      	push	{r4, lr}
	errno = EINVAL;
 8003ed2:	f002 fdaf 	bl	8006a34 <__errno>
 8003ed6:	2316      	movs	r3, #22
 8003ed8:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8003eda:	e7fe      	b.n	8003eda <_exit+0xa>

08003edc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003edc:	b570      	push	{r4, r5, r6, lr}
 8003ede:	1e16      	subs	r6, r2, #0
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ee0:	dd07      	ble.n	8003ef2 <_read+0x16>
 8003ee2:	000c      	movs	r4, r1
 8003ee4:	188d      	adds	r5, r1, r2
	{
		*ptr++ = __io_getchar();
 8003ee6:	e000      	b.n	8003eea <_read+0xe>
 8003ee8:	bf00      	nop
 8003eea:	7020      	strb	r0, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003eec:	3401      	adds	r4, #1
 8003eee:	42ac      	cmp	r4, r5
 8003ef0:	d1f9      	bne.n	8003ee6 <_read+0xa>
	}

return len;
}
 8003ef2:	0030      	movs	r0, r6
 8003ef4:	bd70      	pop	{r4, r5, r6, pc}
 8003ef6:	46c0      	nop			; (mov r8, r8)

08003ef8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003ef8:	b570      	push	{r4, r5, r6, lr}
 8003efa:	1e16      	subs	r6, r2, #0
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003efc:	dd07      	ble.n	8003f0e <_write+0x16>
 8003efe:	000c      	movs	r4, r1
 8003f00:	188d      	adds	r5, r1, r2
	{
		__io_putchar(*ptr++);
 8003f02:	7820      	ldrb	r0, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f04:	3401      	adds	r4, #1
		__io_putchar(*ptr++);
 8003f06:	e000      	b.n	8003f0a <_write+0x12>
 8003f08:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f0a:	42ac      	cmp	r4, r5
 8003f0c:	d1f9      	bne.n	8003f02 <_write+0xa>
	}
	return len;
}
 8003f0e:	0030      	movs	r0, r6
 8003f10:	bd70      	pop	{r4, r5, r6, pc}
 8003f12:	46c0      	nop			; (mov r8, r8)

08003f14 <_close>:

int _close(int file)
{
	return -1;
 8003f14:	2001      	movs	r0, #1
}
 8003f16:	4240      	negs	r0, r0
 8003f18:	4770      	bx	lr
 8003f1a:	46c0      	nop			; (mov r8, r8)

08003f1c <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003f1c:	2380      	movs	r3, #128	; 0x80
 8003f1e:	019b      	lsls	r3, r3, #6
	return 0;
}
 8003f20:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8003f22:	604b      	str	r3, [r1, #4]
}
 8003f24:	4770      	bx	lr
 8003f26:	46c0      	nop			; (mov r8, r8)

08003f28 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003f28:	2001      	movs	r0, #1
 8003f2a:	4770      	bx	lr

08003f2c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003f2c:	2000      	movs	r0, #0
 8003f2e:	4770      	bx	lr

08003f30 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f30:	490c      	ldr	r1, [pc, #48]	; (8003f64 <_sbrk+0x34>)
 8003f32:	4a0d      	ldr	r2, [pc, #52]	; (8003f68 <_sbrk+0x38>)
{
 8003f34:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f36:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003f38:	490c      	ldr	r1, [pc, #48]	; (8003f6c <_sbrk+0x3c>)
{
 8003f3a:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8003f3c:	6808      	ldr	r0, [r1, #0]
 8003f3e:	2800      	cmp	r0, #0
 8003f40:	d004      	beq.n	8003f4c <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f42:	18c3      	adds	r3, r0, r3
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d806      	bhi.n	8003f56 <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8003f48:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 8003f4a:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8003f4c:	4808      	ldr	r0, [pc, #32]	; (8003f70 <_sbrk+0x40>)
  if (__sbrk_heap_end + incr > max_heap)
 8003f4e:	18c3      	adds	r3, r0, r3
    __sbrk_heap_end = &_end;
 8003f50:	6008      	str	r0, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d9f8      	bls.n	8003f48 <_sbrk+0x18>
    errno = ENOMEM;
 8003f56:	f002 fd6d 	bl	8006a34 <__errno>
 8003f5a:	230c      	movs	r3, #12
 8003f5c:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8003f5e:	2001      	movs	r0, #1
 8003f60:	4240      	negs	r0, r0
 8003f62:	e7f2      	b.n	8003f4a <_sbrk+0x1a>
 8003f64:	00000400 	.word	0x00000400
 8003f68:	20002000 	.word	0x20002000
 8003f6c:	20000538 	.word	0x20000538
 8003f70:	20000550 	.word	0x20000550

08003f74 <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003f74:	4770      	bx	lr
 8003f76:	46c0      	nop			; (mov r8, r8)

08003f78 <new_thermistor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _adc_sensor is an ADCSensor object and _rank is the adc rank
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created Thermistor object
Thermistor *new_thermistor(ADCSensor *_adc_sensor, uint8_t _rank) {
 8003f78:	b570      	push	{r4, r5, r6, lr}
 8003f7a:	0005      	movs	r5, r0
	Thermistor *thermistor = (Thermistor*) malloc(sizeof(Thermistor));
 8003f7c:	2008      	movs	r0, #8
Thermistor *new_thermistor(ADCSensor *_adc_sensor, uint8_t _rank) {
 8003f7e:	000c      	movs	r4, r1
	Thermistor *thermistor = (Thermistor*) malloc(sizeof(Thermistor));
 8003f80:	f002 fd82 	bl	8006a88 <malloc>
	thermistor->adc_sensor = _adc_sensor;
 8003f84:	6005      	str	r5, [r0, #0]
	thermistor->rank = _rank;
 8003f86:	7104      	strb	r4, [r0, #4]
	return thermistor;
}
 8003f88:	bd70      	pop	{r4, r5, r6, pc}
 8003f8a:	46c0      	nop			; (mov r8, r8)

08003f8c <get_thermistor_data>:

// REQUIRES: thermistor is a Thermistor object
// MODIFIES: nothing
// EFFECTS: Returns the currently stored value thermistor data.
uint8_t get_thermistor_data(Thermistor *thermistor) {
 8003f8c:	b510      	push	{r4, lr}
    uint32_t raw_value = get_adc_sensor_value(thermistor->adc_sensor, thermistor->rank);
 8003f8e:	7901      	ldrb	r1, [r0, #4]
 8003f90:	6800      	ldr	r0, [r0, #0]
 8003f92:	f7fe fec5 	bl	8002d20 <get_adc_sensor_value>
    return raw_value;
 8003f96:	b2c0      	uxtb	r0, r0
}
 8003f98:	bd10      	pop	{r4, pc}
 8003f9a:	46c0      	nop			; (mov r8, r8)

08003f9c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003f9c:	480d      	ldr	r0, [pc, #52]	; (8003fd4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003f9e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003fa0:	f7ff ffe8 	bl	8003f74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003fa4:	480c      	ldr	r0, [pc, #48]	; (8003fd8 <LoopForever+0x6>)
  ldr r1, =_edata
 8003fa6:	490d      	ldr	r1, [pc, #52]	; (8003fdc <LoopForever+0xa>)
  ldr r2, =_sidata
 8003fa8:	4a0d      	ldr	r2, [pc, #52]	; (8003fe0 <LoopForever+0xe>)
  movs r3, #0
 8003faa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003fac:	e002      	b.n	8003fb4 <LoopCopyDataInit>

08003fae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003fae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003fb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003fb2:	3304      	adds	r3, #4

08003fb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003fb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003fb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003fb8:	d3f9      	bcc.n	8003fae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003fba:	4a0a      	ldr	r2, [pc, #40]	; (8003fe4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003fbc:	4c0a      	ldr	r4, [pc, #40]	; (8003fe8 <LoopForever+0x16>)
  movs r3, #0
 8003fbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003fc0:	e001      	b.n	8003fc6 <LoopFillZerobss>

08003fc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003fc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003fc4:	3204      	adds	r2, #4

08003fc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003fc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003fc8:	d3fb      	bcc.n	8003fc2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003fca:	f002 fd39 	bl	8006a40 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003fce:	f7ff fa4d 	bl	800346c <main>

08003fd2 <LoopForever>:

LoopForever:
  b LoopForever
 8003fd2:	e7fe      	b.n	8003fd2 <LoopForever>
  ldr   r0, =_estack
 8003fd4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003fd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003fdc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8003fe0:	0800bb44 	.word	0x0800bb44
  ldr r2, =_sbss
 8003fe4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003fe8:	20000550 	.word	0x20000550

08003fec <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003fec:	e7fe      	b.n	8003fec <ADC1_IRQHandler>
	...

08003ff0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ff0:	b510      	push	{r4, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003ff2:	4b0f      	ldr	r3, [pc, #60]	; (8004030 <HAL_InitTick+0x40>)
{
 8003ff4:	0004      	movs	r4, r0
  if ((uint32_t)uwTickFreq != 0U)
 8003ff6:	7819      	ldrb	r1, [r3, #0]
 8003ff8:	2900      	cmp	r1, #0
 8003ffa:	d101      	bne.n	8004000 <HAL_InitTick+0x10>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8003ffc:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8003ffe:	bd10      	pop	{r4, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8004000:	20fa      	movs	r0, #250	; 0xfa
 8004002:	0080      	lsls	r0, r0, #2
 8004004:	f7fc f89a 	bl	800013c <__udivsi3>
 8004008:	4b0a      	ldr	r3, [pc, #40]	; (8004034 <HAL_InitTick+0x44>)
 800400a:	0001      	movs	r1, r0
 800400c:	6818      	ldr	r0, [r3, #0]
 800400e:	f7fc f895 	bl	800013c <__udivsi3>
 8004012:	f000 fbff 	bl	8004814 <HAL_SYSTICK_Config>
 8004016:	2800      	cmp	r0, #0
 8004018:	d1f0      	bne.n	8003ffc <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800401a:	2c03      	cmp	r4, #3
 800401c:	d8ee      	bhi.n	8003ffc <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800401e:	3801      	subs	r0, #1
 8004020:	2200      	movs	r2, #0
 8004022:	0021      	movs	r1, r4
 8004024:	f000 fbb8 	bl	8004798 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004028:	4b03      	ldr	r3, [pc, #12]	; (8004038 <HAL_InitTick+0x48>)
 800402a:	2000      	movs	r0, #0
 800402c:	601c      	str	r4, [r3, #0]
  return status;
 800402e:	e7e6      	b.n	8003ffe <HAL_InitTick+0xe>
 8004030:	20000004 	.word	0x20000004
 8004034:	20000000 	.word	0x20000000
 8004038:	20000008 	.word	0x20000008

0800403c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800403c:	2380      	movs	r3, #128	; 0x80
 800403e:	4a08      	ldr	r2, [pc, #32]	; (8004060 <HAL_Init+0x24>)
 8004040:	005b      	lsls	r3, r3, #1
 8004042:	6811      	ldr	r1, [r2, #0]
{
 8004044:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004046:	430b      	orrs	r3, r1
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004048:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800404a:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800404c:	f7ff ffd0 	bl	8003ff0 <HAL_InitTick>
 8004050:	1e04      	subs	r4, r0, #0
 8004052:	d002      	beq.n	800405a <HAL_Init+0x1e>
    status = HAL_ERROR;
 8004054:	2401      	movs	r4, #1
}
 8004056:	0020      	movs	r0, r4
 8004058:	bd10      	pop	{r4, pc}
  HAL_MspInit();
 800405a:	f7ff fd93 	bl	8003b84 <HAL_MspInit>
 800405e:	e7fa      	b.n	8004056 <HAL_Init+0x1a>
 8004060:	40022000 	.word	0x40022000

08004064 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8004064:	4a03      	ldr	r2, [pc, #12]	; (8004074 <HAL_IncTick+0x10>)
 8004066:	4b04      	ldr	r3, [pc, #16]	; (8004078 <HAL_IncTick+0x14>)
 8004068:	6811      	ldr	r1, [r2, #0]
 800406a:	781b      	ldrb	r3, [r3, #0]
 800406c:	185b      	adds	r3, r3, r1
 800406e:	6013      	str	r3, [r2, #0]
}
 8004070:	4770      	bx	lr
 8004072:	46c0      	nop			; (mov r8, r8)
 8004074:	2000053c 	.word	0x2000053c
 8004078:	20000004 	.word	0x20000004

0800407c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800407c:	4b01      	ldr	r3, [pc, #4]	; (8004084 <HAL_GetTick+0x8>)
 800407e:	6818      	ldr	r0, [r3, #0]
}
 8004080:	4770      	bx	lr
 8004082:	46c0      	nop			; (mov r8, r8)
 8004084:	2000053c 	.word	0x2000053c

08004088 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004088:	b570      	push	{r4, r5, r6, lr}
 800408a:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800408c:	f7ff fff6 	bl	800407c <HAL_GetTick>
 8004090:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004092:	1c63      	adds	r3, r4, #1
 8004094:	d002      	beq.n	800409c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8004096:	4b04      	ldr	r3, [pc, #16]	; (80040a8 <HAL_Delay+0x20>)
 8004098:	781b      	ldrb	r3, [r3, #0]
 800409a:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800409c:	f7ff ffee 	bl	800407c <HAL_GetTick>
 80040a0:	1b40      	subs	r0, r0, r5
 80040a2:	42a0      	cmp	r0, r4
 80040a4:	d3fa      	bcc.n	800409c <HAL_Delay+0x14>
  {
  }
}
 80040a6:	bd70      	pop	{r4, r5, r6, pc}
 80040a8:	20000004 	.word	0x20000004

080040ac <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80040ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040ae:	46c6      	mov	lr, r8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80040b0:	2300      	movs	r3, #0
{
 80040b2:	b500      	push	{lr}
 80040b4:	b082      	sub	sp, #8
 80040b6:	1e04      	subs	r4, r0, #0
  __IO uint32_t wait_loop_index = 0UL;
 80040b8:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 80040ba:	d100      	bne.n	80040be <HAL_ADC_Init+0x12>
 80040bc:	e0db      	b.n	8004276 <HAL_ADC_Init+0x1ca>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80040be:	6d85      	ldr	r5, [r0, #88]	; 0x58
 80040c0:	2d00      	cmp	r5, #0
 80040c2:	d100      	bne.n	80040c6 <HAL_ADC_Init+0x1a>
 80040c4:	e0ab      	b.n	800421e <HAL_ADC_Init+0x172>
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80040c6:	2380      	movs	r3, #128	; 0x80

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80040c8:	6825      	ldr	r5, [r4, #0]
 80040ca:	055b      	lsls	r3, r3, #21
 80040cc:	68aa      	ldr	r2, [r5, #8]
 80040ce:	421a      	tst	r2, r3
 80040d0:	d115      	bne.n	80040fe <HAL_ADC_Init+0x52>
  MODIFY_REG(ADCx->CR,
 80040d2:	68aa      	ldr	r2, [r5, #8]
 80040d4:	497e      	ldr	r1, [pc, #504]	; (80042d0 <HAL_ADC_Init+0x224>)
 80040d6:	400a      	ands	r2, r1
 80040d8:	4313      	orrs	r3, r2
 80040da:	60ab      	str	r3, [r5, #8]
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80040dc:	4b7d      	ldr	r3, [pc, #500]	; (80042d4 <HAL_ADC_Init+0x228>)
 80040de:	497e      	ldr	r1, [pc, #504]	; (80042d8 <HAL_ADC_Init+0x22c>)
 80040e0:	6818      	ldr	r0, [r3, #0]
 80040e2:	f7fc f82b 	bl	800013c <__udivsi3>
 80040e6:	3001      	adds	r0, #1
 80040e8:	0040      	lsls	r0, r0, #1
 80040ea:	9001      	str	r0, [sp, #4]
    while (wait_loop_index != 0UL)
 80040ec:	9b01      	ldr	r3, [sp, #4]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d005      	beq.n	80040fe <HAL_ADC_Init+0x52>
    {
      wait_loop_index--;
 80040f2:	9b01      	ldr	r3, [sp, #4]
 80040f4:	3b01      	subs	r3, #1
 80040f6:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80040f8:	9b01      	ldr	r3, [sp, #4]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d1f9      	bne.n	80040f2 <HAL_ADC_Init+0x46>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80040fe:	68ab      	ldr	r3, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004100:	2000      	movs	r0, #0
 8004102:	00db      	lsls	r3, r3, #3
 8004104:	d400      	bmi.n	8004108 <HAL_ADC_Init+0x5c>
 8004106:	e07d      	b.n	8004204 <HAL_ADC_Init+0x158>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004108:	68ab      	ldr	r3, [r5, #8]
 800410a:	075b      	lsls	r3, r3, #29
 800410c:	d509      	bpl.n	8004122 <HAL_ADC_Init+0x76>
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800410e:	6da3      	ldr	r3, [r4, #88]	; 0x58

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004110:	2210      	movs	r2, #16

    tmp_hal_status = HAL_ERROR;
 8004112:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004114:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004116:	4313      	orrs	r3, r2
 8004118:	65a3      	str	r3, [r4, #88]	; 0x58
  }

  return tmp_hal_status;
}
 800411a:	b002      	add	sp, #8
 800411c:	bc80      	pop	{r7}
 800411e:	46b8      	mov	r8, r7
 8004120:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004122:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004124:	06db      	lsls	r3, r3, #27
 8004126:	d4f3      	bmi.n	8004110 <HAL_ADC_Init+0x64>
    ADC_STATE_CLR_SET(hadc->State,
 8004128:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800412a:	4a6c      	ldr	r2, [pc, #432]	; (80042dc <HAL_ADC_Init+0x230>)
 800412c:	4013      	ands	r3, r2
 800412e:	3206      	adds	r2, #6
 8004130:	32ff      	adds	r2, #255	; 0xff
 8004132:	4313      	orrs	r3, r2
 8004134:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004136:	68ab      	ldr	r3, [r5, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004138:	07db      	lsls	r3, r3, #31
 800413a:	d476      	bmi.n	800422a <HAL_ADC_Init+0x17e>
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800413c:	7ea6      	ldrb	r6, [r4, #26]
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800413e:	7e63      	ldrb	r3, [r4, #25]
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8004140:	0377      	lsls	r7, r6, #13
 8004142:	46bc      	mov	ip, r7
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004144:	7e21      	ldrb	r1, [r4, #24]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004146:	6b27      	ldr	r7, [r4, #48]	; 0x30
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8004148:	03db      	lsls	r3, r3, #15
 800414a:	4698      	mov	r8, r3
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800414c:	68a2      	ldr	r2, [r4, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800414e:	0389      	lsls	r1, r1, #14
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004150:	2f00      	cmp	r7, #0
 8004152:	d001      	beq.n	8004158 <HAL_ADC_Init+0xac>
 8004154:	2780      	movs	r7, #128	; 0x80
 8004156:	017f      	lsls	r7, r7, #5
 8004158:	68e3      	ldr	r3, [r4, #12]
 800415a:	431a      	orrs	r2, r3
 800415c:	4643      	mov	r3, r8
 800415e:	430a      	orrs	r2, r1
 8004160:	431a      	orrs	r2, r3
 8004162:	4663      	mov	r3, ip
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004164:	6921      	ldr	r1, [r4, #16]
 8004166:	431a      	orrs	r2, r3
 8004168:	2900      	cmp	r1, #0
 800416a:	da00      	bge.n	800416e <HAL_ADC_Init+0xc2>
 800416c:	e09f      	b.n	80042ae <HAL_ADC_Init+0x202>
 800416e:	2380      	movs	r3, #128	; 0x80
 8004170:	039b      	lsls	r3, r3, #14
 8004172:	469c      	mov	ip, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004174:	232c      	movs	r3, #44	; 0x2c
 8004176:	5ce3      	ldrb	r3, [r4, r3]
 8004178:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800417a:	4313      	orrs	r3, r2
 800417c:	433b      	orrs	r3, r7
 800417e:	4662      	mov	r2, ip
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004180:	2720      	movs	r7, #32
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004182:	4313      	orrs	r3, r2
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004184:	5de2      	ldrb	r2, [r4, r7]
 8004186:	2a01      	cmp	r2, #1
 8004188:	d100      	bne.n	800418c <HAL_ADC_Init+0xe0>
 800418a:	e094      	b.n	80042b6 <HAL_ADC_Init+0x20a>
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800418c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800418e:	2a00      	cmp	r2, #0
 8004190:	d005      	beq.n	800419e <HAL_ADC_Init+0xf2>
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004192:	26e0      	movs	r6, #224	; 0xe0
 8004194:	0076      	lsls	r6, r6, #1
 8004196:	4032      	ands	r2, r6
 8004198:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800419a:	4332      	orrs	r2, r6
 800419c:	4313      	orrs	r3, r2
      MODIFY_REG(hadc->Instance->CFGR1,
 800419e:	68ea      	ldr	r2, [r5, #12]
 80041a0:	4e4f      	ldr	r6, [pc, #316]	; (80042e0 <HAL_ADC_Init+0x234>)
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80041a2:	6867      	ldr	r7, [r4, #4]
      MODIFY_REG(hadc->Instance->CFGR1,
 80041a4:	4032      	ands	r2, r6
 80041a6:	4313      	orrs	r3, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80041a8:	0fbe      	lsrs	r6, r7, #30
 80041aa:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
      MODIFY_REG(hadc->Instance->CFGR1,
 80041ac:	60eb      	str	r3, [r5, #12]
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80041ae:	07b3      	lsls	r3, r6, #30
 80041b0:	4698      	mov	r8, r3
 80041b2:	431a      	orrs	r2, r3
      if (hadc->Init.OversamplingMode == ENABLE)
 80041b4:	233c      	movs	r3, #60	; 0x3c
 80041b6:	5ce3      	ldrb	r3, [r4, r3]
 80041b8:	469c      	mov	ip, r3
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	d109      	bne.n	80041d2 <HAL_ADC_Init+0x126>
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80041be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80041c0:	6c66      	ldr	r6, [r4, #68]	; 0x44
 80041c2:	4333      	orrs	r3, r6
 80041c4:	4313      	orrs	r3, r2
 80041c6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80041c8:	4313      	orrs	r3, r2
 80041ca:	4642      	mov	r2, r8
 80041cc:	4313      	orrs	r3, r2
 80041ce:	4662      	mov	r2, ip
 80041d0:	431a      	orrs	r2, r3
      MODIFY_REG(hadc->Instance->CFGR2,
 80041d2:	692b      	ldr	r3, [r5, #16]
 80041d4:	4e43      	ldr	r6, [pc, #268]	; (80042e4 <HAL_ADC_Init+0x238>)
 80041d6:	4033      	ands	r3, r6
 80041d8:	4313      	orrs	r3, r2
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80041da:	2280      	movs	r2, #128	; 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 80041dc:	612b      	str	r3, [r5, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80041de:	007b      	lsls	r3, r7, #1
 80041e0:	085b      	lsrs	r3, r3, #1
 80041e2:	05d2      	lsls	r2, r2, #23
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d021      	beq.n	800422c <HAL_ADC_Init+0x180>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80041e8:	2380      	movs	r3, #128	; 0x80
 80041ea:	061b      	lsls	r3, r3, #24
 80041ec:	429f      	cmp	r7, r3
 80041ee:	d01d      	beq.n	800422c <HAL_ADC_Init+0x180>
        MODIFY_REG(ADC1_COMMON->CCR,
 80041f0:	4a3d      	ldr	r2, [pc, #244]	; (80042e8 <HAL_ADC_Init+0x23c>)
 80041f2:	4e3e      	ldr	r6, [pc, #248]	; (80042ec <HAL_ADC_Init+0x240>)
 80041f4:	6813      	ldr	r3, [r2, #0]
 80041f6:	4033      	ands	r3, r6
 80041f8:	26f0      	movs	r6, #240	; 0xf0
 80041fa:	03b6      	lsls	r6, r6, #14
 80041fc:	4037      	ands	r7, r6
 80041fe:	431f      	orrs	r7, r3
 8004200:	6017      	str	r7, [r2, #0]
 8004202:	e013      	b.n	800422c <HAL_ADC_Init+0x180>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004204:	2210      	movs	r2, #16
 8004206:	6da3      	ldr	r3, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 8004208:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800420a:	4313      	orrs	r3, r2
 800420c:	65a3      	str	r3, [r4, #88]	; 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800420e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004210:	3a0f      	subs	r2, #15
 8004212:	4313      	orrs	r3, r2
 8004214:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004216:	68ab      	ldr	r3, [r5, #8]
 8004218:	075b      	lsls	r3, r3, #29
 800421a:	d582      	bpl.n	8004122 <HAL_ADC_Init+0x76>
 800421c:	e777      	b.n	800410e <HAL_ADC_Init+0x62>
    HAL_ADC_MspInit(hadc);
 800421e:	f7ff fcc9 	bl	8003bb4 <HAL_ADC_MspInit>
    hadc->Lock = HAL_UNLOCKED;
 8004222:	2354      	movs	r3, #84	; 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 8004224:	65e5      	str	r5, [r4, #92]	; 0x5c
    hadc->Lock = HAL_UNLOCKED;
 8004226:	54e5      	strb	r5, [r4, r3]
 8004228:	e74d      	b.n	80040c6 <HAL_ADC_Init+0x1a>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800422a:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(ADCx->SMPR,
 800422c:	2207      	movs	r2, #7
 800422e:	2770      	movs	r7, #112	; 0x70
 8004230:	696b      	ldr	r3, [r5, #20]
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8004232:	6b66      	ldr	r6, [r4, #52]	; 0x34
 8004234:	4393      	bics	r3, r2
 8004236:	4333      	orrs	r3, r6
 8004238:	616b      	str	r3, [r5, #20]
 800423a:	696a      	ldr	r2, [r5, #20]
 800423c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800423e:	43ba      	bics	r2, r7
 8004240:	011b      	lsls	r3, r3, #4
 8004242:	4313      	orrs	r3, r2
 8004244:	616b      	str	r3, [r5, #20]
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8004246:	2900      	cmp	r1, #0
 8004248:	d117      	bne.n	800427a <HAL_ADC_Init+0x1ce>
      SET_BIT(hadc->Instance->CHSELR,
 800424a:	2310      	movs	r3, #16
 800424c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800424e:	425b      	negs	r3, r3
 8004250:	4313      	orrs	r3, r2
 8004252:	62ab      	str	r3, [r5, #40]	; 0x28
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8004254:	2307      	movs	r3, #7
 8004256:	696a      	ldr	r2, [r5, #20]
 8004258:	4013      	ands	r3, r2
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800425a:	429e      	cmp	r6, r3
 800425c:	d01e      	beq.n	800429c <HAL_ADC_Init+0x1f0>
      ADC_STATE_CLR_SET(hadc->State,
 800425e:	2212      	movs	r2, #18
 8004260:	6da3      	ldr	r3, [r4, #88]	; 0x58
      tmp_hal_status = HAL_ERROR;
 8004262:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8004264:	4393      	bics	r3, r2
 8004266:	3a02      	subs	r2, #2
 8004268:	4313      	orrs	r3, r2
 800426a:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800426c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800426e:	3a0f      	subs	r2, #15
 8004270:	4313      	orrs	r3, r2
 8004272:	65e3      	str	r3, [r4, #92]	; 0x5c
      tmp_hal_status = HAL_ERROR;
 8004274:	e751      	b.n	800411a <HAL_ADC_Init+0x6e>
    return HAL_ERROR;
 8004276:	2001      	movs	r0, #1
 8004278:	e74f      	b.n	800411a <HAL_ADC_Init+0x6e>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800427a:	2380      	movs	r3, #128	; 0x80
 800427c:	039b      	lsls	r3, r3, #14
 800427e:	4299      	cmp	r1, r3
 8004280:	d1e8      	bne.n	8004254 <HAL_ADC_Init+0x1a8>
      MODIFY_REG(hadc->Instance->CHSELR,
 8004282:	221c      	movs	r2, #28
 8004284:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8004286:	69e3      	ldr	r3, [r4, #28]
 8004288:	3b01      	subs	r3, #1
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	401a      	ands	r2, r3
 800428e:	2310      	movs	r3, #16
 8004290:	425b      	negs	r3, r3
 8004292:	4093      	lsls	r3, r2
 8004294:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8004296:	4313      	orrs	r3, r2
 8004298:	62ab      	str	r3, [r5, #40]	; 0x28
 800429a:	e7db      	b.n	8004254 <HAL_ADC_Init+0x1a8>
      ADC_CLEAR_ERRORCODE(hadc);
 800429c:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 800429e:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 80042a0:	65e3      	str	r3, [r4, #92]	; 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 80042a2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80042a4:	4393      	bics	r3, r2
 80042a6:	3a02      	subs	r2, #2
 80042a8:	4313      	orrs	r3, r2
 80042aa:	65a3      	str	r3, [r4, #88]	; 0x58
 80042ac:	e735      	b.n	800411a <HAL_ADC_Init+0x6e>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80042ae:	004b      	lsls	r3, r1, #1
 80042b0:	085b      	lsrs	r3, r3, #1
 80042b2:	469c      	mov	ip, r3
 80042b4:	e75e      	b.n	8004174 <HAL_ADC_Init+0xc8>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80042b6:	2e00      	cmp	r6, #0
 80042b8:	d103      	bne.n	80042c2 <HAL_ADC_Init+0x216>
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80042ba:	2280      	movs	r2, #128	; 0x80
 80042bc:	0252      	lsls	r2, r2, #9
 80042be:	4313      	orrs	r3, r2
 80042c0:	e764      	b.n	800418c <HAL_ADC_Init+0xe0>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80042c2:	6da6      	ldr	r6, [r4, #88]	; 0x58
 80042c4:	4337      	orrs	r7, r6
 80042c6:	65a7      	str	r7, [r4, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042c8:	6de6      	ldr	r6, [r4, #92]	; 0x5c
 80042ca:	4332      	orrs	r2, r6
 80042cc:	65e2      	str	r2, [r4, #92]	; 0x5c
 80042ce:	e75d      	b.n	800418c <HAL_ADC_Init+0xe0>
 80042d0:	6fffffe8 	.word	0x6fffffe8
 80042d4:	20000000 	.word	0x20000000
 80042d8:	00030d40 	.word	0x00030d40
 80042dc:	fffffefd 	.word	0xfffffefd
 80042e0:	fffe0201 	.word	0xfffe0201
 80042e4:	1ffffc02 	.word	0x1ffffc02
 80042e8:	40012708 	.word	0x40012708
 80042ec:	ffc3ffff 	.word	0xffc3ffff

080042f0 <HAL_ADC_ConvCpltCallback>:
 80042f0:	4770      	bx	lr
 80042f2:	46c0      	nop			; (mov r8, r8)

080042f4 <HAL_ADC_ConvHalfCpltCallback>:
 80042f4:	4770      	bx	lr
 80042f6:	46c0      	nop			; (mov r8, r8)

080042f8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80042f8:	b510      	push	{r4, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80042fa:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80042fc:	f7ff fffa 	bl	80042f4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004300:	bd10      	pop	{r4, pc}
 8004302:	46c0      	nop			; (mov r8, r8)

08004304 <HAL_ADC_ErrorCallback>:
 8004304:	4770      	bx	lr
 8004306:	46c0      	nop			; (mov r8, r8)

08004308 <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004308:	2240      	movs	r2, #64	; 0x40
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800430a:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 800430c:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800430e:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004310:	4313      	orrs	r3, r2
 8004312:	6583      	str	r3, [r0, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004314:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8004316:	3a3c      	subs	r2, #60	; 0x3c
 8004318:	4313      	orrs	r3, r2
 800431a:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800431c:	f7ff fff2 	bl	8004304 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004320:	bd10      	pop	{r4, pc}
 8004322:	46c0      	nop			; (mov r8, r8)

08004324 <ADC_DMAConvCplt>:
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004324:	2150      	movs	r1, #80	; 0x50
{
 8004326:	0003      	movs	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004328:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 800432a:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800432c:	6d82      	ldr	r2, [r0, #88]	; 0x58
 800432e:	4211      	tst	r1, r2
 8004330:	d10d      	bne.n	800434e <ADC_DMAConvCplt+0x2a>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004332:	2380      	movs	r3, #128	; 0x80
 8004334:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	4313      	orrs	r3, r2
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800433a:	22c0      	movs	r2, #192	; 0xc0
 800433c:	6583      	str	r3, [r0, #88]	; 0x58
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800433e:	6803      	ldr	r3, [r0, #0]
 8004340:	0112      	lsls	r2, r2, #4
 8004342:	68d9      	ldr	r1, [r3, #12]
 8004344:	4211      	tst	r1, r2
 8004346:	d00a      	beq.n	800435e <ADC_DMAConvCplt+0x3a>
    HAL_ADC_ConvCpltCallback(hadc);
 8004348:	f7ff ffd2 	bl	80042f0 <HAL_ADC_ConvCpltCallback>
}
 800434c:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800434e:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8004350:	06d2      	lsls	r2, r2, #27
 8004352:	d416      	bmi.n	8004382 <ADC_DMAConvCplt+0x5e>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004354:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004356:	0018      	movs	r0, r3
 8004358:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800435a:	4790      	blx	r2
}
 800435c:	e7f6      	b.n	800434c <ADC_DMAConvCplt+0x28>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800435e:	7e82      	ldrb	r2, [r0, #26]
 8004360:	2a00      	cmp	r2, #0
 8004362:	d1f1      	bne.n	8004348 <ADC_DMAConvCplt+0x24>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	0712      	lsls	r2, r2, #28
 8004368:	d5ee      	bpl.n	8004348 <ADC_DMAConvCplt+0x24>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800436a:	689a      	ldr	r2, [r3, #8]
 800436c:	0752      	lsls	r2, r2, #29
 800436e:	d50b      	bpl.n	8004388 <ADC_DMAConvCplt+0x64>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004370:	2220      	movs	r2, #32
 8004372:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004374:	4313      	orrs	r3, r2
 8004376:	6583      	str	r3, [r0, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004378:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 800437a:	3a1f      	subs	r2, #31
 800437c:	4313      	orrs	r3, r2
 800437e:	65c3      	str	r3, [r0, #92]	; 0x5c
 8004380:	e7e2      	b.n	8004348 <ADC_DMAConvCplt+0x24>
      HAL_ADC_ErrorCallback(hadc);
 8004382:	f7ff ffbf 	bl	8004304 <HAL_ADC_ErrorCallback>
 8004386:	e7e1      	b.n	800434c <ADC_DMAConvCplt+0x28>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004388:	210c      	movs	r1, #12
 800438a:	685a      	ldr	r2, [r3, #4]
 800438c:	438a      	bics	r2, r1
 800438e:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8004390:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004392:	4a03      	ldr	r2, [pc, #12]	; (80043a0 <ADC_DMAConvCplt+0x7c>)
 8004394:	4013      	ands	r3, r2
 8004396:	3204      	adds	r2, #4
 8004398:	32ff      	adds	r2, #255	; 0xff
 800439a:	4313      	orrs	r3, r2
 800439c:	6583      	str	r3, [r0, #88]	; 0x58
 800439e:	e7d3      	b.n	8004348 <ADC_DMAConvCplt+0x24>
 80043a0:	fffffefe 	.word	0xfffffefe

080043a4 <HAL_ADC_ConfigChannel>:
{
 80043a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043a6:	4645      	mov	r5, r8
 80043a8:	46de      	mov	lr, fp
 80043aa:	4657      	mov	r7, sl
 80043ac:	464e      	mov	r6, r9
  __IO uint32_t wait_loop_index = 0UL;
 80043ae:	2300      	movs	r3, #0
{
 80043b0:	b5e0      	push	{r5, r6, r7, lr}
 80043b2:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 80043b4:	9303      	str	r3, [sp, #12]
  __HAL_LOCK(hadc);
 80043b6:	3354      	adds	r3, #84	; 0x54
 80043b8:	5cc2      	ldrb	r2, [r0, r3]
{
 80043ba:	0004      	movs	r4, r0
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80043bc:	6905      	ldr	r5, [r0, #16]
  __HAL_LOCK(hadc);
 80043be:	2a01      	cmp	r2, #1
 80043c0:	d100      	bne.n	80043c4 <HAL_ADC_ConfigChannel+0x20>
 80043c2:	e091      	b.n	80044e8 <HAL_ADC_ConfigChannel+0x144>
 80043c4:	2001      	movs	r0, #1
 80043c6:	2204      	movs	r2, #4
 80043c8:	54e0      	strb	r0, [r4, r3]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80043ca:	6823      	ldr	r3, [r4, #0]
 80043cc:	689e      	ldr	r6, [r3, #8]
 80043ce:	4232      	tst	r2, r6
 80043d0:	d00d      	beq.n	80043ee <HAL_ADC_ConfigChannel+0x4a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80043d4:	321c      	adds	r2, #28
 80043d6:	4313      	orrs	r3, r2
 80043d8:	65a3      	str	r3, [r4, #88]	; 0x58
  __HAL_UNLOCK(hadc);
 80043da:	2354      	movs	r3, #84	; 0x54
 80043dc:	2200      	movs	r2, #0
 80043de:	54e2      	strb	r2, [r4, r3]
}
 80043e0:	b005      	add	sp, #20
 80043e2:	bcf0      	pop	{r4, r5, r6, r7}
 80043e4:	46bb      	mov	fp, r7
 80043e6:	46b2      	mov	sl, r6
 80043e8:	46a9      	mov	r9, r5
 80043ea:	46a0      	mov	r8, r4
 80043ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (pConfig->Rank != ADC_RANK_NONE)
 80043ee:	684e      	ldr	r6, [r1, #4]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80043f0:	4395      	bics	r5, r2
    if (pConfig->Rank != ADC_RANK_NONE)
 80043f2:	2e02      	cmp	r6, #2
 80043f4:	d05c      	beq.n	80044b0 <HAL_ADC_ConfigChannel+0x10c>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80043f6:	2780      	movs	r7, #128	; 0x80
 80043f8:	063f      	lsls	r7, r7, #24
 80043fa:	42bd      	cmp	r5, r7
 80043fc:	d051      	beq.n	80044a2 <HAL_ADC_ConfigChannel+0xfe>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80043fe:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8004400:	270f      	movs	r7, #15
 8004402:	46aa      	mov	sl, r5
 8004404:	251f      	movs	r5, #31
 8004406:	46ac      	mov	ip, r5
 8004408:	4035      	ands	r5, r6
 800440a:	40af      	lsls	r7, r5
 800440c:	46a9      	mov	r9, r5
 800440e:	43fd      	mvns	r5, r7
 8004410:	9500      	str	r5, [sp, #0]
 8004412:	4655      	mov	r5, sl
 8004414:	43bd      	bics	r5, r7
 8004416:	46a8      	mov	r8, r5
 8004418:	680d      	ldr	r5, [r1, #0]
 800441a:	9701      	str	r7, [sp, #4]
 800441c:	036f      	lsls	r7, r5, #13
 800441e:	d16c      	bne.n	80044fa <HAL_ADC_ConfigChannel+0x156>
 8004420:	4660      	mov	r0, ip
 8004422:	0eaa      	lsrs	r2, r5, #26
 8004424:	4010      	ands	r0, r2
 8004426:	0002      	movs	r2, r0
 8004428:	4648      	mov	r0, r9
 800442a:	4082      	lsls	r2, r0
 800442c:	4640      	mov	r0, r8
 800442e:	4310      	orrs	r0, r2
 8004430:	4680      	mov	r8, r0
 8004432:	4642      	mov	r2, r8
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004434:	08b6      	lsrs	r6, r6, #2
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004436:	6622      	str	r2, [r4, #96]	; 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004438:	69e2      	ldr	r2, [r4, #28]
 800443a:	3601      	adds	r6, #1
 800443c:	4296      	cmp	r6, r2
 800443e:	d808      	bhi.n	8004452 <HAL_ADC_ConfigChannel+0xae>
  MODIFY_REG(ADCx->CHSELR,
 8004440:	464e      	mov	r6, r9
 8004442:	00aa      	lsls	r2, r5, #2
 8004444:	0f12      	lsrs	r2, r2, #28
 8004446:	40b2      	lsls	r2, r6
 8004448:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800444a:	9e00      	ldr	r6, [sp, #0]
 800444c:	4030      	ands	r0, r6
 800444e:	4302      	orrs	r2, r0
 8004450:	629a      	str	r2, [r3, #40]	; 0x28
  MODIFY_REG(ADCx->SMPR,
 8004452:	0228      	lsls	r0, r5, #8
 8004454:	688a      	ldr	r2, [r1, #8]
 8004456:	0001      	movs	r1, r0
 8004458:	695e      	ldr	r6, [r3, #20]
 800445a:	4002      	ands	r2, r0
 800445c:	4866      	ldr	r0, [pc, #408]	; (80045f8 <HAL_ADC_ConfigChannel+0x254>)
 800445e:	438e      	bics	r6, r1
 8004460:	4002      	ands	r2, r0
 8004462:	4332      	orrs	r2, r6
 8004464:	615a      	str	r2, [r3, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004466:	2d00      	cmp	r5, #0
 8004468:	db01      	blt.n	800446e <HAL_ADC_ConfigChannel+0xca>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800446a:	2000      	movs	r0, #0
}
 800446c:	e7b5      	b.n	80043da <HAL_ADC_ConfigChannel+0x36>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800446e:	21e0      	movs	r1, #224	; 0xe0
 8004470:	4862      	ldr	r0, [pc, #392]	; (80045fc <HAL_ADC_ConfigChannel+0x258>)
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004472:	4a63      	ldr	r2, [pc, #396]	; (8004600 <HAL_ADC_ConfigChannel+0x25c>)
 8004474:	6803      	ldr	r3, [r0, #0]
 8004476:	0449      	lsls	r1, r1, #17
 8004478:	4019      	ands	r1, r3
 800447a:	4295      	cmp	r5, r2
 800447c:	d051      	beq.n	8004522 <HAL_ADC_ConfigChannel+0x17e>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800447e:	4a61      	ldr	r2, [pc, #388]	; (8004604 <HAL_ADC_ConfigChannel+0x260>)
 8004480:	4295      	cmp	r5, r2
 8004482:	d045      	beq.n	8004510 <HAL_ADC_ConfigChannel+0x16c>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004484:	4a60      	ldr	r2, [pc, #384]	; (8004608 <HAL_ADC_ConfigChannel+0x264>)
 8004486:	4295      	cmp	r5, r2
 8004488:	d1ef      	bne.n	800446a <HAL_ADC_ConfigChannel+0xc6>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800448a:	2580      	movs	r5, #128	; 0x80
 800448c:	03ed      	lsls	r5, r5, #15
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800448e:	422b      	tst	r3, r5
 8004490:	d1eb      	bne.n	800446a <HAL_ADC_ConfigChannel+0xc6>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004492:	6802      	ldr	r2, [r0, #0]
 8004494:	4b5d      	ldr	r3, [pc, #372]	; (800460c <HAL_ADC_ConfigChannel+0x268>)
 8004496:	401a      	ands	r2, r3
 8004498:	430a      	orrs	r2, r1
 800449a:	4315      	orrs	r5, r2
 800449c:	6005      	str	r5, [r0, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800449e:	2000      	movs	r0, #0
}
 80044a0:	e79b      	b.n	80043da <HAL_ADC_ConfigChannel+0x36>
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80044a2:	680d      	ldr	r5, [r1, #0]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80044a4:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80044a6:	036a      	lsls	r2, r5, #13
 80044a8:	0b52      	lsrs	r2, r2, #13
 80044aa:	4302      	orrs	r2, r0
 80044ac:	629a      	str	r2, [r3, #40]	; 0x28
}
 80044ae:	e7d0      	b.n	8004452 <HAL_ADC_ConfigChannel+0xae>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80044b0:	2280      	movs	r2, #128	; 0x80
 80044b2:	0612      	lsls	r2, r2, #24
 80044b4:	4295      	cmp	r5, r2
 80044b6:	d019      	beq.n	80044ec <HAL_ADC_ConfigChannel+0x148>
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80044b8:	680a      	ldr	r2, [r1, #0]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80044ba:	2a00      	cmp	r2, #0
 80044bc:	dad5      	bge.n	800446a <HAL_ADC_ConfigChannel+0xc6>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80044be:	494f      	ldr	r1, [pc, #316]	; (80045fc <HAL_ADC_ConfigChannel+0x258>)
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80044c0:	484f      	ldr	r0, [pc, #316]	; (8004600 <HAL_ADC_ConfigChannel+0x25c>)
 80044c2:	680b      	ldr	r3, [r1, #0]
 80044c4:	4282      	cmp	r2, r0
 80044c6:	d029      	beq.n	800451c <HAL_ADC_ConfigChannel+0x178>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80044c8:	484e      	ldr	r0, [pc, #312]	; (8004604 <HAL_ADC_ConfigChannel+0x260>)
 80044ca:	4282      	cmp	r2, r0
 80044cc:	d04c      	beq.n	8004568 <HAL_ADC_ConfigChannel+0x1c4>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80044ce:	484e      	ldr	r0, [pc, #312]	; (8004608 <HAL_ADC_ConfigChannel+0x264>)
 80044d0:	4282      	cmp	r2, r0
 80044d2:	d1ca      	bne.n	800446a <HAL_ADC_ConfigChannel+0xc6>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044d4:	20c0      	movs	r0, #192	; 0xc0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80044d6:	680a      	ldr	r2, [r1, #0]
 80044d8:	0440      	lsls	r0, r0, #17
 80044da:	4003      	ands	r3, r0
 80044dc:	484b      	ldr	r0, [pc, #300]	; (800460c <HAL_ADC_ConfigChannel+0x268>)
 80044de:	4002      	ands	r2, r0
 80044e0:	4313      	orrs	r3, r2
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80044e2:	2000      	movs	r0, #0
 80044e4:	600b      	str	r3, [r1, #0]
 80044e6:	e778      	b.n	80043da <HAL_ADC_ConfigChannel+0x36>
  __HAL_LOCK(hadc);
 80044e8:	2002      	movs	r0, #2
 80044ea:	e779      	b.n	80043e0 <HAL_ADC_ConfigChannel+0x3c>
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80044ec:	680a      	ldr	r2, [r1, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80044ee:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80044f0:	0350      	lsls	r0, r2, #13
 80044f2:	0b40      	lsrs	r0, r0, #13
 80044f4:	4381      	bics	r1, r0
 80044f6:	6299      	str	r1, [r3, #40]	; 0x28
}
 80044f8:	e7df      	b.n	80044ba <HAL_ADC_ConfigChannel+0x116>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80044fa:	4228      	tst	r0, r5
 80044fc:	d199      	bne.n	8004432 <HAL_ADC_ConfigChannel+0x8e>
 80044fe:	2702      	movs	r7, #2
 8004500:	422f      	tst	r7, r5
 8004502:	d02d      	beq.n	8004560 <HAL_ADC_ConfigChannel+0x1bc>
 8004504:	464a      	mov	r2, r9
 8004506:	4090      	lsls	r0, r2
 8004508:	4642      	mov	r2, r8
 800450a:	4302      	orrs	r2, r0
 800450c:	4690      	mov	r8, r2
 800450e:	e790      	b.n	8004432 <HAL_ADC_ConfigChannel+0x8e>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004510:	2580      	movs	r5, #128	; 0x80
 8004512:	046d      	lsls	r5, r5, #17
 8004514:	422b      	tst	r3, r5
 8004516:	d0bc      	beq.n	8004492 <HAL_ADC_ConfigChannel+0xee>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004518:	2000      	movs	r0, #0
 800451a:	e75e      	b.n	80043da <HAL_ADC_ConfigChannel+0x36>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800451c:	20a0      	movs	r0, #160	; 0xa0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800451e:	680a      	ldr	r2, [r1, #0]
 8004520:	e7da      	b.n	80044d8 <HAL_ADC_ConfigChannel+0x134>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004522:	2580      	movs	r5, #128	; 0x80
 8004524:	042d      	lsls	r5, r5, #16
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004526:	422b      	tst	r3, r5
 8004528:	d19f      	bne.n	800446a <HAL_ADC_ConfigChannel+0xc6>
 800452a:	6802      	ldr	r2, [r0, #0]
 800452c:	4b37      	ldr	r3, [pc, #220]	; (800460c <HAL_ADC_ConfigChannel+0x268>)
 800452e:	401a      	ands	r2, r3
 8004530:	430a      	orrs	r2, r1
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004532:	4b37      	ldr	r3, [pc, #220]	; (8004610 <HAL_ADC_ConfigChannel+0x26c>)
 8004534:	4315      	orrs	r5, r2
 8004536:	6005      	str	r5, [r0, #0]
 8004538:	6818      	ldr	r0, [r3, #0]
 800453a:	4936      	ldr	r1, [pc, #216]	; (8004614 <HAL_ADC_ConfigChannel+0x270>)
 800453c:	f7fb fdfe 	bl	800013c <__udivsi3>
 8004540:	3001      	adds	r0, #1
 8004542:	0043      	lsls	r3, r0, #1
 8004544:	181b      	adds	r3, r3, r0
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 800454a:	9b03      	ldr	r3, [sp, #12]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d08c      	beq.n	800446a <HAL_ADC_ConfigChannel+0xc6>
            wait_loop_index--;
 8004550:	9b03      	ldr	r3, [sp, #12]
 8004552:	3b01      	subs	r3, #1
 8004554:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 8004556:	9b03      	ldr	r3, [sp, #12]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1f9      	bne.n	8004550 <HAL_ADC_ConfigChannel+0x1ac>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800455c:	2000      	movs	r0, #0
 800455e:	e73c      	b.n	80043da <HAL_ADC_ConfigChannel+0x36>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004560:	422a      	tst	r2, r5
 8004562:	d005      	beq.n	8004570 <HAL_ADC_ConfigChannel+0x1cc>
 8004564:	003a      	movs	r2, r7
 8004566:	e75f      	b.n	8004428 <HAL_ADC_ConfigChannel+0x84>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004568:	20c0      	movs	r0, #192	; 0xc0
 800456a:	680a      	ldr	r2, [r1, #0]
 800456c:	0400      	lsls	r0, r0, #16
 800456e:	e7b4      	b.n	80044da <HAL_ADC_ConfigChannel+0x136>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004570:	072a      	lsls	r2, r5, #28
 8004572:	d501      	bpl.n	8004578 <HAL_ADC_ConfigChannel+0x1d4>
 8004574:	2203      	movs	r2, #3
 8004576:	e757      	b.n	8004428 <HAL_ADC_ConfigChannel+0x84>
 8004578:	06ea      	lsls	r2, r5, #27
 800457a:	d501      	bpl.n	8004580 <HAL_ADC_ConfigChannel+0x1dc>
 800457c:	2204      	movs	r2, #4
 800457e:	e753      	b.n	8004428 <HAL_ADC_ConfigChannel+0x84>
 8004580:	06aa      	lsls	r2, r5, #26
 8004582:	d501      	bpl.n	8004588 <HAL_ADC_ConfigChannel+0x1e4>
 8004584:	2205      	movs	r2, #5
 8004586:	e74f      	b.n	8004428 <HAL_ADC_ConfigChannel+0x84>
 8004588:	066a      	lsls	r2, r5, #25
 800458a:	d501      	bpl.n	8004590 <HAL_ADC_ConfigChannel+0x1ec>
 800458c:	2206      	movs	r2, #6
 800458e:	e74b      	b.n	8004428 <HAL_ADC_ConfigChannel+0x84>
 8004590:	062a      	lsls	r2, r5, #24
 8004592:	d501      	bpl.n	8004598 <HAL_ADC_ConfigChannel+0x1f4>
 8004594:	2207      	movs	r2, #7
 8004596:	e747      	b.n	8004428 <HAL_ADC_ConfigChannel+0x84>
 8004598:	05ea      	lsls	r2, r5, #23
 800459a:	d501      	bpl.n	80045a0 <HAL_ADC_ConfigChannel+0x1fc>
 800459c:	2208      	movs	r2, #8
 800459e:	e743      	b.n	8004428 <HAL_ADC_ConfigChannel+0x84>
 80045a0:	05aa      	lsls	r2, r5, #22
 80045a2:	d501      	bpl.n	80045a8 <HAL_ADC_ConfigChannel+0x204>
 80045a4:	2209      	movs	r2, #9
 80045a6:	e73f      	b.n	8004428 <HAL_ADC_ConfigChannel+0x84>
 80045a8:	056a      	lsls	r2, r5, #21
 80045aa:	d501      	bpl.n	80045b0 <HAL_ADC_ConfigChannel+0x20c>
 80045ac:	220a      	movs	r2, #10
 80045ae:	e73b      	b.n	8004428 <HAL_ADC_ConfigChannel+0x84>
 80045b0:	052a      	lsls	r2, r5, #20
 80045b2:	d501      	bpl.n	80045b8 <HAL_ADC_ConfigChannel+0x214>
 80045b4:	220b      	movs	r2, #11
 80045b6:	e737      	b.n	8004428 <HAL_ADC_ConfigChannel+0x84>
 80045b8:	04ea      	lsls	r2, r5, #19
 80045ba:	d501      	bpl.n	80045c0 <HAL_ADC_ConfigChannel+0x21c>
 80045bc:	220c      	movs	r2, #12
 80045be:	e733      	b.n	8004428 <HAL_ADC_ConfigChannel+0x84>
 80045c0:	04aa      	lsls	r2, r5, #18
 80045c2:	d501      	bpl.n	80045c8 <HAL_ADC_ConfigChannel+0x224>
 80045c4:	220d      	movs	r2, #13
 80045c6:	e72f      	b.n	8004428 <HAL_ADC_ConfigChannel+0x84>
 80045c8:	046a      	lsls	r2, r5, #17
 80045ca:	d501      	bpl.n	80045d0 <HAL_ADC_ConfigChannel+0x22c>
 80045cc:	220e      	movs	r2, #14
 80045ce:	e72b      	b.n	8004428 <HAL_ADC_ConfigChannel+0x84>
 80045d0:	042a      	lsls	r2, r5, #16
 80045d2:	d504      	bpl.n	80045de <HAL_ADC_ConfigChannel+0x23a>
 80045d4:	4652      	mov	r2, sl
 80045d6:	9801      	ldr	r0, [sp, #4]
 80045d8:	4302      	orrs	r2, r0
 80045da:	4690      	mov	r8, r2
 80045dc:	e729      	b.n	8004432 <HAL_ADC_ConfigChannel+0x8e>
 80045de:	03ea      	lsls	r2, r5, #15
 80045e0:	d501      	bpl.n	80045e6 <HAL_ADC_ConfigChannel+0x242>
 80045e2:	2210      	movs	r2, #16
 80045e4:	e720      	b.n	8004428 <HAL_ADC_ConfigChannel+0x84>
 80045e6:	03aa      	lsls	r2, r5, #14
 80045e8:	d501      	bpl.n	80045ee <HAL_ADC_ConfigChannel+0x24a>
 80045ea:	2211      	movs	r2, #17
 80045ec:	e71c      	b.n	8004428 <HAL_ADC_ConfigChannel+0x84>
 80045ee:	036a      	lsls	r2, r5, #13
 80045f0:	d400      	bmi.n	80045f4 <HAL_ADC_ConfigChannel+0x250>
 80045f2:	e71e      	b.n	8004432 <HAL_ADC_ConfigChannel+0x8e>
 80045f4:	2212      	movs	r2, #18
 80045f6:	e717      	b.n	8004428 <HAL_ADC_ConfigChannel+0x84>
 80045f8:	07ffff00 	.word	0x07ffff00
 80045fc:	40012708 	.word	0x40012708
 8004600:	b0001000 	.word	0xb0001000
 8004604:	b8004000 	.word	0xb8004000
 8004608:	b4002000 	.word	0xb4002000
 800460c:	fe3fffff 	.word	0xfe3fffff
 8004610:	20000000 	.word	0x20000000
 8004614:	00030d40 	.word	0x00030d40

08004618 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0UL;
 8004618:	2300      	movs	r3, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800461a:	2201      	movs	r2, #1
{
 800461c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800461e:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8004620:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004622:	6803      	ldr	r3, [r0, #0]
{
 8004624:	0004      	movs	r4, r0
 8004626:	6899      	ldr	r1, [r3, #8]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004628:	420a      	tst	r2, r1
 800462a:	d11f      	bne.n	800466c <ADC_Enable+0x54>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800462c:	6898      	ldr	r0, [r3, #8]
 800462e:	4928      	ldr	r1, [pc, #160]	; (80046d0 <ADC_Enable+0xb8>)
 8004630:	4208      	tst	r0, r1
 8004632:	d11e      	bne.n	8004672 <ADC_Enable+0x5a>
  MODIFY_REG(ADCx->CR,
 8004634:	6899      	ldr	r1, [r3, #8]
 8004636:	4827      	ldr	r0, [pc, #156]	; (80046d4 <ADC_Enable+0xbc>)
 8004638:	4001      	ands	r1, r0
 800463a:	430a      	orrs	r2, r1
 800463c:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800463e:	4b26      	ldr	r3, [pc, #152]	; (80046d8 <ADC_Enable+0xc0>)
 8004640:	681b      	ldr	r3, [r3, #0]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8004642:	021b      	lsls	r3, r3, #8
 8004644:	d50f      	bpl.n	8004666 <ADC_Enable+0x4e>
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004646:	4b25      	ldr	r3, [pc, #148]	; (80046dc <ADC_Enable+0xc4>)
 8004648:	4925      	ldr	r1, [pc, #148]	; (80046e0 <ADC_Enable+0xc8>)
 800464a:	6818      	ldr	r0, [r3, #0]
 800464c:	f7fb fd76 	bl	800013c <__udivsi3>
 8004650:	3001      	adds	r0, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8004652:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 8004654:	9b01      	ldr	r3, [sp, #4]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d005      	beq.n	8004666 <ADC_Enable+0x4e>
        wait_loop_index--;
 800465a:	9b01      	ldr	r3, [sp, #4]
 800465c:	3b01      	subs	r3, #1
 800465e:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8004660:	9b01      	ldr	r3, [sp, #4]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d1f9      	bne.n	800465a <ADC_Enable+0x42>
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004666:	7e63      	ldrb	r3, [r4, #25]
 8004668:	2b01      	cmp	r3, #1
 800466a:	d10b      	bne.n	8004684 <ADC_Enable+0x6c>
  return HAL_OK;
 800466c:	2000      	movs	r0, #0
}
 800466e:	b003      	add	sp, #12
 8004670:	bdf0      	pop	{r4, r5, r6, r7, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004672:	2110      	movs	r1, #16
 8004674:	6da3      	ldr	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 8004676:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004678:	430b      	orrs	r3, r1
 800467a:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800467c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800467e:	431a      	orrs	r2, r3
 8004680:	65e2      	str	r2, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8004682:	e7f4      	b.n	800466e <ADC_Enable+0x56>
      tickstart = HAL_GetTick();
 8004684:	f7ff fcfa 	bl	800407c <HAL_GetTick>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004688:	6823      	ldr	r3, [r4, #0]
      tickstart = HAL_GetTick();
 800468a:	0006      	movs	r6, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	07d2      	lsls	r2, r2, #31
 8004690:	d4ec      	bmi.n	800466c <ADC_Enable+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004692:	2501      	movs	r5, #1
  MODIFY_REG(ADCx->CR,
 8004694:	4f0f      	ldr	r7, [pc, #60]	; (80046d4 <ADC_Enable+0xbc>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004696:	689a      	ldr	r2, [r3, #8]
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004698:	4215      	tst	r5, r2
 800469a:	d103      	bne.n	80046a4 <ADC_Enable+0x8c>
  MODIFY_REG(ADCx->CR,
 800469c:	689a      	ldr	r2, [r3, #8]
 800469e:	403a      	ands	r2, r7
 80046a0:	432a      	orrs	r2, r5
 80046a2:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80046a4:	f7ff fcea 	bl	800407c <HAL_GetTick>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80046a8:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80046aa:	1b80      	subs	r0, r0, r6
 80046ac:	2802      	cmp	r0, #2
 80046ae:	d902      	bls.n	80046b6 <ADC_Enable+0x9e>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	4215      	tst	r5, r2
 80046b4:	d003      	beq.n	80046be <ADC_Enable+0xa6>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	4215      	tst	r5, r2
 80046ba:	d0ec      	beq.n	8004696 <ADC_Enable+0x7e>
 80046bc:	e7d6      	b.n	800466c <ADC_Enable+0x54>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046be:	2210      	movs	r2, #16
 80046c0:	6da3      	ldr	r3, [r4, #88]	; 0x58
            return HAL_ERROR;
 80046c2:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046c4:	4313      	orrs	r3, r2
 80046c6:	65a3      	str	r3, [r4, #88]	; 0x58
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046c8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80046ca:	431d      	orrs	r5, r3
 80046cc:	65e5      	str	r5, [r4, #92]	; 0x5c
            return HAL_ERROR;
 80046ce:	e7ce      	b.n	800466e <ADC_Enable+0x56>
 80046d0:	80000017 	.word	0x80000017
 80046d4:	7fffffe8 	.word	0x7fffffe8
 80046d8:	40012708 	.word	0x40012708
 80046dc:	20000000 	.word	0x20000000
 80046e0:	00030d40 	.word	0x00030d40

080046e4 <HAL_ADC_Start_DMA>:
{
 80046e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046e6:	46c6      	mov	lr, r8
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80046e8:	6805      	ldr	r5, [r0, #0]
{
 80046ea:	0004      	movs	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80046ec:	68ae      	ldr	r6, [r5, #8]
 80046ee:	4688      	mov	r8, r1
 80046f0:	0017      	movs	r7, r2
    tmp_hal_status = HAL_BUSY;
 80046f2:	2002      	movs	r0, #2
{
 80046f4:	b500      	push	{lr}
 80046f6:	0773      	lsls	r3, r6, #29
 80046f8:	d414      	bmi.n	8004724 <HAL_ADC_Start_DMA+0x40>
    __HAL_LOCK(hadc);
 80046fa:	2254      	movs	r2, #84	; 0x54
 80046fc:	5ca3      	ldrb	r3, [r4, r2]
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d010      	beq.n	8004724 <HAL_ADC_Start_DMA+0x40>
 8004702:	2301      	movs	r3, #1
 8004704:	54a3      	strb	r3, [r4, r2]
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8004706:	68ea      	ldr	r2, [r5, #12]
 8004708:	4213      	tst	r3, r2
 800470a:	d106      	bne.n	800471a <HAL_ADC_Start_DMA+0x36>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800470c:	68aa      	ldr	r2, [r5, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800470e:	4213      	tst	r3, r2
 8004710:	d131      	bne.n	8004776 <HAL_ADC_Start_DMA+0x92>
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8004712:	2201      	movs	r2, #1
 8004714:	68eb      	ldr	r3, [r5, #12]
 8004716:	4313      	orrs	r3, r2
 8004718:	60eb      	str	r3, [r5, #12]
    tmp_hal_status = ADC_Enable(hadc);
 800471a:	0020      	movs	r0, r4
 800471c:	f7ff ff7c 	bl	8004618 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8004720:	2800      	cmp	r0, #0
 8004722:	d002      	beq.n	800472a <HAL_ADC_Start_DMA+0x46>
}
 8004724:	bc80      	pop	{r7}
 8004726:	46b8      	mov	r8, r7
 8004728:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ADC_STATE_CLR_SET(hadc->State,
 800472a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800472c:	4a15      	ldr	r2, [pc, #84]	; (8004784 <HAL_ADC_Start_DMA+0xa0>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800472e:	6d25      	ldr	r5, [r4, #80]	; 0x50
      ADC_STATE_CLR_SET(hadc->State,
 8004730:	401a      	ands	r2, r3
 8004732:	2380      	movs	r3, #128	; 0x80
 8004734:	005b      	lsls	r3, r3, #1
 8004736:	4313      	orrs	r3, r2
 8004738:	65a3      	str	r3, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800473a:	4b13      	ldr	r3, [pc, #76]	; (8004788 <HAL_ADC_Start_DMA+0xa4>)
      ADC_CLEAR_ERRORCODE(hadc);
 800473c:	65e0      	str	r0, [r4, #92]	; 0x5c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800473e:	62eb      	str	r3, [r5, #44]	; 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004740:	4b12      	ldr	r3, [pc, #72]	; (800478c <HAL_ADC_Start_DMA+0xa8>)
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004742:	2210      	movs	r2, #16
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004744:	632b      	str	r3, [r5, #48]	; 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004746:	4b12      	ldr	r3, [pc, #72]	; (8004790 <HAL_ADC_Start_DMA+0xac>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004748:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800474a:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800474c:	231c      	movs	r3, #28
 800474e:	600b      	str	r3, [r1, #0]
      __HAL_UNLOCK(hadc);
 8004750:	3338      	adds	r3, #56	; 0x38
 8004752:	54e0      	strb	r0, [r4, r3]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004754:	684b      	ldr	r3, [r1, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004756:	0028      	movs	r0, r5
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004758:	4313      	orrs	r3, r2
 800475a:	604b      	str	r3, [r1, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800475c:	4642      	mov	r2, r8
 800475e:	003b      	movs	r3, r7
 8004760:	3140      	adds	r1, #64	; 0x40
 8004762:	f000 f8e9 	bl	8004938 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 8004766:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8004768:	490a      	ldr	r1, [pc, #40]	; (8004794 <HAL_ADC_Start_DMA+0xb0>)
 800476a:	6893      	ldr	r3, [r2, #8]
 800476c:	400b      	ands	r3, r1
 800476e:	2104      	movs	r1, #4
 8004770:	430b      	orrs	r3, r1
 8004772:	6093      	str	r3, [r2, #8]
}
 8004774:	e7d6      	b.n	8004724 <HAL_ADC_Start_DMA+0x40>
  MODIFY_REG(ADCx->CR,
 8004776:	68ab      	ldr	r3, [r5, #8]
 8004778:	4a06      	ldr	r2, [pc, #24]	; (8004794 <HAL_ADC_Start_DMA+0xb0>)
 800477a:	4013      	ands	r3, r2
 800477c:	4318      	orrs	r0, r3
 800477e:	60a8      	str	r0, [r5, #8]
}
 8004780:	e7c7      	b.n	8004712 <HAL_ADC_Start_DMA+0x2e>
 8004782:	46c0      	nop			; (mov r8, r8)
 8004784:	fffff0fe 	.word	0xfffff0fe
 8004788:	08004325 	.word	0x08004325
 800478c:	080042f9 	.word	0x080042f9
 8004790:	08004309 	.word	0x08004309
 8004794:	7fffffe8 	.word	0x7fffffe8

08004798 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004798:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 800479a:	2800      	cmp	r0, #0
 800479c:	db14      	blt.n	80047c8 <HAL_NVIC_SetPriority+0x30>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800479e:	4b15      	ldr	r3, [pc, #84]	; (80047f4 <HAL_NVIC_SetPriority+0x5c>)
 80047a0:	2203      	movs	r2, #3
 80047a2:	469c      	mov	ip, r3
 80047a4:	23ff      	movs	r3, #255	; 0xff
 80047a6:	0884      	lsrs	r4, r0, #2
 80047a8:	4010      	ands	r0, r2
 80047aa:	001a      	movs	r2, r3
 80047ac:	26c0      	movs	r6, #192	; 0xc0
 80047ae:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80047b0:	0189      	lsls	r1, r1, #6
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80047b2:	4082      	lsls	r2, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80047b4:	400b      	ands	r3, r1
 80047b6:	4083      	lsls	r3, r0
 80047b8:	00a4      	lsls	r4, r4, #2
 80047ba:	4464      	add	r4, ip
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80047bc:	00b6      	lsls	r6, r6, #2
 80047be:	59a5      	ldr	r5, [r4, r6]
 80047c0:	4395      	bics	r5, r2
 80047c2:	432b      	orrs	r3, r5
 80047c4:	51a3      	str	r3, [r4, r6]
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 80047c6:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80047c8:	4a0b      	ldr	r2, [pc, #44]	; (80047f8 <HAL_NVIC_SetPriority+0x60>)
 80047ca:	230f      	movs	r3, #15
 80047cc:	4694      	mov	ip, r2
 80047ce:	2203      	movs	r2, #3
 80047d0:	4003      	ands	r3, r0
 80047d2:	4010      	ands	r0, r2
 80047d4:	32fc      	adds	r2, #252	; 0xfc
 80047d6:	0015      	movs	r5, r2
 80047d8:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80047da:	0189      	lsls	r1, r1, #6
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80047dc:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80047de:	400a      	ands	r2, r1
 80047e0:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80047e2:	3b08      	subs	r3, #8
 80047e4:	089b      	lsrs	r3, r3, #2
 80047e6:	009b      	lsls	r3, r3, #2
 80047e8:	4463      	add	r3, ip
 80047ea:	69dc      	ldr	r4, [r3, #28]
 80047ec:	43ac      	bics	r4, r5
 80047ee:	4322      	orrs	r2, r4
 80047f0:	61da      	str	r2, [r3, #28]
 80047f2:	e7e8      	b.n	80047c6 <HAL_NVIC_SetPriority+0x2e>
 80047f4:	e000e100 	.word	0xe000e100
 80047f8:	e000ed00 	.word	0xe000ed00

080047fc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80047fc:	2800      	cmp	r0, #0
 80047fe:	db05      	blt.n	800480c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004800:	231f      	movs	r3, #31
 8004802:	4018      	ands	r0, r3
 8004804:	3b1e      	subs	r3, #30
 8004806:	4083      	lsls	r3, r0
 8004808:	4a01      	ldr	r2, [pc, #4]	; (8004810 <HAL_NVIC_EnableIRQ+0x14>)
 800480a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800480c:	4770      	bx	lr
 800480e:	46c0      	nop			; (mov r8, r8)
 8004810:	e000e100 	.word	0xe000e100

08004814 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004814:	2280      	movs	r2, #128	; 0x80
 8004816:	1e43      	subs	r3, r0, #1
 8004818:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 800481a:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800481c:	4293      	cmp	r3, r2
 800481e:	d20e      	bcs.n	800483e <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004820:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004822:	4a07      	ldr	r2, [pc, #28]	; (8004840 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004824:	4807      	ldr	r0, [pc, #28]	; (8004844 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004826:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004828:	6a03      	ldr	r3, [r0, #32]
 800482a:	0609      	lsls	r1, r1, #24
 800482c:	021b      	lsls	r3, r3, #8
 800482e:	0a1b      	lsrs	r3, r3, #8
 8004830:	430b      	orrs	r3, r1
 8004832:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004834:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004836:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004838:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800483a:	3307      	adds	r3, #7
 800483c:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 800483e:	4770      	bx	lr
 8004840:	e000e010 	.word	0xe000e010
 8004844:	e000ed00 	.word	0xe000ed00

08004848 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004848:	b5f0      	push	{r4, r5, r6, r7, lr}
 800484a:	46c6      	mov	lr, r8
 800484c:	0004      	movs	r4, r0
 800484e:	b500      	push	{lr}
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004850:	2800      	cmp	r0, #0
 8004852:	d062      	beq.n	800491a <HAL_DMA_Init+0xd2>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004854:	6805      	ldr	r5, [r0, #0]
 8004856:	4b32      	ldr	r3, [pc, #200]	; (8004920 <HAL_DMA_Init+0xd8>)
 8004858:	2114      	movs	r1, #20
 800485a:	18e8      	adds	r0, r5, r3
 800485c:	f7fb fc6e 	bl	800013c <__udivsi3>
 8004860:	0083      	lsls	r3, r0, #2
 8004862:	6423      	str	r3, [r4, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004864:	2202      	movs	r2, #2
 8004866:	2325      	movs	r3, #37	; 0x25
 8004868:	54e2      	strb	r2, [r4, r3]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800486a:	682b      	ldr	r3, [r5, #0]
 800486c:	4a2d      	ldr	r2, [pc, #180]	; (8004924 <HAL_DMA_Init+0xdc>)
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800486e:	68a6      	ldr	r6, [r4, #8]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004870:	4013      	ands	r3, r2
 8004872:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004874:	68e3      	ldr	r3, [r4, #12]
 8004876:	6921      	ldr	r1, [r4, #16]
 8004878:	4333      	orrs	r3, r6
 800487a:	430b      	orrs	r3, r1
 800487c:	6961      	ldr	r1, [r4, #20]
 800487e:	682a      	ldr	r2, [r5, #0]
 8004880:	430b      	orrs	r3, r1
 8004882:	69a1      	ldr	r1, [r4, #24]
 8004884:	430b      	orrs	r3, r1
 8004886:	69e1      	ldr	r1, [r4, #28]
 8004888:	430b      	orrs	r3, r1
 800488a:	6a21      	ldr	r1, [r4, #32]
 800488c:	430b      	orrs	r3, r1
 800488e:	4313      	orrs	r3, r2
 8004890:	602b      	str	r3, [r5, #0]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004892:	4b25      	ldr	r3, [pc, #148]	; (8004928 <HAL_DMA_Init+0xe0>)

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004894:	2114      	movs	r1, #20
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004896:	469c      	mov	ip, r3
 8004898:	4460      	add	r0, ip
 800489a:	0087      	lsls	r7, r0, #2
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800489c:	20ff      	movs	r0, #255	; 0xff
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800489e:	4b23      	ldr	r3, [pc, #140]	; (800492c <HAL_DMA_Init+0xe4>)
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80048a0:	4028      	ands	r0, r5
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80048a2:	64a3      	str	r3, [r4, #72]	; 0x48
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80048a4:	6467      	str	r7, [r4, #68]	; 0x44
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80048a6:	3808      	subs	r0, #8
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80048a8:	4698      	mov	r8, r3
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80048aa:	f7fb fc47 	bl	800013c <__udivsi3>

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80048ae:	231f      	movs	r3, #31
 80048b0:	2201      	movs	r2, #1
 80048b2:	4003      	ands	r3, r0
 80048b4:	0010      	movs	r0, r2
 80048b6:	4098      	lsls	r0, r3
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80048b8:	2380      	movs	r3, #128	; 0x80
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80048ba:	64e0      	str	r0, [r4, #76]	; 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80048bc:	01db      	lsls	r3, r3, #7
 80048be:	429e      	cmp	r6, r3
 80048c0:	d021      	beq.n	8004906 <HAL_DMA_Init+0xbe>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80048c2:	233f      	movs	r3, #63	; 0x3f
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048c4:	4645      	mov	r5, r8
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80048c6:	6861      	ldr	r1, [r4, #4]
 80048c8:	400b      	ands	r3, r1
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80048ca:	3901      	subs	r1, #1
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80048cc:	603b      	str	r3, [r7, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048ce:	6068      	str	r0, [r5, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80048d0:	2903      	cmp	r1, #3
 80048d2:	d81d      	bhi.n	8004910 <HAL_DMA_Init+0xc8>
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80048d4:	2003      	movs	r0, #3
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80048d6:	4916      	ldr	r1, [pc, #88]	; (8004930 <HAL_DMA_Init+0xe8>)
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80048d8:	4d16      	ldr	r5, [pc, #88]	; (8004934 <HAL_DMA_Init+0xec>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80048da:	1859      	adds	r1, r3, r1
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80048dc:	3b01      	subs	r3, #1
 80048de:	4003      	ands	r3, r0
 80048e0:	409a      	lsls	r2, r3
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80048e2:	2300      	movs	r3, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80048e4:	0089      	lsls	r1, r1, #2
 80048e6:	6521      	str	r1, [r4, #80]	; 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80048e8:	6565      	str	r5, [r4, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80048ea:	65a2      	str	r2, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80048ec:	600b      	str	r3, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048ee:	606a      	str	r2, [r5, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048f0:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 80048f2:	2225      	movs	r2, #37	; 0x25
 80048f4:	2101      	movs	r1, #1
  return HAL_OK;
 80048f6:	2000      	movs	r0, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048f8:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 80048fa:	54a1      	strb	r1, [r4, r2]
  __HAL_UNLOCK(hdma);
 80048fc:	3a01      	subs	r2, #1
 80048fe:	54a3      	strb	r3, [r4, r2]
}
 8004900:	bc80      	pop	{r7}
 8004902:	46b8      	mov	r8, r7
 8004904:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004906:	2300      	movs	r3, #0
 8004908:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800490a:	603b      	str	r3, [r7, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800490c:	4643      	mov	r3, r8
 800490e:	6058      	str	r0, [r3, #4]
    hdma->DMAmuxRequestGen = 0U;
 8004910:	2300      	movs	r3, #0
 8004912:	6523      	str	r3, [r4, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8004914:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004916:	65a3      	str	r3, [r4, #88]	; 0x58
 8004918:	e7ea      	b.n	80048f0 <HAL_DMA_Init+0xa8>
    return HAL_ERROR;
 800491a:	2001      	movs	r0, #1
 800491c:	e7f0      	b.n	8004900 <HAL_DMA_Init+0xb8>
 800491e:	46c0      	nop			; (mov r8, r8)
 8004920:	bffdfff8 	.word	0xbffdfff8
 8004924:	ffff800f 	.word	0xffff800f
 8004928:	10008200 	.word	0x10008200
 800492c:	40020880 	.word	0x40020880
 8004930:	1000823f 	.word	0x1000823f
 8004934:	40020940 	.word	0x40020940

08004938 <HAL_DMA_Start_IT>:
{
 8004938:	b5f0      	push	{r4, r5, r6, r7, lr}
 800493a:	46c6      	mov	lr, r8
  __HAL_LOCK(hdma);
 800493c:	2424      	movs	r4, #36	; 0x24
{
 800493e:	b500      	push	{lr}
  __HAL_LOCK(hdma);
 8004940:	5d05      	ldrb	r5, [r0, r4]
 8004942:	2d01      	cmp	r5, #1
 8004944:	d04f      	beq.n	80049e6 <HAL_DMA_Start_IT+0xae>
 8004946:	2501      	movs	r5, #1
  if (hdma->State == HAL_DMA_STATE_READY)
 8004948:	2625      	movs	r6, #37	; 0x25
  __HAL_LOCK(hdma);
 800494a:	5505      	strb	r5, [r0, r4]
  if (hdma->State == HAL_DMA_STATE_READY)
 800494c:	5d85      	ldrb	r5, [r0, r6]
 800494e:	b2ef      	uxtb	r7, r5
 8004950:	2d01      	cmp	r5, #1
 8004952:	d007      	beq.n	8004964 <HAL_DMA_Start_IT+0x2c>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004954:	2380      	movs	r3, #128	; 0x80
 8004956:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8004958:	2300      	movs	r3, #0
 800495a:	5503      	strb	r3, [r0, r4]
    status = HAL_ERROR;
 800495c:	2001      	movs	r0, #1
}
 800495e:	bc80      	pop	{r7}
 8004960:	46b8      	mov	r8, r7
 8004962:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8004964:	3c22      	subs	r4, #34	; 0x22
 8004966:	5584      	strb	r4, [r0, r6]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004968:	2400      	movs	r4, #0
 800496a:	63c4      	str	r4, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 800496c:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800496e:	6cc6      	ldr	r6, [r0, #76]	; 0x4c
    __HAL_DMA_DISABLE(hdma);
 8004970:	6825      	ldr	r5, [r4, #0]
 8004972:	43bd      	bics	r5, r7
 8004974:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004976:	6c85      	ldr	r5, [r0, #72]	; 0x48
 8004978:	606e      	str	r6, [r5, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 800497a:	6d06      	ldr	r6, [r0, #80]	; 0x50
 800497c:	2e00      	cmp	r6, #0
 800497e:	d002      	beq.n	8004986 <HAL_DMA_Start_IT+0x4e>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004980:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8004982:	6d87      	ldr	r7, [r0, #88]	; 0x58
 8004984:	606f      	str	r7, [r5, #4]
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8004986:	271c      	movs	r7, #28
 8004988:	4d1e      	ldr	r5, [pc, #120]	; (8004a04 <HAL_DMA_Start_IT+0xcc>)
 800498a:	46ac      	mov	ip, r5
 800498c:	686d      	ldr	r5, [r5, #4]
 800498e:	46a8      	mov	r8, r5
 8004990:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8004992:	402f      	ands	r7, r5
 8004994:	2501      	movs	r5, #1
 8004996:	40bd      	lsls	r5, r7
 8004998:	4647      	mov	r7, r8
 800499a:	433d      	orrs	r5, r7
 800499c:	4667      	mov	r7, ip
 800499e:	607d      	str	r5, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 80049a0:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80049a2:	6883      	ldr	r3, [r0, #8]
 80049a4:	2b10      	cmp	r3, #16
 80049a6:	d020      	beq.n	80049ea <HAL_DMA_Start_IT+0xb2>
    hdma->Instance->CPAR = SrcAddress;
 80049a8:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 80049aa:	60e2      	str	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 80049ac:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d01e      	beq.n	80049f0 <HAL_DMA_Start_IT+0xb8>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80049b2:	220e      	movs	r2, #14
 80049b4:	6823      	ldr	r3, [r4, #0]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80049ba:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	03d2      	lsls	r2, r2, #15
 80049c0:	d504      	bpl.n	80049cc <HAL_DMA_Start_IT+0x94>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80049c2:	2280      	movs	r2, #128	; 0x80
 80049c4:	6819      	ldr	r1, [r3, #0]
 80049c6:	0052      	lsls	r2, r2, #1
 80049c8:	430a      	orrs	r2, r1
 80049ca:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 80049cc:	2e00      	cmp	r6, #0
 80049ce:	d004      	beq.n	80049da <HAL_DMA_Start_IT+0xa2>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80049d0:	2380      	movs	r3, #128	; 0x80
 80049d2:	6832      	ldr	r2, [r6, #0]
 80049d4:	005b      	lsls	r3, r3, #1
 80049d6:	4313      	orrs	r3, r2
 80049d8:	6033      	str	r3, [r6, #0]
    __HAL_DMA_ENABLE(hdma);
 80049da:	2201      	movs	r2, #1
 80049dc:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049de:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80049e0:	4313      	orrs	r3, r2
 80049e2:	6023      	str	r3, [r4, #0]
 80049e4:	e7bb      	b.n	800495e <HAL_DMA_Start_IT+0x26>
  __HAL_LOCK(hdma);
 80049e6:	2002      	movs	r0, #2
 80049e8:	e7b9      	b.n	800495e <HAL_DMA_Start_IT+0x26>
    hdma->Instance->CPAR = DstAddress;
 80049ea:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80049ec:	60e1      	str	r1, [r4, #12]
 80049ee:	e7dd      	b.n	80049ac <HAL_DMA_Start_IT+0x74>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80049f0:	2204      	movs	r2, #4
 80049f2:	6823      	ldr	r3, [r4, #0]
 80049f4:	4393      	bics	r3, r2
 80049f6:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80049f8:	6823      	ldr	r3, [r4, #0]
 80049fa:	3206      	adds	r2, #6
 80049fc:	4313      	orrs	r3, r2
 80049fe:	6023      	str	r3, [r4, #0]
 8004a00:	e7db      	b.n	80049ba <HAL_DMA_Start_IT+0x82>
 8004a02:	46c0      	nop			; (mov r8, r8)
 8004a04:	40020000 	.word	0x40020000

08004a08 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = DMA1->ISR;
 8004a08:	4b2c      	ldr	r3, [pc, #176]	; (8004abc <HAL_DMA_IRQHandler+0xb4>)
{
 8004a0a:	b570      	push	{r4, r5, r6, lr}
  uint32_t flag_it = DMA1->ISR;
 8004a0c:	681a      	ldr	r2, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004a0e:	2504      	movs	r5, #4
 8004a10:	231c      	movs	r3, #28
 8004a12:	6c04      	ldr	r4, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8004a14:	6801      	ldr	r1, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004a16:	4023      	ands	r3, r4
 8004a18:	002c      	movs	r4, r5
 8004a1a:	409c      	lsls	r4, r3
  uint32_t source_it = hdma->Instance->CCR;
 8004a1c:	680e      	ldr	r6, [r1, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004a1e:	4222      	tst	r2, r4
 8004a20:	d010      	beq.n	8004a44 <HAL_DMA_IRQHandler+0x3c>
 8004a22:	4235      	tst	r5, r6
 8004a24:	d00e      	beq.n	8004a44 <HAL_DMA_IRQHandler+0x3c>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a26:	680b      	ldr	r3, [r1, #0]
 8004a28:	069b      	lsls	r3, r3, #26
 8004a2a:	d402      	bmi.n	8004a32 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004a2c:	680b      	ldr	r3, [r1, #0]
 8004a2e:	43ab      	bics	r3, r5
 8004a30:	600b      	str	r3, [r1, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8004a32:	4b22      	ldr	r3, [pc, #136]	; (8004abc <HAL_DMA_IRQHandler+0xb4>)
 8004a34:	685a      	ldr	r2, [r3, #4]
 8004a36:	4314      	orrs	r4, r2
 8004a38:	605c      	str	r4, [r3, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 8004a3a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d000      	beq.n	8004a42 <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 8004a40:	4798      	blx	r3
}
 8004a42:	bd70      	pop	{r4, r5, r6, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8004a44:	2502      	movs	r5, #2
 8004a46:	002c      	movs	r4, r5
 8004a48:	409c      	lsls	r4, r3
 8004a4a:	4222      	tst	r2, r4
 8004a4c:	d017      	beq.n	8004a7e <HAL_DMA_IRQHandler+0x76>
 8004a4e:	4235      	tst	r5, r6
 8004a50:	d015      	beq.n	8004a7e <HAL_DMA_IRQHandler+0x76>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a52:	680b      	ldr	r3, [r1, #0]
 8004a54:	069b      	lsls	r3, r3, #26
 8004a56:	d406      	bmi.n	8004a66 <HAL_DMA_IRQHandler+0x5e>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004a58:	220a      	movs	r2, #10
 8004a5a:	680b      	ldr	r3, [r1, #0]
 8004a5c:	4393      	bics	r3, r2
 8004a5e:	600b      	str	r3, [r1, #0]
        hdma->State = HAL_DMA_STATE_READY;
 8004a60:	2325      	movs	r3, #37	; 0x25
 8004a62:	3a09      	subs	r2, #9
 8004a64:	54c2      	strb	r2, [r0, r3]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8004a66:	4b15      	ldr	r3, [pc, #84]	; (8004abc <HAL_DMA_IRQHandler+0xb4>)
 8004a68:	685a      	ldr	r2, [r3, #4]
 8004a6a:	4314      	orrs	r4, r2
 8004a6c:	605c      	str	r4, [r3, #4]
      __HAL_UNLOCK(hdma);
 8004a6e:	2200      	movs	r2, #0
 8004a70:	2324      	movs	r3, #36	; 0x24
 8004a72:	54c2      	strb	r2, [r0, r3]
      if (hdma->XferCpltCallback != NULL)
 8004a74:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d0e3      	beq.n	8004a42 <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 8004a7a:	4798      	blx	r3
  return;
 8004a7c:	e7e1      	b.n	8004a42 <HAL_DMA_IRQHandler+0x3a>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004a7e:	2408      	movs	r4, #8
 8004a80:	0025      	movs	r5, r4
 8004a82:	409d      	lsls	r5, r3
 8004a84:	422a      	tst	r2, r5
 8004a86:	d0dc      	beq.n	8004a42 <HAL_DMA_IRQHandler+0x3a>
 8004a88:	4234      	tst	r4, r6
 8004a8a:	d0da      	beq.n	8004a42 <HAL_DMA_IRQHandler+0x3a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a8c:	680a      	ldr	r2, [r1, #0]
 8004a8e:	3406      	adds	r4, #6
 8004a90:	43a2      	bics	r2, r4
 8004a92:	600a      	str	r2, [r1, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8004a94:	2201      	movs	r2, #1
 8004a96:	0015      	movs	r5, r2
 8004a98:	409d      	lsls	r5, r3
 8004a9a:	002b      	movs	r3, r5
 8004a9c:	4907      	ldr	r1, [pc, #28]	; (8004abc <HAL_DMA_IRQHandler+0xb4>)
 8004a9e:	684c      	ldr	r4, [r1, #4]
 8004aa0:	4323      	orrs	r3, r4
 8004aa2:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8004aa4:	2325      	movs	r3, #37	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004aa6:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8004aa8:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 8004aaa:	2200      	movs	r2, #0
 8004aac:	3b01      	subs	r3, #1
 8004aae:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 8004ab0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d0c5      	beq.n	8004a42 <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 8004ab6:	4798      	blx	r3
  return;
 8004ab8:	e7c3      	b.n	8004a42 <HAL_DMA_IRQHandler+0x3a>
 8004aba:	46c0      	nop			; (mov r8, r8)
 8004abc:	40020000 	.word	0x40020000

08004ac0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ac0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ac2:	46de      	mov	lr, fp
 8004ac4:	4657      	mov	r7, sl
 8004ac6:	464e      	mov	r6, r9
 8004ac8:	4645      	mov	r5, r8
 8004aca:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004acc:	680c      	ldr	r4, [r1, #0]
{
 8004ace:	468c      	mov	ip, r1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ad0:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 8004ad2:	2300      	movs	r3, #0
{
 8004ad4:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ad6:	2c00      	cmp	r4, #0
 8004ad8:	d100      	bne.n	8004adc <HAL_GPIO_Init+0x1c>
 8004ada:	e080      	b.n	8004bde <HAL_GPIO_Init+0x11e>
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
        EXTI->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004adc:	497b      	ldr	r1, [pc, #492]	; (8004ccc <HAL_GPIO_Init+0x20c>)
 8004ade:	468b      	mov	fp, r1
        }
        EXTI->RTSR1 = temp;

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004ae0:	4661      	mov	r1, ip
 8004ae2:	9101      	str	r1, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004ae4:	2601      	movs	r6, #1
 8004ae6:	0021      	movs	r1, r4
 8004ae8:	409e      	lsls	r6, r3
 8004aea:	4031      	ands	r1, r6
 8004aec:	468a      	mov	sl, r1
    if (iocurrent != 0x00u)
 8004aee:	4234      	tst	r4, r6
 8004af0:	d06f      	beq.n	8004bd2 <HAL_GPIO_Init+0x112>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004af2:	9d01      	ldr	r5, [sp, #4]
 8004af4:	6869      	ldr	r1, [r5, #4]
 8004af6:	2503      	movs	r5, #3
 8004af8:	400d      	ands	r5, r1
 8004afa:	46ac      	mov	ip, r5
 8004afc:	3d01      	subs	r5, #1
 8004afe:	2d01      	cmp	r5, #1
 8004b00:	d800      	bhi.n	8004b04 <HAL_GPIO_Init+0x44>
 8004b02:	e073      	b.n	8004bec <HAL_GPIO_Init+0x12c>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b04:	4665      	mov	r5, ip
 8004b06:	2d03      	cmp	r5, #3
 8004b08:	d000      	beq.n	8004b0c <HAL_GPIO_Init+0x4c>
 8004b0a:	e0b7      	b.n	8004c7c <HAL_GPIO_Init+0x1bc>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004b0c:	4666      	mov	r6, ip
 8004b0e:	4096      	lsls	r6, r2
 8004b10:	43f5      	mvns	r5, r6
 8004b12:	9500      	str	r5, [sp, #0]
      temp = GPIOx->MODER;
 8004b14:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004b16:	9d00      	ldr	r5, [sp, #0]
 8004b18:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004b1a:	4335      	orrs	r5, r6
      GPIOx->MODER = temp;
 8004b1c:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004b1e:	25c0      	movs	r5, #192	; 0xc0
 8004b20:	02ad      	lsls	r5, r5, #10
 8004b22:	4229      	tst	r1, r5
 8004b24:	d055      	beq.n	8004bd2 <HAL_GPIO_Init+0x112>
        temp = EXTI->EXTICR[position >> 2u];
 8004b26:	4e69      	ldr	r6, [pc, #420]	; (8004ccc <HAL_GPIO_Init+0x20c>)
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004b28:	2703      	movs	r7, #3
 8004b2a:	46b4      	mov	ip, r6
        temp = EXTI->EXTICR[position >> 2u];
 8004b2c:	089d      	lsrs	r5, r3, #2
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004b2e:	401f      	ands	r7, r3
 8004b30:	00ff      	lsls	r7, r7, #3
 8004b32:	00ad      	lsls	r5, r5, #2
 8004b34:	4465      	add	r5, ip
 8004b36:	46bc      	mov	ip, r7
        temp = EXTI->EXTICR[position >> 2u];
 8004b38:	6e2e      	ldr	r6, [r5, #96]	; 0x60
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004b3a:	270f      	movs	r7, #15
        temp = EXTI->EXTICR[position >> 2u];
 8004b3c:	46b1      	mov	r9, r6
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004b3e:	4666      	mov	r6, ip
 8004b40:	40b7      	lsls	r7, r6
 8004b42:	003e      	movs	r6, r7
 8004b44:	464f      	mov	r7, r9
 8004b46:	43b7      	bics	r7, r6
 8004b48:	46b9      	mov	r9, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004b4a:	27a0      	movs	r7, #160	; 0xa0
 8004b4c:	05ff      	lsls	r7, r7, #23
 8004b4e:	42b8      	cmp	r0, r7
 8004b50:	d012      	beq.n	8004b78 <HAL_GPIO_Init+0xb8>
 8004b52:	4f5f      	ldr	r7, [pc, #380]	; (8004cd0 <HAL_GPIO_Init+0x210>)
 8004b54:	42b8      	cmp	r0, r7
 8004b56:	d100      	bne.n	8004b5a <HAL_GPIO_Init+0x9a>
 8004b58:	e0a8      	b.n	8004cac <HAL_GPIO_Init+0x1ec>
 8004b5a:	4f5e      	ldr	r7, [pc, #376]	; (8004cd4 <HAL_GPIO_Init+0x214>)
 8004b5c:	42b8      	cmp	r0, r7
 8004b5e:	d100      	bne.n	8004b62 <HAL_GPIO_Init+0xa2>
 8004b60:	e0ac      	b.n	8004cbc <HAL_GPIO_Init+0x1fc>
 8004b62:	4f5d      	ldr	r7, [pc, #372]	; (8004cd8 <HAL_GPIO_Init+0x218>)
 8004b64:	42b8      	cmp	r0, r7
 8004b66:	d100      	bne.n	8004b6a <HAL_GPIO_Init+0xaa>
 8004b68:	e099      	b.n	8004c9e <HAL_GPIO_Init+0x1de>
 8004b6a:	4666      	mov	r6, ip
 8004b6c:	2705      	movs	r7, #5
 8004b6e:	40b7      	lsls	r7, r6
 8004b70:	003e      	movs	r6, r7
 8004b72:	464f      	mov	r7, r9
 8004b74:	4337      	orrs	r7, r6
 8004b76:	46b9      	mov	r9, r7
        EXTI->EXTICR[position >> 2u] = temp;
 8004b78:	464e      	mov	r6, r9
 8004b7a:	662e      	str	r6, [r5, #96]	; 0x60
        temp &= ~(iocurrent);
 8004b7c:	4656      	mov	r6, sl
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004b7e:	2780      	movs	r7, #128	; 0x80
        temp = EXTI->RTSR1;
 8004b80:	465d      	mov	r5, fp
        temp &= ~(iocurrent);
 8004b82:	43f6      	mvns	r6, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004b84:	037f      	lsls	r7, r7, #13
        temp &= ~(iocurrent);
 8004b86:	46b0      	mov	r8, r6
        temp = EXTI->RTSR1;
 8004b88:	682d      	ldr	r5, [r5, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004b8a:	4239      	tst	r1, r7
 8004b8c:	d000      	beq.n	8004b90 <HAL_GPIO_Init+0xd0>
 8004b8e:	e083      	b.n	8004c98 <HAL_GPIO_Init+0x1d8>
        temp &= ~(iocurrent);
 8004b90:	4035      	ands	r5, r6
        EXTI->RTSR1 = temp;
 8004b92:	465f      	mov	r7, fp
 8004b94:	603d      	str	r5, [r7, #0]
        temp = EXTI->FTSR1;
 8004b96:	687d      	ldr	r5, [r7, #4]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004b98:	2780      	movs	r7, #128	; 0x80
 8004b9a:	03bf      	lsls	r7, r7, #14
 8004b9c:	4239      	tst	r1, r7
 8004b9e:	d000      	beq.n	8004ba2 <HAL_GPIO_Init+0xe2>
 8004ba0:	e077      	b.n	8004c92 <HAL_GPIO_Init+0x1d2>
        temp &= ~(iocurrent);
 8004ba2:	4646      	mov	r6, r8
 8004ba4:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8004ba6:	465f      	mov	r7, fp
 8004ba8:	607d      	str	r5, [r7, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004baa:	2584      	movs	r5, #132	; 0x84
 8004bac:	597d      	ldr	r5, [r7, r5]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004bae:	038e      	lsls	r6, r1, #14
 8004bb0:	d46c      	bmi.n	8004c8c <HAL_GPIO_Init+0x1cc>
        temp &= ~(iocurrent);
 8004bb2:	4646      	mov	r6, r8
 8004bb4:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8004bb6:	2784      	movs	r7, #132	; 0x84
 8004bb8:	46bc      	mov	ip, r7
 8004bba:	465f      	mov	r7, fp
 8004bbc:	4666      	mov	r6, ip
 8004bbe:	51bd      	str	r5, [r7, r6]

        temp = EXTI->IMR1;
 8004bc0:	2580      	movs	r5, #128	; 0x80
 8004bc2:	597d      	ldr	r5, [r7, r5]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004bc4:	03c9      	lsls	r1, r1, #15
 8004bc6:	d45e      	bmi.n	8004c86 <HAL_GPIO_Init+0x1c6>
        temp &= ~(iocurrent);
 8004bc8:	4646      	mov	r6, r8
 8004bca:	402e      	ands	r6, r5
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8004bcc:	2580      	movs	r5, #128	; 0x80
 8004bce:	4659      	mov	r1, fp
 8004bd0:	514e      	str	r6, [r1, r5]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004bd2:	0021      	movs	r1, r4
      }
    }

    position++;
 8004bd4:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004bd6:	40d9      	lsrs	r1, r3
 8004bd8:	3202      	adds	r2, #2
 8004bda:	2900      	cmp	r1, #0
 8004bdc:	d182      	bne.n	8004ae4 <HAL_GPIO_Init+0x24>
  }
}
 8004bde:	b003      	add	sp, #12
 8004be0:	bcf0      	pop	{r4, r5, r6, r7}
 8004be2:	46bb      	mov	fp, r7
 8004be4:	46b2      	mov	sl, r6
 8004be6:	46a9      	mov	r9, r5
 8004be8:	46a0      	mov	r8, r4
 8004bea:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 8004bec:	6885      	ldr	r5, [r0, #8]
 8004bee:	46a8      	mov	r8, r5
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004bf0:	2503      	movs	r5, #3
 8004bf2:	4095      	lsls	r5, r2
 8004bf4:	43ef      	mvns	r7, r5
 8004bf6:	9700      	str	r7, [sp, #0]
 8004bf8:	4647      	mov	r7, r8
 8004bfa:	43af      	bics	r7, r5
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004bfc:	9d01      	ldr	r5, [sp, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004bfe:	46b9      	mov	r9, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004c00:	68ef      	ldr	r7, [r5, #12]
 8004c02:	4097      	lsls	r7, r2
 8004c04:	46b8      	mov	r8, r7
 8004c06:	464f      	mov	r7, r9
 8004c08:	4645      	mov	r5, r8
 8004c0a:	432f      	orrs	r7, r5
        GPIOx->OSPEEDR = temp;
 8004c0c:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8004c0e:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004c10:	002f      	movs	r7, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c12:	2501      	movs	r5, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004c14:	43b7      	bics	r7, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c16:	090e      	lsrs	r6, r1, #4
 8004c18:	402e      	ands	r6, r5
 8004c1a:	409e      	lsls	r6, r3
 8004c1c:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8004c1e:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8004c20:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004c22:	9d00      	ldr	r5, [sp, #0]
 8004c24:	402e      	ands	r6, r5
 8004c26:	46b0      	mov	r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004c28:	9d01      	ldr	r5, [sp, #4]
 8004c2a:	4647      	mov	r7, r8
 8004c2c:	68ae      	ldr	r6, [r5, #8]
 8004c2e:	4096      	lsls	r6, r2
 8004c30:	433e      	orrs	r6, r7
        GPIOx->PUPDR = temp;
 8004c32:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c34:	4667      	mov	r7, ip
 8004c36:	4666      	mov	r6, ip
 8004c38:	4096      	lsls	r6, r2
 8004c3a:	2f02      	cmp	r7, #2
 8004c3c:	d000      	beq.n	8004c40 <HAL_GPIO_Init+0x180>
 8004c3e:	e769      	b.n	8004b14 <HAL_GPIO_Init+0x54>
        temp = GPIOx->AFR[position >> 3u];
 8004c40:	08dd      	lsrs	r5, r3, #3
 8004c42:	00ad      	lsls	r5, r5, #2
 8004c44:	46ac      	mov	ip, r5
 8004c46:	4484      	add	ip, r0
 8004c48:	4665      	mov	r5, ip
 8004c4a:	6a2d      	ldr	r5, [r5, #32]
 8004c4c:	46a9      	mov	r9, r5
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004c4e:	2507      	movs	r5, #7
 8004c50:	002f      	movs	r7, r5
 8004c52:	401f      	ands	r7, r3
 8004c54:	00bd      	lsls	r5, r7, #2
 8004c56:	270f      	movs	r7, #15
 8004c58:	46a8      	mov	r8, r5
 8004c5a:	40af      	lsls	r7, r5
 8004c5c:	464d      	mov	r5, r9
 8004c5e:	43bd      	bics	r5, r7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004c60:	4647      	mov	r7, r8
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004c62:	46a9      	mov	r9, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004c64:	9d01      	ldr	r5, [sp, #4]
 8004c66:	692d      	ldr	r5, [r5, #16]
 8004c68:	40bd      	lsls	r5, r7
 8004c6a:	46a8      	mov	r8, r5
 8004c6c:	464d      	mov	r5, r9
 8004c6e:	4647      	mov	r7, r8
 8004c70:	433d      	orrs	r5, r7
 8004c72:	46a9      	mov	r9, r5
        GPIOx->AFR[position >> 3u] = temp;
 8004c74:	4665      	mov	r5, ip
 8004c76:	464f      	mov	r7, r9
 8004c78:	622f      	str	r7, [r5, #32]
 8004c7a:	e74b      	b.n	8004b14 <HAL_GPIO_Init+0x54>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004c7c:	2503      	movs	r5, #3
 8004c7e:	4095      	lsls	r5, r2
 8004c80:	43ed      	mvns	r5, r5
 8004c82:	9500      	str	r5, [sp, #0]
 8004c84:	e7cc      	b.n	8004c20 <HAL_GPIO_Init+0x160>
          temp |= iocurrent;
 8004c86:	4656      	mov	r6, sl
 8004c88:	432e      	orrs	r6, r5
 8004c8a:	e79f      	b.n	8004bcc <HAL_GPIO_Init+0x10c>
          temp |= iocurrent;
 8004c8c:	4656      	mov	r6, sl
 8004c8e:	4335      	orrs	r5, r6
 8004c90:	e791      	b.n	8004bb6 <HAL_GPIO_Init+0xf6>
          temp |= iocurrent;
 8004c92:	4656      	mov	r6, sl
 8004c94:	4335      	orrs	r5, r6
 8004c96:	e786      	b.n	8004ba6 <HAL_GPIO_Init+0xe6>
          temp |= iocurrent;
 8004c98:	4656      	mov	r6, sl
 8004c9a:	4335      	orrs	r5, r6
 8004c9c:	e779      	b.n	8004b92 <HAL_GPIO_Init+0xd2>
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004c9e:	4667      	mov	r7, ip
 8004ca0:	2603      	movs	r6, #3
 8004ca2:	40be      	lsls	r6, r7
 8004ca4:	464f      	mov	r7, r9
 8004ca6:	4337      	orrs	r7, r6
 8004ca8:	46b9      	mov	r9, r7
 8004caa:	e765      	b.n	8004b78 <HAL_GPIO_Init+0xb8>
 8004cac:	4666      	mov	r6, ip
 8004cae:	2701      	movs	r7, #1
 8004cb0:	40b7      	lsls	r7, r6
 8004cb2:	003e      	movs	r6, r7
 8004cb4:	464f      	mov	r7, r9
 8004cb6:	4337      	orrs	r7, r6
 8004cb8:	46b9      	mov	r9, r7
 8004cba:	e75d      	b.n	8004b78 <HAL_GPIO_Init+0xb8>
 8004cbc:	4667      	mov	r7, ip
 8004cbe:	2602      	movs	r6, #2
 8004cc0:	40be      	lsls	r6, r7
 8004cc2:	464f      	mov	r7, r9
 8004cc4:	4337      	orrs	r7, r6
 8004cc6:	46b9      	mov	r9, r7
 8004cc8:	e756      	b.n	8004b78 <HAL_GPIO_Init+0xb8>
 8004cca:	46c0      	nop			; (mov r8, r8)
 8004ccc:	40021800 	.word	0x40021800
 8004cd0:	50000400 	.word	0x50000400
 8004cd4:	50000800 	.word	0x50000800
 8004cd8:	50000c00 	.word	0x50000c00

08004cdc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004cdc:	6900      	ldr	r0, [r0, #16]
 8004cde:	4008      	ands	r0, r1
 8004ce0:	1e43      	subs	r3, r0, #1
 8004ce2:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8004ce4:	b2c0      	uxtb	r0, r0
}
 8004ce6:	4770      	bx	lr

08004ce8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004ce8:	2a00      	cmp	r2, #0
 8004cea:	d001      	beq.n	8004cf0 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004cec:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004cee:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004cf0:	6281      	str	r1, [r0, #40]	; 0x28
}
 8004cf2:	e7fc      	b.n	8004cee <HAL_GPIO_WritePin+0x6>

08004cf4 <HAL_GPIO_EXTI_Falling_Callback>:
 8004cf4:	4770      	bx	lr
 8004cf6:	46c0      	nop			; (mov r8, r8)

08004cf8 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8004cf8:	4b0b      	ldr	r3, [pc, #44]	; (8004d28 <HAL_GPIO_EXTI_IRQHandler+0x30>)
{
 8004cfa:	b510      	push	{r4, lr}
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8004cfc:	68da      	ldr	r2, [r3, #12]
{
 8004cfe:	0004      	movs	r4, r0
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8004d00:	4210      	tst	r0, r2
 8004d02:	d104      	bne.n	8004d0e <HAL_GPIO_EXTI_IRQHandler+0x16>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8004d04:	4b08      	ldr	r3, [pc, #32]	; (8004d28 <HAL_GPIO_EXTI_IRQHandler+0x30>)
 8004d06:	691a      	ldr	r2, [r3, #16]
 8004d08:	4222      	tst	r2, r4
 8004d0a:	d107      	bne.n	8004d1c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
  }
}
 8004d0c:	bd10      	pop	{r4, pc}
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8004d0e:	60d8      	str	r0, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8004d10:	f7fe fb04 	bl	800331c <HAL_GPIO_EXTI_Rising_Callback>
  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8004d14:	4b04      	ldr	r3, [pc, #16]	; (8004d28 <HAL_GPIO_EXTI_IRQHandler+0x30>)
 8004d16:	691a      	ldr	r2, [r3, #16]
 8004d18:	4222      	tst	r2, r4
 8004d1a:	d0f7      	beq.n	8004d0c <HAL_GPIO_EXTI_IRQHandler+0x14>
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8004d1c:	0020      	movs	r0, r4
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8004d1e:	611c      	str	r4, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8004d20:	f7ff ffe8 	bl	8004cf4 <HAL_GPIO_EXTI_Falling_Callback>
}
 8004d24:	e7f2      	b.n	8004d0c <HAL_GPIO_EXTI_IRQHandler+0x14>
 8004d26:	46c0      	nop			; (mov r8, r8)
 8004d28:	40021800 	.word	0x40021800

08004d2c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d2e:	46de      	mov	lr, fp
 8004d30:	4657      	mov	r7, sl
 8004d32:	464e      	mov	r6, r9
 8004d34:	4645      	mov	r5, r8
  uint32_t error_code = 0;
  uint32_t tickstart = Tickstart;
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004d36:	2310      	movs	r3, #16
{
 8004d38:	b5e0      	push	{r5, r6, r7, lr}
 8004d3a:	4693      	mov	fp, r2
 8004d3c:	0005      	movs	r5, r0
 8004d3e:	000e      	movs	r6, r1
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d40:	2420      	movs	r4, #32
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004d42:	469a      	mov	sl, r3
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d44:	0021      	movs	r1, r4
 8004d46:	682b      	ldr	r3, [r5, #0]
 8004d48:	699a      	ldr	r2, [r3, #24]
 8004d4a:	4011      	ands	r1, r2
 8004d4c:	4688      	mov	r8, r1
 8004d4e:	4214      	tst	r4, r2
 8004d50:	d000      	beq.n	8004d54 <I2C_WaitOnSTOPFlagUntilTimeout+0x28>
 8004d52:	e09e      	b.n	8004e92 <I2C_WaitOnSTOPFlagUntilTimeout+0x166>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004d54:	4652      	mov	r2, sl
 8004d56:	4650      	mov	r0, sl
  uint32_t itflag   = hi2c->Instance->ISR;
 8004d58:	6999      	ldr	r1, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004d5a:	2700      	movs	r7, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004d5c:	400a      	ands	r2, r1
 8004d5e:	4208      	tst	r0, r1
 8004d60:	d015      	beq.n	8004d8e <I2C_WaitOnSTOPFlagUntilTimeout+0x62>
  HAL_StatusTypeDef status = HAL_OK;
 8004d62:	2200      	movs	r2, #0
  uint32_t tickstart = Tickstart;
 8004d64:	465f      	mov	r7, fp
  HAL_StatusTypeDef status = HAL_OK;
 8004d66:	4691      	mov	r9, r2
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d68:	61d8      	str	r0, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004d6a:	1c72      	adds	r2, r6, #1
 8004d6c:	d15b      	bne.n	8004e26 <I2C_WaitOnSTOPFlagUntilTimeout+0xfa>
 8004d6e:	699a      	ldr	r2, [r3, #24]
 8004d70:	4214      	tst	r4, r2
 8004d72:	d000      	beq.n	8004d76 <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
 8004d74:	e08f      	b.n	8004e96 <I2C_WaitOnSTOPFlagUntilTimeout+0x16a>
 8004d76:	464a      	mov	r2, r9
 8004d78:	2a00      	cmp	r2, #0
 8004d7a:	d103      	bne.n	8004d84 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>
 8004d7c:	699a      	ldr	r2, [r3, #24]
 8004d7e:	4214      	tst	r4, r2
 8004d80:	d0fc      	beq.n	8004d7c <I2C_WaitOnSTOPFlagUntilTimeout+0x50>

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d82:	61dc      	str	r4, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004d84:	2204      	movs	r2, #4
 8004d86:	4641      	mov	r1, r8
 8004d88:	4311      	orrs	r1, r2
 8004d8a:	000a      	movs	r2, r1

    status = HAL_ERROR;
 8004d8c:	2701      	movs	r7, #1
  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004d8e:	2080      	movs	r0, #128	; 0x80
  itflag = hi2c->Instance->ISR;
 8004d90:	6999      	ldr	r1, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004d92:	0040      	lsls	r0, r0, #1
 8004d94:	4201      	tst	r1, r0
 8004d96:	d032      	beq.n	8004dfe <I2C_WaitOnSTOPFlagUntilTimeout+0xd2>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004d98:	2401      	movs	r4, #1

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004d9a:	61d8      	str	r0, [r3, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8004d9c:	4322      	orrs	r2, r4

    status = HAL_ERROR;
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004d9e:	0548      	lsls	r0, r1, #21
 8004da0:	d504      	bpl.n	8004dac <I2C_WaitOnSTOPFlagUntilTimeout+0x80>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004da2:	2008      	movs	r0, #8
 8004da4:	4302      	orrs	r2, r0

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004da6:	2080      	movs	r0, #128	; 0x80
 8004da8:	00c0      	lsls	r0, r0, #3
 8004daa:	61d8      	str	r0, [r3, #28]

    status = HAL_ERROR;
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004dac:	0589      	lsls	r1, r1, #22
 8004dae:	d504      	bpl.n	8004dba <I2C_WaitOnSTOPFlagUntilTimeout+0x8e>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004db0:	2102      	movs	r1, #2
 8004db2:	430a      	orrs	r2, r1

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004db4:	31ff      	adds	r1, #255	; 0xff
 8004db6:	31ff      	adds	r1, #255	; 0xff
 8004db8:	61d9      	str	r1, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004dba:	6999      	ldr	r1, [r3, #24]
 8004dbc:	0789      	lsls	r1, r1, #30
 8004dbe:	d501      	bpl.n	8004dc4 <I2C_WaitOnSTOPFlagUntilTimeout+0x98>
    hi2c->Instance->TXDR = 0x00U;
 8004dc0:	2100      	movs	r1, #0
 8004dc2:	6299      	str	r1, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004dc4:	2101      	movs	r1, #1
 8004dc6:	6998      	ldr	r0, [r3, #24]
 8004dc8:	4201      	tst	r1, r0
 8004dca:	d102      	bne.n	8004dd2 <I2C_WaitOnSTOPFlagUntilTimeout+0xa6>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004dcc:	6998      	ldr	r0, [r3, #24]
 8004dce:	4301      	orrs	r1, r0
 8004dd0:	6199      	str	r1, [r3, #24]
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004dd2:	6859      	ldr	r1, [r3, #4]
 8004dd4:	4832      	ldr	r0, [pc, #200]	; (8004ea0 <I2C_WaitOnSTOPFlagUntilTimeout+0x174>)
 8004dd6:	4001      	ands	r1, r0
 8004dd8:	6059      	str	r1, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8004dda:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8004ddc:	431a      	orrs	r2, r3
 8004dde:	646a      	str	r2, [r5, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004de0:	2341      	movs	r3, #65	; 0x41
 8004de2:	2220      	movs	r2, #32
        hi2c->State = HAL_I2C_STATE_READY;
 8004de4:	54ea      	strb	r2, [r5, r3]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004de6:	2300      	movs	r3, #0
        __HAL_UNLOCK(hi2c);
 8004de8:	2001      	movs	r0, #1
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dea:	3222      	adds	r2, #34	; 0x22
 8004dec:	54ab      	strb	r3, [r5, r2]
        __HAL_UNLOCK(hi2c);
 8004dee:	3a02      	subs	r2, #2
 8004df0:	54ab      	strb	r3, [r5, r2]
}
 8004df2:	bcf0      	pop	{r4, r5, r6, r7}
 8004df4:	46bb      	mov	fp, r7
 8004df6:	46b2      	mov	sl, r6
 8004df8:	46a9      	mov	r9, r5
 8004dfa:	46a0      	mov	r8, r4
 8004dfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004dfe:	0548      	lsls	r0, r1, #21
 8004e00:	d4cf      	bmi.n	8004da2 <I2C_WaitOnSTOPFlagUntilTimeout+0x76>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004e02:	0589      	lsls	r1, r1, #22
 8004e04:	d4d4      	bmi.n	8004db0 <I2C_WaitOnSTOPFlagUntilTimeout+0x84>
  if (status != HAL_OK)
 8004e06:	2f00      	cmp	r7, #0
 8004e08:	d1d7      	bne.n	8004dba <I2C_WaitOnSTOPFlagUntilTimeout+0x8e>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e0a:	f7ff f937 	bl	800407c <HAL_GetTick>
 8004e0e:	465b      	mov	r3, fp
 8004e10:	1ac0      	subs	r0, r0, r3
 8004e12:	42b0      	cmp	r0, r6
 8004e14:	d801      	bhi.n	8004e1a <I2C_WaitOnSTOPFlagUntilTimeout+0xee>
 8004e16:	2e00      	cmp	r6, #0
 8004e18:	d194      	bne.n	8004d44 <I2C_WaitOnSTOPFlagUntilTimeout+0x18>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e1a:	2220      	movs	r2, #32
 8004e1c:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004e22:	2341      	movs	r3, #65	; 0x41
 8004e24:	e7de      	b.n	8004de4 <I2C_WaitOnSTOPFlagUntilTimeout+0xb8>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004e26:	699a      	ldr	r2, [r3, #24]
 8004e28:	4214      	tst	r4, r2
 8004e2a:	d134      	bne.n	8004e96 <I2C_WaitOnSTOPFlagUntilTimeout+0x16a>
 8004e2c:	464a      	mov	r2, r9
 8004e2e:	2a00      	cmp	r2, #0
 8004e30:	d1a8      	bne.n	8004d84 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004e32:	f7ff f923 	bl	800407c <HAL_GetTick>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004e36:	682b      	ldr	r3, [r5, #0]
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004e38:	1bc0      	subs	r0, r0, r7
 8004e3a:	4286      	cmp	r6, r0
 8004e3c:	d301      	bcc.n	8004e42 <I2C_WaitOnSTOPFlagUntilTimeout+0x116>
 8004e3e:	2e00      	cmp	r6, #0
 8004e40:	d193      	bne.n	8004d6a <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
          tmp2 = hi2c->Mode;
 8004e42:	2242      	movs	r2, #66	; 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004e44:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8004e46:	5caa      	ldrb	r2, [r5, r2]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004e48:	6999      	ldr	r1, [r3, #24]
          tmp2 = hi2c->Mode;
 8004e4a:	b2d2      	uxtb	r2, r2
 8004e4c:	4694      	mov	ip, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004e4e:	2280      	movs	r2, #128	; 0x80
 8004e50:	0212      	lsls	r2, r2, #8
 8004e52:	4211      	tst	r1, r2
 8004e54:	d003      	beq.n	8004e5e <I2C_WaitOnSTOPFlagUntilTimeout+0x132>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004e56:	2180      	movs	r1, #128	; 0x80
 8004e58:	01c9      	lsls	r1, r1, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004e5a:	4208      	tst	r0, r1
 8004e5c:	d00e      	beq.n	8004e7c <I2C_WaitOnSTOPFlagUntilTimeout+0x150>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e5e:	699a      	ldr	r2, [r3, #24]
 8004e60:	4214      	tst	r4, r2
 8004e62:	d000      	beq.n	8004e66 <I2C_WaitOnSTOPFlagUntilTimeout+0x13a>
 8004e64:	e781      	b.n	8004d6a <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004e66:	f7ff f909 	bl	800407c <HAL_GetTick>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004e6a:	682b      	ldr	r3, [r5, #0]
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004e6c:	1bc0      	subs	r0, r0, r7
 8004e6e:	2819      	cmp	r0, #25
 8004e70:	d9f5      	bls.n	8004e5e <I2C_WaitOnSTOPFlagUntilTimeout+0x132>
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8004e72:	2220      	movs	r2, #32
 8004e74:	4690      	mov	r8, r2
              status = HAL_ERROR;
 8004e76:	3a1f      	subs	r2, #31
 8004e78:	4691      	mov	r9, r2
 8004e7a:	e776      	b.n	8004d6a <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
              (tmp1 != I2C_CR2_STOP) && \
 8004e7c:	4662      	mov	r2, ip
 8004e7e:	2a20      	cmp	r2, #32
 8004e80:	d0ed      	beq.n	8004e5e <I2C_WaitOnSTOPFlagUntilTimeout+0x132>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004e82:	685a      	ldr	r2, [r3, #4]
 8004e84:	4311      	orrs	r1, r2
 8004e86:	6059      	str	r1, [r3, #4]
            tickstart = HAL_GetTick();
 8004e88:	f7ff f8f8 	bl	800407c <HAL_GetTick>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e8c:	682b      	ldr	r3, [r5, #0]
            tickstart = HAL_GetTick();
 8004e8e:	0007      	movs	r7, r0
 8004e90:	e7e5      	b.n	8004e5e <I2C_WaitOnSTOPFlagUntilTimeout+0x132>
  return HAL_OK;
 8004e92:	2000      	movs	r0, #0
 8004e94:	e7ad      	b.n	8004df2 <I2C_WaitOnSTOPFlagUntilTimeout+0xc6>
    if (status == HAL_OK)
 8004e96:	464a      	mov	r2, r9
 8004e98:	2a00      	cmp	r2, #0
 8004e9a:	d100      	bne.n	8004e9e <I2C_WaitOnSTOPFlagUntilTimeout+0x172>
 8004e9c:	e771      	b.n	8004d82 <I2C_WaitOnSTOPFlagUntilTimeout+0x56>
 8004e9e:	e771      	b.n	8004d84 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>
 8004ea0:	fe00e800 	.word	0xfe00e800

08004ea4 <HAL_I2C_Init>:
{
 8004ea4:	b510      	push	{r4, lr}
 8004ea6:	1e04      	subs	r4, r0, #0
  if (hi2c == NULL)
 8004ea8:	d04d      	beq.n	8004f46 <HAL_I2C_Init+0xa2>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004eaa:	2341      	movs	r3, #65	; 0x41
 8004eac:	5cc3      	ldrb	r3, [r0, r3]
 8004eae:	b2da      	uxtb	r2, r3
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d043      	beq.n	8004f3c <HAL_I2C_Init+0x98>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004eb4:	2341      	movs	r3, #65	; 0x41
 8004eb6:	2224      	movs	r2, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8004eb8:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004eba:	54e2      	strb	r2, [r4, r3]
  __HAL_I2C_DISABLE(hi2c);
 8004ebc:	6823      	ldr	r3, [r4, #0]
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	438a      	bics	r2, r1
 8004ec2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004ec4:	6861      	ldr	r1, [r4, #4]
 8004ec6:	4a21      	ldr	r2, [pc, #132]	; (8004f4c <HAL_I2C_Init+0xa8>)
 8004ec8:	400a      	ands	r2, r1
 8004eca:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004ecc:	689a      	ldr	r2, [r3, #8]
 8004ece:	4920      	ldr	r1, [pc, #128]	; (8004f50 <HAL_I2C_Init+0xac>)
 8004ed0:	400a      	ands	r2, r1
 8004ed2:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ed4:	68e2      	ldr	r2, [r4, #12]
 8004ed6:	2a01      	cmp	r2, #1
 8004ed8:	d02a      	beq.n	8004f30 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004eda:	2184      	movs	r1, #132	; 0x84
 8004edc:	68a0      	ldr	r0, [r4, #8]
 8004ede:	0209      	lsls	r1, r1, #8
 8004ee0:	4301      	orrs	r1, r0
 8004ee2:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004ee4:	2a02      	cmp	r2, #2
 8004ee6:	d102      	bne.n	8004eee <HAL_I2C_Init+0x4a>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004ee8:	2280      	movs	r2, #128	; 0x80
 8004eea:	0112      	lsls	r2, r2, #4
 8004eec:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004eee:	6859      	ldr	r1, [r3, #4]
 8004ef0:	4a18      	ldr	r2, [pc, #96]	; (8004f54 <HAL_I2C_Init+0xb0>)
  return HAL_OK;
 8004ef2:	2000      	movs	r0, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004ef4:	430a      	orrs	r2, r1
 8004ef6:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004ef8:	68da      	ldr	r2, [r3, #12]
 8004efa:	4915      	ldr	r1, [pc, #84]	; (8004f50 <HAL_I2C_Init+0xac>)
 8004efc:	400a      	ands	r2, r1
 8004efe:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004f00:	6961      	ldr	r1, [r4, #20]
 8004f02:	6922      	ldr	r2, [r4, #16]
 8004f04:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004f06:	69a1      	ldr	r1, [r4, #24]
 8004f08:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004f0a:	430a      	orrs	r2, r1
 8004f0c:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004f0e:	6a21      	ldr	r1, [r4, #32]
 8004f10:	69e2      	ldr	r2, [r4, #28]
 8004f12:	430a      	orrs	r2, r1
  __HAL_I2C_ENABLE(hi2c);
 8004f14:	2101      	movs	r1, #1
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004f16:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	430a      	orrs	r2, r1
 8004f1c:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f1e:	2300      	movs	r3, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8004f20:	2241      	movs	r2, #65	; 0x41
 8004f22:	311f      	adds	r1, #31
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f24:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004f26:	54a1      	strb	r1, [r4, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f28:	3201      	adds	r2, #1
  hi2c->PreviousState = I2C_STATE_NONE;
 8004f2a:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f2c:	54a3      	strb	r3, [r4, r2]
}
 8004f2e:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004f30:	2280      	movs	r2, #128	; 0x80
 8004f32:	68a1      	ldr	r1, [r4, #8]
 8004f34:	0212      	lsls	r2, r2, #8
 8004f36:	430a      	orrs	r2, r1
 8004f38:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004f3a:	e7d8      	b.n	8004eee <HAL_I2C_Init+0x4a>
    hi2c->Lock = HAL_UNLOCKED;
 8004f3c:	3340      	adds	r3, #64	; 0x40
 8004f3e:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 8004f40:	f7fe fe98 	bl	8003c74 <HAL_I2C_MspInit>
 8004f44:	e7b6      	b.n	8004eb4 <HAL_I2C_Init+0x10>
    return HAL_ERROR;
 8004f46:	2001      	movs	r0, #1
 8004f48:	e7f1      	b.n	8004f2e <HAL_I2C_Init+0x8a>
 8004f4a:	46c0      	nop			; (mov r8, r8)
 8004f4c:	f0ffffff 	.word	0xf0ffffff
 8004f50:	ffff7fff 	.word	0xffff7fff
 8004f54:	02008000 	.word	0x02008000

08004f58 <HAL_I2C_Master_Transmit>:
{
 8004f58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f5a:	4645      	mov	r5, r8
 8004f5c:	46de      	mov	lr, fp
 8004f5e:	4657      	mov	r7, sl
 8004f60:	464e      	mov	r6, r9
 8004f62:	b5e0      	push	{r5, r6, r7, lr}
 8004f64:	b083      	sub	sp, #12
 8004f66:	001f      	movs	r7, r3
 8004f68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f6a:	0005      	movs	r5, r0
 8004f6c:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f6e:	2341      	movs	r3, #65	; 0x41
 8004f70:	5cc3      	ldrb	r3, [r0, r3]
{
 8004f72:	000e      	movs	r6, r1
 8004f74:	4690      	mov	r8, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f76:	2b20      	cmp	r3, #32
 8004f78:	d000      	beq.n	8004f7c <HAL_I2C_Master_Transmit+0x24>
 8004f7a:	e099      	b.n	80050b0 <HAL_I2C_Master_Transmit+0x158>
    __HAL_LOCK(hi2c);
 8004f7c:	3320      	adds	r3, #32
 8004f7e:	5cc2      	ldrb	r2, [r0, r3]
 8004f80:	2a01      	cmp	r2, #1
 8004f82:	d100      	bne.n	8004f86 <HAL_I2C_Master_Transmit+0x2e>
 8004f84:	e094      	b.n	80050b0 <HAL_I2C_Master_Transmit+0x158>
 8004f86:	2201      	movs	r2, #1
 8004f88:	54c2      	strb	r2, [r0, r3]
    tickstart = HAL_GetTick();
 8004f8a:	f7ff f877 	bl	800407c <HAL_GetTick>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f8e:	2480      	movs	r4, #128	; 0x80
 8004f90:	46b1      	mov	r9, r6
 8004f92:	0224      	lsls	r4, r4, #8
 8004f94:	0006      	movs	r6, r0
 8004f96:	e005      	b.n	8004fa4 <HAL_I2C_Master_Transmit+0x4c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f98:	f7ff f870 	bl	800407c <HAL_GetTick>
 8004f9c:	1b80      	subs	r0, r0, r6
 8004f9e:	2819      	cmp	r0, #25
 8004fa0:	d900      	bls.n	8004fa4 <HAL_I2C_Master_Transmit+0x4c>
 8004fa2:	e08d      	b.n	80050c0 <HAL_I2C_Master_Transmit+0x168>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004fa4:	6828      	ldr	r0, [r5, #0]
 8004fa6:	6983      	ldr	r3, [r0, #24]
 8004fa8:	001a      	movs	r2, r3
 8004faa:	4022      	ands	r2, r4
 8004fac:	4223      	tst	r3, r4
 8004fae:	d1f3      	bne.n	8004f98 <HAL_I2C_Master_Transmit+0x40>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004fb0:	2341      	movs	r3, #65	; 0x41
 8004fb2:	2121      	movs	r1, #33	; 0x21
 8004fb4:	54e9      	strb	r1, [r5, r3]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	3911      	subs	r1, #17
 8004fba:	54e9      	strb	r1, [r5, r3]
    hi2c->pBuffPtr  = pData;
 8004fbc:	4643      	mov	r3, r8
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fbe:	646a      	str	r2, [r5, #68]	; 0x44
    hi2c->XferCount = Size;
 8004fc0:	856f      	strh	r7, [r5, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 8004fc2:	626b      	str	r3, [r5, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004fc4:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004fc6:	46b2      	mov	sl, r6
    hi2c->XferISR   = NULL;
 8004fc8:	636a      	str	r2, [r5, #52]	; 0x34
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004fca:	464e      	mov	r6, r9
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004fcc:	2bff      	cmp	r3, #255	; 0xff
 8004fce:	d900      	bls.n	8004fd2 <HAL_I2C_Master_Transmit+0x7a>
 8004fd0:	e083      	b.n	80050da <HAL_I2C_Master_Transmit+0x182>
      hi2c->XferSize = hi2c->XferCount;
 8004fd2:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004fd4:	4cac      	ldr	r4, [pc, #688]	; (8005288 <HAL_I2C_Master_Transmit+0x330>)
 8004fd6:	6841      	ldr	r1, [r0, #4]
      hi2c->XferSize = hi2c->XferCount;
 8004fd8:	b29b      	uxth	r3, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004fda:	05b2      	lsls	r2, r6, #22
      hi2c->XferSize = hi2c->XferCount;
 8004fdc:	852b      	strh	r3, [r5, #40]	; 0x28
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004fde:	9201      	str	r2, [sp, #4]
  MODIFY_REG(hi2c->Instance->CR2, \
 8004fe0:	4021      	ands	r1, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004fe2:	0d92      	lsrs	r2, r2, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004fe4:	b2db      	uxtb	r3, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 8004fe6:	430a      	orrs	r2, r1
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004fe8:	041b      	lsls	r3, r3, #16
  MODIFY_REG(hi2c->Instance->CR2, \
 8004fea:	4313      	orrs	r3, r2
 8004fec:	4aa7      	ldr	r2, [pc, #668]	; (800528c <HAL_I2C_Master_Transmit+0x334>)
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	6043      	str	r3, [r0, #4]
    while (hi2c->XferCount > 0U)
 8004ff2:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004ff4:	2420      	movs	r4, #32
 8004ff6:	465e      	mov	r6, fp
    while (hi2c->XferCount > 0U)
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d100      	bne.n	8004ffe <HAL_I2C_Master_Transmit+0xa6>
 8004ffc:	e0f2      	b.n	80051e4 <HAL_I2C_Master_Transmit+0x28c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004ffe:	2302      	movs	r3, #2
 8005000:	46a8      	mov	r8, r5
 8005002:	469b      	mov	fp, r3
 8005004:	465d      	mov	r5, fp
 8005006:	465a      	mov	r2, fp
 8005008:	6983      	ldr	r3, [r0, #24]
 800500a:	401d      	ands	r5, r3
 800500c:	421a      	tst	r2, r3
 800500e:	d000      	beq.n	8005012 <HAL_I2C_Master_Transmit+0xba>
 8005010:	e0cf      	b.n	80051b2 <HAL_I2C_Master_Transmit+0x25a>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005012:	2210      	movs	r2, #16
 8005014:	0013      	movs	r3, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8005016:	6981      	ldr	r1, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005018:	2700      	movs	r7, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800501a:	400b      	ands	r3, r1
 800501c:	420a      	tst	r2, r1
 800501e:	d013      	beq.n	8005048 <HAL_I2C_Master_Transmit+0xf0>
  HAL_StatusTypeDef status = HAL_OK;
 8005020:	2300      	movs	r3, #0
  uint32_t tickstart = Tickstart;
 8005022:	4657      	mov	r7, sl
  HAL_StatusTypeDef status = HAL_OK;
 8005024:	4699      	mov	r9, r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005026:	61c2      	str	r2, [r0, #28]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005028:	1c73      	adds	r3, r6, #1
 800502a:	d167      	bne.n	80050fc <HAL_I2C_Master_Transmit+0x1a4>
 800502c:	6983      	ldr	r3, [r0, #24]
 800502e:	421c      	tst	r4, r3
 8005030:	d000      	beq.n	8005034 <HAL_I2C_Master_Transmit+0xdc>
 8005032:	e110      	b.n	8005256 <HAL_I2C_Master_Transmit+0x2fe>
 8005034:	464b      	mov	r3, r9
 8005036:	2b00      	cmp	r3, #0
 8005038:	d103      	bne.n	8005042 <HAL_I2C_Master_Transmit+0xea>
 800503a:	6983      	ldr	r3, [r0, #24]
 800503c:	421c      	tst	r4, r3
 800503e:	d0fc      	beq.n	800503a <HAL_I2C_Master_Transmit+0xe2>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005040:	61c4      	str	r4, [r0, #28]
    error_code |= HAL_I2C_ERROR_AF;
 8005042:	2304      	movs	r3, #4
    status = HAL_ERROR;
 8005044:	2701      	movs	r7, #1
    error_code |= HAL_I2C_ERROR_AF;
 8005046:	432b      	orrs	r3, r5
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005048:	2180      	movs	r1, #128	; 0x80
  itflag = hi2c->Instance->ISR;
 800504a:	6982      	ldr	r2, [r0, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800504c:	0049      	lsls	r1, r1, #1
 800504e:	420a      	tst	r2, r1
 8005050:	d050      	beq.n	80050f4 <HAL_I2C_Master_Transmit+0x19c>
    error_code |= HAL_I2C_ERROR_BERR;
 8005052:	2401      	movs	r4, #1
 8005054:	4645      	mov	r5, r8
 8005056:	4323      	orrs	r3, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005058:	61c1      	str	r1, [r0, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800505a:	0551      	lsls	r1, r2, #21
 800505c:	d504      	bpl.n	8005068 <HAL_I2C_Master_Transmit+0x110>
    error_code |= HAL_I2C_ERROR_OVR;
 800505e:	2108      	movs	r1, #8
 8005060:	430b      	orrs	r3, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005062:	2180      	movs	r1, #128	; 0x80
 8005064:	00c9      	lsls	r1, r1, #3
 8005066:	61c1      	str	r1, [r0, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005068:	0592      	lsls	r2, r2, #22
 800506a:	d504      	bpl.n	8005076 <HAL_I2C_Master_Transmit+0x11e>
    error_code |= HAL_I2C_ERROR_ARLO;
 800506c:	2202      	movs	r2, #2
 800506e:	4313      	orrs	r3, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005070:	32ff      	adds	r2, #255	; 0xff
 8005072:	32ff      	adds	r2, #255	; 0xff
 8005074:	61c2      	str	r2, [r0, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005076:	6982      	ldr	r2, [r0, #24]
 8005078:	0792      	lsls	r2, r2, #30
 800507a:	d501      	bpl.n	8005080 <HAL_I2C_Master_Transmit+0x128>
    hi2c->Instance->TXDR = 0x00U;
 800507c:	2200      	movs	r2, #0
 800507e:	6282      	str	r2, [r0, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005080:	2201      	movs	r2, #1
 8005082:	6981      	ldr	r1, [r0, #24]
 8005084:	420a      	tst	r2, r1
 8005086:	d102      	bne.n	800508e <HAL_I2C_Master_Transmit+0x136>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005088:	6981      	ldr	r1, [r0, #24]
 800508a:	430a      	orrs	r2, r1
 800508c:	6182      	str	r2, [r0, #24]
    I2C_RESET_CR2(hi2c);
 800508e:	6842      	ldr	r2, [r0, #4]
 8005090:	497f      	ldr	r1, [pc, #508]	; (8005290 <HAL_I2C_Master_Transmit+0x338>)
 8005092:	400a      	ands	r2, r1
 8005094:	6042      	str	r2, [r0, #4]
    hi2c->ErrorCode |= error_code;
 8005096:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 8005098:	4313      	orrs	r3, r2
 800509a:	646b      	str	r3, [r5, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800509c:	2220      	movs	r2, #32
 800509e:	2341      	movs	r3, #65	; 0x41
 80050a0:	54ea      	strb	r2, [r5, r3]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050a2:	2300      	movs	r3, #0
 80050a4:	3222      	adds	r2, #34	; 0x22
 80050a6:	54ab      	strb	r3, [r5, r2]
    __HAL_UNLOCK(hi2c);
 80050a8:	3a02      	subs	r2, #2
 80050aa:	54ab      	strb	r3, [r5, r2]
        return HAL_ERROR;
 80050ac:	2001      	movs	r0, #1
 80050ae:	e000      	b.n	80050b2 <HAL_I2C_Master_Transmit+0x15a>
    return HAL_BUSY;
 80050b0:	2002      	movs	r0, #2
}
 80050b2:	b003      	add	sp, #12
 80050b4:	bcf0      	pop	{r4, r5, r6, r7}
 80050b6:	46bb      	mov	fp, r7
 80050b8:	46b2      	mov	sl, r6
 80050ba:	46a9      	mov	r9, r5
 80050bc:	46a0      	mov	r8, r4
 80050be:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80050c0:	2220      	movs	r2, #32
 80050c2:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        return HAL_ERROR;
 80050c4:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80050c6:	4313      	orrs	r3, r2
 80050c8:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80050ca:	2341      	movs	r3, #65	; 0x41
    hi2c->State = HAL_I2C_STATE_READY;
 80050cc:	54ea      	strb	r2, [r5, r3]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050ce:	2300      	movs	r3, #0
 80050d0:	3222      	adds	r2, #34	; 0x22
 80050d2:	54ab      	strb	r3, [r5, r2]
    __HAL_UNLOCK(hi2c);
 80050d4:	3a02      	subs	r2, #2
 80050d6:	54ab      	strb	r3, [r5, r2]
  return status;
 80050d8:	e7eb      	b.n	80050b2 <HAL_I2C_Master_Transmit+0x15a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80050da:	23ff      	movs	r3, #255	; 0xff
  MODIFY_REG(hi2c->Instance->CR2, \
 80050dc:	6842      	ldr	r2, [r0, #4]
 80050de:	496a      	ldr	r1, [pc, #424]	; (8005288 <HAL_I2C_Master_Transmit+0x330>)
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80050e0:	852b      	strh	r3, [r5, #40]	; 0x28
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80050e2:	05b3      	lsls	r3, r6, #22
 80050e4:	9301      	str	r3, [sp, #4]
  MODIFY_REG(hi2c->Instance->CR2, \
 80050e6:	400a      	ands	r2, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80050e8:	0d9b      	lsrs	r3, r3, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 80050ea:	431a      	orrs	r2, r3
 80050ec:	4b69      	ldr	r3, [pc, #420]	; (8005294 <HAL_I2C_Master_Transmit+0x33c>)
 80050ee:	4313      	orrs	r3, r2
 80050f0:	6043      	str	r3, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80050f2:	e77e      	b.n	8004ff2 <HAL_I2C_Master_Transmit+0x9a>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80050f4:	0551      	lsls	r1, r2, #21
 80050f6:	d512      	bpl.n	800511e <HAL_I2C_Master_Transmit+0x1c6>
 80050f8:	4645      	mov	r5, r8
 80050fa:	e7b0      	b.n	800505e <HAL_I2C_Master_Transmit+0x106>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80050fc:	6983      	ldr	r3, [r0, #24]
 80050fe:	421c      	tst	r4, r3
 8005100:	d000      	beq.n	8005104 <HAL_I2C_Master_Transmit+0x1ac>
 8005102:	e0a8      	b.n	8005256 <HAL_I2C_Master_Transmit+0x2fe>
 8005104:	464b      	mov	r3, r9
 8005106:	2b00      	cmp	r3, #0
 8005108:	d19b      	bne.n	8005042 <HAL_I2C_Master_Transmit+0xea>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800510a:	f7fe ffb7 	bl	800407c <HAL_GetTick>
 800510e:	1bc0      	subs	r0, r0, r7
 8005110:	4286      	cmp	r6, r0
 8005112:	d319      	bcc.n	8005148 <HAL_I2C_Master_Transmit+0x1f0>
 8005114:	2e00      	cmp	r6, #0
 8005116:	d017      	beq.n	8005148 <HAL_I2C_Master_Transmit+0x1f0>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005118:	4643      	mov	r3, r8
 800511a:	6818      	ldr	r0, [r3, #0]
 800511c:	e784      	b.n	8005028 <HAL_I2C_Master_Transmit+0xd0>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800511e:	0592      	lsls	r2, r2, #22
 8005120:	d501      	bpl.n	8005126 <HAL_I2C_Master_Transmit+0x1ce>
 8005122:	4645      	mov	r5, r8
 8005124:	e7a2      	b.n	800506c <HAL_I2C_Master_Transmit+0x114>
  if (status != HAL_OK)
 8005126:	2f00      	cmp	r7, #0
 8005128:	d000      	beq.n	800512c <HAL_I2C_Master_Transmit+0x1d4>
 800512a:	e099      	b.n	8005260 <HAL_I2C_Master_Transmit+0x308>
    if (Timeout != HAL_MAX_DELAY)
 800512c:	1c73      	adds	r3, r6, #1
 800512e:	d100      	bne.n	8005132 <HAL_I2C_Master_Transmit+0x1da>
 8005130:	e768      	b.n	8005004 <HAL_I2C_Master_Transmit+0xac>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005132:	f7fe ffa3 	bl	800407c <HAL_GetTick>
 8005136:	4653      	mov	r3, sl
 8005138:	4645      	mov	r5, r8
 800513a:	1ac0      	subs	r0, r0, r3
 800513c:	4286      	cmp	r6, r0
 800513e:	d3bf      	bcc.n	80050c0 <HAL_I2C_Master_Transmit+0x168>
 8005140:	2e00      	cmp	r6, #0
 8005142:	d0bd      	beq.n	80050c0 <HAL_I2C_Master_Transmit+0x168>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005144:	6828      	ldr	r0, [r5, #0]
 8005146:	e75a      	b.n	8004ffe <HAL_I2C_Master_Transmit+0xa6>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005148:	4643      	mov	r3, r8
          tmp2 = hi2c->Mode;
 800514a:	2242      	movs	r2, #66	; 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800514c:	6818      	ldr	r0, [r3, #0]
 800514e:	6841      	ldr	r1, [r0, #4]
          tmp2 = hi2c->Mode;
 8005150:	5c9b      	ldrb	r3, [r3, r2]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005152:	6982      	ldr	r2, [r0, #24]
          tmp2 = hi2c->Mode;
 8005154:	b2db      	uxtb	r3, r3
 8005156:	469c      	mov	ip, r3
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005158:	2380      	movs	r3, #128	; 0x80
 800515a:	021b      	lsls	r3, r3, #8
 800515c:	421a      	tst	r2, r3
 800515e:	d01e      	beq.n	800519e <HAL_I2C_Master_Transmit+0x246>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005160:	2280      	movs	r2, #128	; 0x80
 8005162:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005164:	4211      	tst	r1, r2
 8005166:	d11a      	bne.n	800519e <HAL_I2C_Master_Transmit+0x246>
              (tmp1 != I2C_CR2_STOP) && \
 8005168:	4663      	mov	r3, ip
 800516a:	2b20      	cmp	r3, #32
 800516c:	d017      	beq.n	800519e <HAL_I2C_Master_Transmit+0x246>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800516e:	6843      	ldr	r3, [r0, #4]
 8005170:	431a      	orrs	r2, r3
 8005172:	6042      	str	r2, [r0, #4]
            tickstart = HAL_GetTick();
 8005174:	f7fe ff82 	bl	800407c <HAL_GetTick>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005178:	4643      	mov	r3, r8
            tickstart = HAL_GetTick();
 800517a:	0007      	movs	r7, r0
 800517c:	46a8      	mov	r8, r5
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800517e:	6818      	ldr	r0, [r3, #0]
 8005180:	001d      	movs	r5, r3
 8005182:	e005      	b.n	8005190 <HAL_I2C_Master_Transmit+0x238>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005184:	f7fe ff7a 	bl	800407c <HAL_GetTick>
 8005188:	1bc0      	subs	r0, r0, r7
 800518a:	2819      	cmp	r0, #25
 800518c:	d80b      	bhi.n	80051a6 <HAL_I2C_Master_Transmit+0x24e>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800518e:	6828      	ldr	r0, [r5, #0]
 8005190:	6983      	ldr	r3, [r0, #24]
 8005192:	421c      	tst	r4, r3
 8005194:	d0f6      	beq.n	8005184 <HAL_I2C_Master_Transmit+0x22c>
 8005196:	002b      	movs	r3, r5
 8005198:	4645      	mov	r5, r8
 800519a:	4698      	mov	r8, r3
 800519c:	e744      	b.n	8005028 <HAL_I2C_Master_Transmit+0xd0>
 800519e:	4643      	mov	r3, r8
 80051a0:	46a8      	mov	r8, r5
 80051a2:	001d      	movs	r5, r3
 80051a4:	e7f4      	b.n	8005190 <HAL_I2C_Master_Transmit+0x238>
              status = HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80051a8:	46a8      	mov	r8, r5
 80051aa:	6828      	ldr	r0, [r5, #0]
              status = HAL_ERROR;
 80051ac:	4699      	mov	r9, r3
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 80051ae:	2520      	movs	r5, #32
 80051b0:	e73a      	b.n	8005028 <HAL_I2C_Master_Transmit+0xd0>
 80051b2:	4645      	mov	r5, r8
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80051b4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80051b6:	781a      	ldrb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80051b8:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80051ba:	6282      	str	r2, [r0, #40]	; 0x28
      hi2c->pBuffPtr++;
 80051bc:	626b      	str	r3, [r5, #36]	; 0x24
      hi2c->XferCount--;
 80051be:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 80051c0:	3b01      	subs	r3, #1
 80051c2:	b29b      	uxth	r3, r3
 80051c4:	856b      	strh	r3, [r5, #42]	; 0x2a
      hi2c->XferSize--;
 80051c6:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80051c8:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
      hi2c->XferSize--;
 80051ca:	3b01      	subs	r3, #1
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	852b      	strh	r3, [r5, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80051d0:	2a00      	cmp	r2, #0
 80051d2:	d002      	beq.n	80051da <HAL_I2C_Master_Transmit+0x282>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051d4:	2780      	movs	r7, #128	; 0x80
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d028      	beq.n	800522c <HAL_I2C_Master_Transmit+0x2d4>
    while (hi2c->XferCount > 0U)
 80051da:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d000      	beq.n	80051e2 <HAL_I2C_Master_Transmit+0x28a>
 80051e0:	e70d      	b.n	8004ffe <HAL_I2C_Master_Transmit+0xa6>
 80051e2:	46b3      	mov	fp, r6
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051e4:	4652      	mov	r2, sl
 80051e6:	4659      	mov	r1, fp
 80051e8:	0028      	movs	r0, r5
 80051ea:	f7ff fd9f 	bl	8004d2c <I2C_WaitOnSTOPFlagUntilTimeout>
 80051ee:	2800      	cmp	r0, #0
 80051f0:	d000      	beq.n	80051f4 <HAL_I2C_Master_Transmit+0x29c>
 80051f2:	e75b      	b.n	80050ac <HAL_I2C_Master_Transmit+0x154>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80051f4:	2120      	movs	r1, #32
 80051f6:	682b      	ldr	r3, [r5, #0]
    I2C_RESET_CR2(hi2c);
 80051f8:	4c25      	ldr	r4, [pc, #148]	; (8005290 <HAL_I2C_Master_Transmit+0x338>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80051fa:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80051fc:	685a      	ldr	r2, [r3, #4]
 80051fe:	4022      	ands	r2, r4
 8005200:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005202:	2341      	movs	r3, #65	; 0x41
 8005204:	54e9      	strb	r1, [r5, r3]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005206:	3301      	adds	r3, #1
 8005208:	54e8      	strb	r0, [r5, r3]
    __HAL_UNLOCK(hi2c);
 800520a:	3b02      	subs	r3, #2
 800520c:	54e8      	strb	r0, [r5, r3]
    return HAL_OK;
 800520e:	e750      	b.n	80050b2 <HAL_I2C_Master_Transmit+0x15a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005210:	6983      	ldr	r3, [r0, #24]
 8005212:	421f      	tst	r7, r3
 8005214:	d110      	bne.n	8005238 <HAL_I2C_Master_Transmit+0x2e0>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005216:	f7fe ff31 	bl	800407c <HAL_GetTick>
 800521a:	4653      	mov	r3, sl
 800521c:	1ac0      	subs	r0, r0, r3
 800521e:	4286      	cmp	r6, r0
 8005220:	d200      	bcs.n	8005224 <HAL_I2C_Master_Transmit+0x2cc>
 8005222:	e74d      	b.n	80050c0 <HAL_I2C_Master_Transmit+0x168>
 8005224:	2e00      	cmp	r6, #0
 8005226:	d100      	bne.n	800522a <HAL_I2C_Master_Transmit+0x2d2>
 8005228:	e74a      	b.n	80050c0 <HAL_I2C_Master_Transmit+0x168>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800522a:	6828      	ldr	r0, [r5, #0]
 800522c:	1c73      	adds	r3, r6, #1
 800522e:	d1ef      	bne.n	8005210 <HAL_I2C_Master_Transmit+0x2b8>
 8005230:	2280      	movs	r2, #128	; 0x80
 8005232:	6983      	ldr	r3, [r0, #24]
 8005234:	421a      	tst	r2, r3
 8005236:	d0fc      	beq.n	8005232 <HAL_I2C_Master_Transmit+0x2da>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005238:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 800523a:	2bff      	cmp	r3, #255	; 0xff
 800523c:	d912      	bls.n	8005264 <HAL_I2C_Master_Transmit+0x30c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800523e:	23ff      	movs	r3, #255	; 0xff
  MODIFY_REG(hi2c->Instance->CR2, \
 8005240:	6842      	ldr	r2, [r0, #4]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005242:	852b      	strh	r3, [r5, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 8005244:	4914      	ldr	r1, [pc, #80]	; (8005298 <HAL_I2C_Master_Transmit+0x340>)
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005246:	9b01      	ldr	r3, [sp, #4]
  MODIFY_REG(hi2c->Instance->CR2, \
 8005248:	400a      	ands	r2, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800524a:	0d9b      	lsrs	r3, r3, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 800524c:	4313      	orrs	r3, r2
 800524e:	4a13      	ldr	r2, [pc, #76]	; (800529c <HAL_I2C_Master_Transmit+0x344>)
 8005250:	4313      	orrs	r3, r2
 8005252:	6043      	str	r3, [r0, #4]
}
 8005254:	e7c1      	b.n	80051da <HAL_I2C_Master_Transmit+0x282>
    if (status == HAL_OK)
 8005256:	464b      	mov	r3, r9
 8005258:	2b00      	cmp	r3, #0
 800525a:	d100      	bne.n	800525e <HAL_I2C_Master_Transmit+0x306>
 800525c:	e6f0      	b.n	8005040 <HAL_I2C_Master_Transmit+0xe8>
 800525e:	e6f0      	b.n	8005042 <HAL_I2C_Master_Transmit+0xea>
 8005260:	4645      	mov	r5, r8
 8005262:	e708      	b.n	8005076 <HAL_I2C_Master_Transmit+0x11e>
          hi2c->XferSize = hi2c->XferCount;
 8005264:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005266:	9a01      	ldr	r2, [sp, #4]
  MODIFY_REG(hi2c->Instance->CR2, \
 8005268:	6841      	ldr	r1, [r0, #4]
 800526a:	4f0b      	ldr	r7, [pc, #44]	; (8005298 <HAL_I2C_Master_Transmit+0x340>)
          hi2c->XferSize = hi2c->XferCount;
 800526c:	b29b      	uxth	r3, r3
 800526e:	852b      	strh	r3, [r5, #40]	; 0x28
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005270:	0d92      	lsrs	r2, r2, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8005272:	4039      	ands	r1, r7
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005274:	b2db      	uxtb	r3, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 8005276:	430a      	orrs	r2, r1
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005278:	041b      	lsls	r3, r3, #16
  MODIFY_REG(hi2c->Instance->CR2, \
 800527a:	4313      	orrs	r3, r2
 800527c:	2280      	movs	r2, #128	; 0x80
 800527e:	0492      	lsls	r2, r2, #18
 8005280:	4313      	orrs	r3, r2
 8005282:	6043      	str	r3, [r0, #4]
}
 8005284:	e7a9      	b.n	80051da <HAL_I2C_Master_Transmit+0x282>
 8005286:	46c0      	nop			; (mov r8, r8)
 8005288:	fc009800 	.word	0xfc009800
 800528c:	02002000 	.word	0x02002000
 8005290:	fe00e800 	.word	0xfe00e800
 8005294:	01ff2000 	.word	0x01ff2000
 8005298:	fc009c00 	.word	0xfc009c00
 800529c:	01ff0000 	.word	0x01ff0000

080052a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80052a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052a2:	2541      	movs	r5, #65	; 0x41
 80052a4:	5d43      	ldrb	r3, [r0, r5]
{
 80052a6:	000a      	movs	r2, r1
  if (hi2c->State == HAL_I2C_STATE_READY)
 80052a8:	b2de      	uxtb	r6, r3
 80052aa:	2b20      	cmp	r3, #32
 80052ac:	d11b      	bne.n	80052e6 <HAL_I2CEx_ConfigAnalogFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052ae:	2740      	movs	r7, #64	; 0x40
 80052b0:	5dc3      	ldrb	r3, [r0, r7]
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d017      	beq.n	80052e6 <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80052b6:	2101      	movs	r1, #1
    hi2c->State = HAL_I2C_STATE_BUSY;
 80052b8:	2324      	movs	r3, #36	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 80052ba:	468c      	mov	ip, r1
    hi2c->State = HAL_I2C_STATE_BUSY;
 80052bc:	5543      	strb	r3, [r0, r5]
    __HAL_I2C_DISABLE(hi2c);
 80052be:	6803      	ldr	r3, [r0, #0]
 80052c0:	681c      	ldr	r4, [r3, #0]
 80052c2:	438c      	bics	r4, r1
 80052c4:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80052c6:	681c      	ldr	r4, [r3, #0]
 80052c8:	4908      	ldr	r1, [pc, #32]	; (80052ec <HAL_I2CEx_ConfigAnalogFilter+0x4c>)
 80052ca:	400c      	ands	r4, r1
 80052cc:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80052ce:	6819      	ldr	r1, [r3, #0]
 80052d0:	4311      	orrs	r1, r2
 80052d2:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80052d4:	4661      	mov	r1, ip
 80052d6:	681a      	ldr	r2, [r3, #0]
 80052d8:	430a      	orrs	r2, r1
 80052da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052dc:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80052de:	5546      	strb	r6, [r0, r5]
    __HAL_UNLOCK(hi2c);
 80052e0:	55c3      	strb	r3, [r0, r7]

    return HAL_OK;
 80052e2:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 80052e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 80052e6:	2002      	movs	r0, #2
 80052e8:	e7fc      	b.n	80052e4 <HAL_I2CEx_ConfigAnalogFilter+0x44>
 80052ea:	46c0      	nop			; (mov r8, r8)
 80052ec:	ffffefff 	.word	0xffffefff

080052f0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80052f0:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052f2:	2541      	movs	r5, #65	; 0x41
 80052f4:	5d43      	ldrb	r3, [r0, r5]
 80052f6:	b2de      	uxtb	r6, r3
 80052f8:	2b20      	cmp	r3, #32
 80052fa:	d11a      	bne.n	8005332 <HAL_I2CEx_ConfigDigitalFilter+0x42>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052fc:	2740      	movs	r7, #64	; 0x40
 80052fe:	5dc3      	ldrb	r3, [r0, r7]
 8005300:	2b01      	cmp	r3, #1
 8005302:	d016      	beq.n	8005332 <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005304:	2324      	movs	r3, #36	; 0x24
 8005306:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005308:	3b23      	subs	r3, #35	; 0x23
 800530a:	469c      	mov	ip, r3
 800530c:	6804      	ldr	r4, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800530e:	0209      	lsls	r1, r1, #8
    __HAL_I2C_DISABLE(hi2c);
 8005310:	6822      	ldr	r2, [r4, #0]
 8005312:	439a      	bics	r2, r3
 8005314:	6022      	str	r2, [r4, #0]
    tmpreg = hi2c->Instance->CR1;
 8005316:	6822      	ldr	r2, [r4, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8005318:	4b07      	ldr	r3, [pc, #28]	; (8005338 <HAL_I2CEx_ConfigDigitalFilter+0x48>)
 800531a:	401a      	ands	r2, r3
    tmpreg |= DigitalFilter << 8U;
 800531c:	4311      	orrs	r1, r2

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;

    __HAL_I2C_ENABLE(hi2c);
 800531e:	4662      	mov	r2, ip
    hi2c->Instance->CR1 = tmpreg;
 8005320:	6021      	str	r1, [r4, #0]
    __HAL_I2C_ENABLE(hi2c);
 8005322:	6823      	ldr	r3, [r4, #0]
 8005324:	4313      	orrs	r3, r2
 8005326:	6023      	str	r3, [r4, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005328:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800532a:	5546      	strb	r6, [r0, r5]
    __HAL_UNLOCK(hi2c);
 800532c:	55c3      	strb	r3, [r0, r7]

    return HAL_OK;
 800532e:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8005330:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8005332:	2002      	movs	r0, #2
 8005334:	e7fc      	b.n	8005330 <HAL_I2CEx_ConfigDigitalFilter+0x40>
 8005336:	46c0      	nop			; (mov r8, r8)
 8005338:	fffff0ff 	.word	0xfffff0ff

0800533c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800533c:	b570      	push	{r4, r5, r6, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800533e:	4c13      	ldr	r4, [pc, #76]	; (800538c <HAL_PWREx_ControlVoltageScaling+0x50>)
 8005340:	4a13      	ldr	r2, [pc, #76]	; (8005390 <HAL_PWREx_ControlVoltageScaling+0x54>)
 8005342:	6823      	ldr	r3, [r4, #0]
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8005344:	2500      	movs	r5, #0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8005346:	4013      	ands	r3, r2
 8005348:	4303      	orrs	r3, r0
 800534a:	6023      	str	r3, [r4, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800534c:	2380      	movs	r3, #128	; 0x80
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	4298      	cmp	r0, r3
 8005352:	d001      	beq.n	8005358 <HAL_PWREx_ControlVoltageScaling+0x1c>
}
 8005354:	0028      	movs	r0, r5
 8005356:	bd70      	pop	{r4, r5, r6, pc}
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8005358:	4b0e      	ldr	r3, [pc, #56]	; (8005394 <HAL_PWREx_ControlVoltageScaling+0x58>)
 800535a:	490f      	ldr	r1, [pc, #60]	; (8005398 <HAL_PWREx_ControlVoltageScaling+0x5c>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	0058      	lsls	r0, r3, #1
 8005360:	18c0      	adds	r0, r0, r3
 8005362:	0040      	lsls	r0, r0, #1
 8005364:	f7fa feea 	bl	800013c <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005368:	2280      	movs	r2, #128	; 0x80
 800536a:	6963      	ldr	r3, [r4, #20]
 800536c:	00d2      	lsls	r2, r2, #3
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800536e:	3001      	adds	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005370:	4213      	tst	r3, r2
 8005372:	d102      	bne.n	800537a <HAL_PWREx_ControlVoltageScaling+0x3e>
 8005374:	e7ee      	b.n	8005354 <HAL_PWREx_ControlVoltageScaling+0x18>
      if (wait_loop_index != 0U)
 8005376:	2800      	cmp	r0, #0
 8005378:	d005      	beq.n	8005386 <HAL_PWREx_ControlVoltageScaling+0x4a>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800537a:	6963      	ldr	r3, [r4, #20]
        wait_loop_index--;
 800537c:	3801      	subs	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800537e:	4213      	tst	r3, r2
 8005380:	d1f9      	bne.n	8005376 <HAL_PWREx_ControlVoltageScaling+0x3a>
  return HAL_OK;
 8005382:	2500      	movs	r5, #0
 8005384:	e7e6      	b.n	8005354 <HAL_PWREx_ControlVoltageScaling+0x18>
        return HAL_TIMEOUT;
 8005386:	2503      	movs	r5, #3
 8005388:	e7e4      	b.n	8005354 <HAL_PWREx_ControlVoltageScaling+0x18>
 800538a:	46c0      	nop			; (mov r8, r8)
 800538c:	40007000 	.word	0x40007000
 8005390:	fffff9ff 	.word	0xfffff9ff
 8005394:	20000000 	.word	0x20000000
 8005398:	000f4240 	.word	0x000f4240

0800539c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800539c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800539e:	46ce      	mov	lr, r9
 80053a0:	4647      	mov	r7, r8
 80053a2:	b580      	push	{r7, lr}
 80053a4:	0004      	movs	r4, r0
 80053a6:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80053a8:	2800      	cmp	r0, #0
 80053aa:	d100      	bne.n	80053ae <HAL_RCC_OscConfig+0x12>
 80053ac:	e0f5      	b.n	800559a <HAL_RCC_OscConfig+0x1fe>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053ae:	6803      	ldr	r3, [r0, #0]
 80053b0:	07da      	lsls	r2, r3, #31
 80053b2:	d531      	bpl.n	8005418 <HAL_RCC_OscConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053b4:	2238      	movs	r2, #56	; 0x38
 80053b6:	49c8      	ldr	r1, [pc, #800]	; (80056d8 <HAL_RCC_OscConfig+0x33c>)
 80053b8:	6888      	ldr	r0, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80053ba:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053bc:	4002      	ands	r2, r0

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80053be:	2a10      	cmp	r2, #16
 80053c0:	d100      	bne.n	80053c4 <HAL_RCC_OscConfig+0x28>
 80053c2:	e0f0      	b.n	80055a6 <HAL_RCC_OscConfig+0x20a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80053c4:	2a08      	cmp	r2, #8
 80053c6:	d100      	bne.n	80053ca <HAL_RCC_OscConfig+0x2e>
 80053c8:	e0f1      	b.n	80055ae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053ca:	2280      	movs	r2, #128	; 0x80
 80053cc:	6863      	ldr	r3, [r4, #4]
 80053ce:	0252      	lsls	r2, r2, #9
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d100      	bne.n	80053d6 <HAL_RCC_OscConfig+0x3a>
 80053d4:	e0fe      	b.n	80055d4 <HAL_RCC_OscConfig+0x238>
 80053d6:	21a0      	movs	r1, #160	; 0xa0
 80053d8:	02c9      	lsls	r1, r1, #11
 80053da:	428b      	cmp	r3, r1
 80053dc:	d100      	bne.n	80053e0 <HAL_RCC_OscConfig+0x44>
 80053de:	e1d9      	b.n	8005794 <HAL_RCC_OscConfig+0x3f8>
 80053e0:	4dbd      	ldr	r5, [pc, #756]	; (80056d8 <HAL_RCC_OscConfig+0x33c>)
 80053e2:	49be      	ldr	r1, [pc, #760]	; (80056dc <HAL_RCC_OscConfig+0x340>)
 80053e4:	682a      	ldr	r2, [r5, #0]
 80053e6:	400a      	ands	r2, r1
 80053e8:	602a      	str	r2, [r5, #0]
 80053ea:	682a      	ldr	r2, [r5, #0]
 80053ec:	49bc      	ldr	r1, [pc, #752]	; (80056e0 <HAL_RCC_OscConfig+0x344>)
 80053ee:	400a      	ands	r2, r1
 80053f0:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d000      	beq.n	80053f8 <HAL_RCC_OscConfig+0x5c>
 80053f6:	e0f1      	b.n	80055dc <HAL_RCC_OscConfig+0x240>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053f8:	f7fe fe40 	bl	800407c <HAL_GetTick>

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80053fc:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 80053fe:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005400:	02bf      	lsls	r7, r7, #10
 8005402:	e005      	b.n	8005410 <HAL_RCC_OscConfig+0x74>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005404:	f7fe fe3a 	bl	800407c <HAL_GetTick>
 8005408:	1b80      	subs	r0, r0, r6
 800540a:	2864      	cmp	r0, #100	; 0x64
 800540c:	d900      	bls.n	8005410 <HAL_RCC_OscConfig+0x74>
 800540e:	e139      	b.n	8005684 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005410:	682b      	ldr	r3, [r5, #0]
 8005412:	423b      	tst	r3, r7
 8005414:	d1f6      	bne.n	8005404 <HAL_RCC_OscConfig+0x68>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005416:	6823      	ldr	r3, [r4, #0]
 8005418:	079a      	lsls	r2, r3, #30
 800541a:	d52c      	bpl.n	8005476 <HAL_RCC_OscConfig+0xda>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800541c:	2338      	movs	r3, #56	; 0x38
 800541e:	4aae      	ldr	r2, [pc, #696]	; (80056d8 <HAL_RCC_OscConfig+0x33c>)
 8005420:	6891      	ldr	r1, [r2, #8]
 8005422:	400b      	ands	r3, r1
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005424:	68d1      	ldr	r1, [r2, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8005426:	2b10      	cmp	r3, #16
 8005428:	d100      	bne.n	800542c <HAL_RCC_OscConfig+0x90>
 800542a:	e0e8      	b.n	80055fe <HAL_RCC_OscConfig+0x262>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800542c:	2b00      	cmp	r3, #0
 800542e:	d000      	beq.n	8005432 <HAL_RCC_OscConfig+0x96>
 8005430:	e0ea      	b.n	8005608 <HAL_RCC_OscConfig+0x26c>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005432:	6813      	ldr	r3, [r2, #0]
 8005434:	055b      	lsls	r3, r3, #21
 8005436:	d500      	bpl.n	800543a <HAL_RCC_OscConfig+0x9e>
 8005438:	e0ab      	b.n	8005592 <HAL_RCC_OscConfig+0x1f6>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800543a:	6851      	ldr	r1, [r2, #4]
 800543c:	6963      	ldr	r3, [r4, #20]
 800543e:	48a9      	ldr	r0, [pc, #676]	; (80056e4 <HAL_RCC_OscConfig+0x348>)
 8005440:	021b      	lsls	r3, r3, #8
 8005442:	4001      	ands	r1, r0
 8005444:	430b      	orrs	r3, r1
 8005446:	6053      	str	r3, [r2, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005448:	4aa3      	ldr	r2, [pc, #652]	; (80056d8 <HAL_RCC_OscConfig+0x33c>)
 800544a:	49a7      	ldr	r1, [pc, #668]	; (80056e8 <HAL_RCC_OscConfig+0x34c>)
 800544c:	6813      	ldr	r3, [r2, #0]
 800544e:	400b      	ands	r3, r1
 8005450:	6921      	ldr	r1, [r4, #16]
 8005452:	430b      	orrs	r3, r1
 8005454:	6013      	str	r3, [r2, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8005456:	6813      	ldr	r3, [r2, #0]
 8005458:	4aa4      	ldr	r2, [pc, #656]	; (80056ec <HAL_RCC_OscConfig+0x350>)
 800545a:	049b      	lsls	r3, r3, #18
 800545c:	0f5b      	lsrs	r3, r3, #29
 800545e:	40da      	lsrs	r2, r3
 8005460:	0013      	movs	r3, r2
 8005462:	4aa3      	ldr	r2, [pc, #652]	; (80056f0 <HAL_RCC_OscConfig+0x354>)
 8005464:	6013      	str	r3, [r2, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005466:	4ba3      	ldr	r3, [pc, #652]	; (80056f4 <HAL_RCC_OscConfig+0x358>)
 8005468:	6818      	ldr	r0, [r3, #0]
 800546a:	f7fe fdc1 	bl	8003ff0 <HAL_InitTick>
 800546e:	2800      	cmp	r0, #0
 8005470:	d000      	beq.n	8005474 <HAL_RCC_OscConfig+0xd8>
 8005472:	e092      	b.n	800559a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005474:	6823      	ldr	r3, [r4, #0]
 8005476:	071a      	lsls	r2, r3, #28
 8005478:	d46d      	bmi.n	8005556 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800547a:	075b      	lsls	r3, r3, #29
 800547c:	d545      	bpl.n	800550a <HAL_RCC_OscConfig+0x16e>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800547e:	2338      	movs	r3, #56	; 0x38
 8005480:	4a95      	ldr	r2, [pc, #596]	; (80056d8 <HAL_RCC_OscConfig+0x33c>)
 8005482:	6891      	ldr	r1, [r2, #8]
 8005484:	400b      	ands	r3, r1
 8005486:	2b20      	cmp	r3, #32
 8005488:	d100      	bne.n	800548c <HAL_RCC_OscConfig+0xf0>
 800548a:	e0e3      	b.n	8005654 <HAL_RCC_OscConfig+0x2b8>
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800548c:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800548e:	2000      	movs	r0, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005490:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8005492:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8005494:	4681      	mov	r9, r0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005496:	4219      	tst	r1, r3
 8005498:	d108      	bne.n	80054ac <HAL_RCC_OscConfig+0x110>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800549a:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800549c:	4319      	orrs	r1, r3
 800549e:	63d1      	str	r1, [r2, #60]	; 0x3c
 80054a0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80054a2:	4013      	ands	r3, r2
 80054a4:	9301      	str	r3, [sp, #4]
 80054a6:	9b01      	ldr	r3, [sp, #4]
        pwrclkchanged = SET;
 80054a8:	2301      	movs	r3, #1
 80054aa:	4699      	mov	r9, r3
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80054ac:	2780      	movs	r7, #128	; 0x80
 80054ae:	4e92      	ldr	r6, [pc, #584]	; (80056f8 <HAL_RCC_OscConfig+0x35c>)
 80054b0:	007f      	lsls	r7, r7, #1
 80054b2:	6833      	ldr	r3, [r6, #0]
 80054b4:	423b      	tst	r3, r7
 80054b6:	d100      	bne.n	80054ba <HAL_RCC_OscConfig+0x11e>
 80054b8:	e0d5      	b.n	8005666 <HAL_RCC_OscConfig+0x2ca>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054ba:	68a3      	ldr	r3, [r4, #8]
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d100      	bne.n	80054c2 <HAL_RCC_OscConfig+0x126>
 80054c0:	e124      	b.n	800570c <HAL_RCC_OscConfig+0x370>
 80054c2:	2b05      	cmp	r3, #5
 80054c4:	d100      	bne.n	80054c8 <HAL_RCC_OscConfig+0x12c>
 80054c6:	e1c4      	b.n	8005852 <HAL_RCC_OscConfig+0x4b6>
 80054c8:	2101      	movs	r1, #1
 80054ca:	4e83      	ldr	r6, [pc, #524]	; (80056d8 <HAL_RCC_OscConfig+0x33c>)
 80054cc:	6df2      	ldr	r2, [r6, #92]	; 0x5c
 80054ce:	438a      	bics	r2, r1
 80054d0:	65f2      	str	r2, [r6, #92]	; 0x5c
 80054d2:	6df2      	ldr	r2, [r6, #92]	; 0x5c
 80054d4:	3103      	adds	r1, #3
 80054d6:	438a      	bics	r2, r1
 80054d8:	65f2      	str	r2, [r6, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d000      	beq.n	80054e0 <HAL_RCC_OscConfig+0x144>
 80054de:	e119      	b.n	8005714 <HAL_RCC_OscConfig+0x378>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054e0:	f7fe fdcc 	bl	800407c <HAL_GetTick>

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80054e4:	2302      	movs	r3, #2
        tickstart = HAL_GetTick();
 80054e6:	0007      	movs	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80054e8:	4698      	mov	r8, r3
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054ea:	4d84      	ldr	r5, [pc, #528]	; (80056fc <HAL_RCC_OscConfig+0x360>)
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80054ec:	e005      	b.n	80054fa <HAL_RCC_OscConfig+0x15e>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054ee:	f7fe fdc5 	bl	800407c <HAL_GetTick>
 80054f2:	1bc0      	subs	r0, r0, r7
 80054f4:	42a8      	cmp	r0, r5
 80054f6:	d900      	bls.n	80054fa <HAL_RCC_OscConfig+0x15e>
 80054f8:	e0c4      	b.n	8005684 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80054fa:	4642      	mov	r2, r8
 80054fc:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 80054fe:	421a      	tst	r2, r3
 8005500:	d1f5      	bne.n	80054ee <HAL_RCC_OscConfig+0x152>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005502:	464b      	mov	r3, r9
 8005504:	2b01      	cmp	r3, #1
 8005506:	d100      	bne.n	800550a <HAL_RCC_OscConfig+0x16e>
 8005508:	e15d      	b.n	80057c6 <HAL_RCC_OscConfig+0x42a>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800550a:	69e3      	ldr	r3, [r4, #28]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d020      	beq.n	8005552 <HAL_RCC_OscConfig+0x1b6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005510:	2238      	movs	r2, #56	; 0x38
 8005512:	4d71      	ldr	r5, [pc, #452]	; (80056d8 <HAL_RCC_OscConfig+0x33c>)
 8005514:	68a9      	ldr	r1, [r5, #8]
 8005516:	400a      	ands	r2, r1
 8005518:	2a10      	cmp	r2, #16
 800551a:	d100      	bne.n	800551e <HAL_RCC_OscConfig+0x182>
 800551c:	e10c      	b.n	8005738 <HAL_RCC_OscConfig+0x39c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800551e:	2b02      	cmp	r3, #2
 8005520:	d100      	bne.n	8005524 <HAL_RCC_OscConfig+0x188>
 8005522:	e156      	b.n	80057d2 <HAL_RCC_OscConfig+0x436>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005524:	682b      	ldr	r3, [r5, #0]
 8005526:	4a76      	ldr	r2, [pc, #472]	; (8005700 <HAL_RCC_OscConfig+0x364>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005528:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 800552a:	4013      	ands	r3, r2
 800552c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800552e:	f7fe fda5 	bl	800407c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005532:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 8005534:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005536:	e005      	b.n	8005544 <HAL_RCC_OscConfig+0x1a8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005538:	f7fe fda0 	bl	800407c <HAL_GetTick>
 800553c:	1b00      	subs	r0, r0, r4
 800553e:	2802      	cmp	r0, #2
 8005540:	d900      	bls.n	8005544 <HAL_RCC_OscConfig+0x1a8>
 8005542:	e09f      	b.n	8005684 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005544:	682b      	ldr	r3, [r5, #0]
 8005546:	4233      	tst	r3, r6
 8005548:	d1f6      	bne.n	8005538 <HAL_RCC_OscConfig+0x19c>
            return HAL_TIMEOUT;
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800554a:	68eb      	ldr	r3, [r5, #12]
 800554c:	4a6d      	ldr	r2, [pc, #436]	; (8005704 <HAL_RCC_OscConfig+0x368>)
 800554e:	4013      	ands	r3, r2
 8005550:	60eb      	str	r3, [r5, #12]
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8005552:	2000      	movs	r0, #0
 8005554:	e022      	b.n	800559c <HAL_RCC_OscConfig+0x200>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005556:	2238      	movs	r2, #56	; 0x38
 8005558:	4d5f      	ldr	r5, [pc, #380]	; (80056d8 <HAL_RCC_OscConfig+0x33c>)
 800555a:	68a9      	ldr	r1, [r5, #8]
 800555c:	400a      	ands	r2, r1
 800555e:	2a18      	cmp	r2, #24
 8005560:	d02f      	beq.n	80055c2 <HAL_RCC_OscConfig+0x226>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005562:	69a3      	ldr	r3, [r4, #24]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d100      	bne.n	800556a <HAL_RCC_OscConfig+0x1ce>
 8005568:	e08e      	b.n	8005688 <HAL_RCC_OscConfig+0x2ec>
        __HAL_RCC_LSI_ENABLE();
 800556a:	2201      	movs	r2, #1
 800556c:	6e2b      	ldr	r3, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800556e:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8005570:	4313      	orrs	r3, r2
 8005572:	662b      	str	r3, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 8005574:	f7fe fd82 	bl	800407c <HAL_GetTick>
 8005578:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800557a:	e005      	b.n	8005588 <HAL_RCC_OscConfig+0x1ec>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800557c:	f7fe fd7e 	bl	800407c <HAL_GetTick>
 8005580:	1b80      	subs	r0, r0, r6
 8005582:	2802      	cmp	r0, #2
 8005584:	d900      	bls.n	8005588 <HAL_RCC_OscConfig+0x1ec>
 8005586:	e07d      	b.n	8005684 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005588:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 800558a:	421f      	tst	r7, r3
 800558c:	d0f6      	beq.n	800557c <HAL_RCC_OscConfig+0x1e0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800558e:	6823      	ldr	r3, [r4, #0]
 8005590:	e773      	b.n	800547a <HAL_RCC_OscConfig+0xde>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005592:	68e3      	ldr	r3, [r4, #12]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d000      	beq.n	800559a <HAL_RCC_OscConfig+0x1fe>
 8005598:	e74f      	b.n	800543a <HAL_RCC_OscConfig+0x9e>
    return HAL_ERROR;
 800559a:	2001      	movs	r0, #1
}
 800559c:	b003      	add	sp, #12
 800559e:	bcc0      	pop	{r6, r7}
 80055a0:	46b9      	mov	r9, r7
 80055a2:	46b0      	mov	r8, r6
 80055a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80055a6:	43c9      	mvns	r1, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80055a8:	078a      	lsls	r2, r1, #30
 80055aa:	d000      	beq.n	80055ae <HAL_RCC_OscConfig+0x212>
 80055ac:	e70d      	b.n	80053ca <HAL_RCC_OscConfig+0x2e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055ae:	4a4a      	ldr	r2, [pc, #296]	; (80056d8 <HAL_RCC_OscConfig+0x33c>)
 80055b0:	6812      	ldr	r2, [r2, #0]
 80055b2:	0392      	lsls	r2, r2, #14
 80055b4:	d400      	bmi.n	80055b8 <HAL_RCC_OscConfig+0x21c>
 80055b6:	e72f      	b.n	8005418 <HAL_RCC_OscConfig+0x7c>
 80055b8:	6862      	ldr	r2, [r4, #4]
 80055ba:	2a00      	cmp	r2, #0
 80055bc:	d000      	beq.n	80055c0 <HAL_RCC_OscConfig+0x224>
 80055be:	e72b      	b.n	8005418 <HAL_RCC_OscConfig+0x7c>
 80055c0:	e7eb      	b.n	800559a <HAL_RCC_OscConfig+0x1fe>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80055c2:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 80055c4:	0792      	lsls	r2, r2, #30
 80055c6:	d400      	bmi.n	80055ca <HAL_RCC_OscConfig+0x22e>
 80055c8:	e757      	b.n	800547a <HAL_RCC_OscConfig+0xde>
 80055ca:	69a2      	ldr	r2, [r4, #24]
 80055cc:	2a00      	cmp	r2, #0
 80055ce:	d000      	beq.n	80055d2 <HAL_RCC_OscConfig+0x236>
 80055d0:	e753      	b.n	800547a <HAL_RCC_OscConfig+0xde>
 80055d2:	e7e2      	b.n	800559a <HAL_RCC_OscConfig+0x1fe>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055d4:	4a40      	ldr	r2, [pc, #256]	; (80056d8 <HAL_RCC_OscConfig+0x33c>)
 80055d6:	6811      	ldr	r1, [r2, #0]
 80055d8:	430b      	orrs	r3, r1
 80055da:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80055dc:	f7fe fd4e 	bl	800407c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055e0:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80055e2:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055e4:	4f3c      	ldr	r7, [pc, #240]	; (80056d8 <HAL_RCC_OscConfig+0x33c>)
 80055e6:	02b6      	lsls	r6, r6, #10
 80055e8:	e004      	b.n	80055f4 <HAL_RCC_OscConfig+0x258>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055ea:	f7fe fd47 	bl	800407c <HAL_GetTick>
 80055ee:	1b40      	subs	r0, r0, r5
 80055f0:	2864      	cmp	r0, #100	; 0x64
 80055f2:	d847      	bhi.n	8005684 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	4233      	tst	r3, r6
 80055f8:	d0f7      	beq.n	80055ea <HAL_RCC_OscConfig+0x24e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055fa:	6823      	ldr	r3, [r4, #0]
 80055fc:	e70c      	b.n	8005418 <HAL_RCC_OscConfig+0x7c>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80055fe:	3b0d      	subs	r3, #13
 8005600:	400b      	ands	r3, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8005602:	2b02      	cmp	r3, #2
 8005604:	d100      	bne.n	8005608 <HAL_RCC_OscConfig+0x26c>
 8005606:	e0cf      	b.n	80057a8 <HAL_RCC_OscConfig+0x40c>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005608:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800560a:	4d33      	ldr	r5, [pc, #204]	; (80056d8 <HAL_RCC_OscConfig+0x33c>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800560c:	2b00      	cmp	r3, #0
 800560e:	d04e      	beq.n	80056ae <HAL_RCC_OscConfig+0x312>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005610:	682b      	ldr	r3, [r5, #0]
 8005612:	4a35      	ldr	r2, [pc, #212]	; (80056e8 <HAL_RCC_OscConfig+0x34c>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005614:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005616:	4013      	ands	r3, r2
 8005618:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800561a:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800561c:	4313      	orrs	r3, r2
 800561e:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 8005620:	2380      	movs	r3, #128	; 0x80
 8005622:	682a      	ldr	r2, [r5, #0]
 8005624:	005b      	lsls	r3, r3, #1
 8005626:	4313      	orrs	r3, r2
 8005628:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800562a:	f7fe fd27 	bl	800407c <HAL_GetTick>
 800562e:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005630:	e004      	b.n	800563c <HAL_RCC_OscConfig+0x2a0>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005632:	f7fe fd23 	bl	800407c <HAL_GetTick>
 8005636:	1b80      	subs	r0, r0, r6
 8005638:	2802      	cmp	r0, #2
 800563a:	d823      	bhi.n	8005684 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800563c:	682b      	ldr	r3, [r5, #0]
 800563e:	423b      	tst	r3, r7
 8005640:	d0f7      	beq.n	8005632 <HAL_RCC_OscConfig+0x296>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005642:	686a      	ldr	r2, [r5, #4]
 8005644:	6963      	ldr	r3, [r4, #20]
 8005646:	4927      	ldr	r1, [pc, #156]	; (80056e4 <HAL_RCC_OscConfig+0x348>)
 8005648:	021b      	lsls	r3, r3, #8
 800564a:	400a      	ands	r2, r1
 800564c:	4313      	orrs	r3, r2
 800564e:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005650:	6823      	ldr	r3, [r4, #0]
 8005652:	e710      	b.n	8005476 <HAL_RCC_OscConfig+0xda>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8005654:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8005656:	079b      	lsls	r3, r3, #30
 8005658:	d400      	bmi.n	800565c <HAL_RCC_OscConfig+0x2c0>
 800565a:	e756      	b.n	800550a <HAL_RCC_OscConfig+0x16e>
 800565c:	68a3      	ldr	r3, [r4, #8]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d000      	beq.n	8005664 <HAL_RCC_OscConfig+0x2c8>
 8005662:	e752      	b.n	800550a <HAL_RCC_OscConfig+0x16e>
 8005664:	e799      	b.n	800559a <HAL_RCC_OscConfig+0x1fe>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005666:	6833      	ldr	r3, [r6, #0]
 8005668:	433b      	orrs	r3, r7
 800566a:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800566c:	f7fe fd06 	bl	800407c <HAL_GetTick>
 8005670:	0005      	movs	r5, r0
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005672:	6833      	ldr	r3, [r6, #0]
 8005674:	423b      	tst	r3, r7
 8005676:	d000      	beq.n	800567a <HAL_RCC_OscConfig+0x2de>
 8005678:	e71f      	b.n	80054ba <HAL_RCC_OscConfig+0x11e>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800567a:	f7fe fcff 	bl	800407c <HAL_GetTick>
 800567e:	1b40      	subs	r0, r0, r5
 8005680:	2802      	cmp	r0, #2
 8005682:	d9f6      	bls.n	8005672 <HAL_RCC_OscConfig+0x2d6>
            return HAL_TIMEOUT;
 8005684:	2003      	movs	r0, #3
 8005686:	e789      	b.n	800559c <HAL_RCC_OscConfig+0x200>
        __HAL_RCC_LSI_DISABLE();
 8005688:	2201      	movs	r2, #1
 800568a:	6e2b      	ldr	r3, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800568c:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 800568e:	4393      	bics	r3, r2
 8005690:	662b      	str	r3, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 8005692:	f7fe fcf3 	bl	800407c <HAL_GetTick>
 8005696:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005698:	e004      	b.n	80056a4 <HAL_RCC_OscConfig+0x308>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800569a:	f7fe fcef 	bl	800407c <HAL_GetTick>
 800569e:	1b80      	subs	r0, r0, r6
 80056a0:	2802      	cmp	r0, #2
 80056a2:	d8ef      	bhi.n	8005684 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80056a4:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 80056a6:	421f      	tst	r7, r3
 80056a8:	d1f7      	bne.n	800569a <HAL_RCC_OscConfig+0x2fe>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056aa:	6823      	ldr	r3, [r4, #0]
 80056ac:	e6e5      	b.n	800547a <HAL_RCC_OscConfig+0xde>
        __HAL_RCC_HSI_DISABLE();
 80056ae:	682b      	ldr	r3, [r5, #0]
 80056b0:	4a15      	ldr	r2, [pc, #84]	; (8005708 <HAL_RCC_OscConfig+0x36c>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80056b2:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_DISABLE();
 80056b4:	4013      	ands	r3, r2
 80056b6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80056b8:	f7fe fce0 	bl	800407c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80056bc:	00ff      	lsls	r7, r7, #3
        tickstart = HAL_GetTick();
 80056be:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80056c0:	e004      	b.n	80056cc <HAL_RCC_OscConfig+0x330>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056c2:	f7fe fcdb 	bl	800407c <HAL_GetTick>
 80056c6:	1b80      	subs	r0, r0, r6
 80056c8:	2802      	cmp	r0, #2
 80056ca:	d8db      	bhi.n	8005684 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80056cc:	682b      	ldr	r3, [r5, #0]
 80056ce:	423b      	tst	r3, r7
 80056d0:	d1f7      	bne.n	80056c2 <HAL_RCC_OscConfig+0x326>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056d2:	6823      	ldr	r3, [r4, #0]
 80056d4:	e6cf      	b.n	8005476 <HAL_RCC_OscConfig+0xda>
 80056d6:	46c0      	nop			; (mov r8, r8)
 80056d8:	40021000 	.word	0x40021000
 80056dc:	fffeffff 	.word	0xfffeffff
 80056e0:	fffbffff 	.word	0xfffbffff
 80056e4:	ffff80ff 	.word	0xffff80ff
 80056e8:	ffffc7ff 	.word	0xffffc7ff
 80056ec:	00f42400 	.word	0x00f42400
 80056f0:	20000000 	.word	0x20000000
 80056f4:	20000008 	.word	0x20000008
 80056f8:	40007000 	.word	0x40007000
 80056fc:	00001388 	.word	0x00001388
 8005700:	feffffff 	.word	0xfeffffff
 8005704:	eefefffc 	.word	0xeefefffc
 8005708:	fffffeff 	.word	0xfffffeff
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800570c:	4956      	ldr	r1, [pc, #344]	; (8005868 <HAL_RCC_OscConfig+0x4cc>)
 800570e:	6dca      	ldr	r2, [r1, #92]	; 0x5c
 8005710:	4313      	orrs	r3, r2
 8005712:	65cb      	str	r3, [r1, #92]	; 0x5c
        tickstart = HAL_GetTick();
 8005714:	f7fe fcb2 	bl	800407c <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005718:	4b53      	ldr	r3, [pc, #332]	; (8005868 <HAL_RCC_OscConfig+0x4cc>)
        tickstart = HAL_GetTick();
 800571a:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800571c:	4698      	mov	r8, r3
 800571e:	2702      	movs	r7, #2
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005720:	4d52      	ldr	r5, [pc, #328]	; (800586c <HAL_RCC_OscConfig+0x4d0>)
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005722:	e004      	b.n	800572e <HAL_RCC_OscConfig+0x392>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005724:	f7fe fcaa 	bl	800407c <HAL_GetTick>
 8005728:	1b80      	subs	r0, r0, r6
 800572a:	42a8      	cmp	r0, r5
 800572c:	d8aa      	bhi.n	8005684 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800572e:	4643      	mov	r3, r8
 8005730:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005732:	421f      	tst	r7, r3
 8005734:	d0f6      	beq.n	8005724 <HAL_RCC_OscConfig+0x388>
 8005736:	e6e4      	b.n	8005502 <HAL_RCC_OscConfig+0x166>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005738:	2b01      	cmp	r3, #1
 800573a:	d100      	bne.n	800573e <HAL_RCC_OscConfig+0x3a2>
 800573c:	e72d      	b.n	800559a <HAL_RCC_OscConfig+0x1fe>
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800573e:	2303      	movs	r3, #3
        temp_pllckcfg = RCC->PLLCFGR;
 8005740:	68ea      	ldr	r2, [r5, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005742:	6a21      	ldr	r1, [r4, #32]
 8005744:	4013      	ands	r3, r2
 8005746:	428b      	cmp	r3, r1
 8005748:	d000      	beq.n	800574c <HAL_RCC_OscConfig+0x3b0>
 800574a:	e726      	b.n	800559a <HAL_RCC_OscConfig+0x1fe>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800574c:	2370      	movs	r3, #112	; 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800574e:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005750:	4013      	ands	r3, r2
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005752:	428b      	cmp	r3, r1
 8005754:	d000      	beq.n	8005758 <HAL_RCC_OscConfig+0x3bc>
 8005756:	e720      	b.n	800559a <HAL_RCC_OscConfig+0x1fe>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005758:	21fe      	movs	r1, #254	; 0xfe
 800575a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800575c:	01c9      	lsls	r1, r1, #7
 800575e:	4011      	ands	r1, r2
 8005760:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005762:	4299      	cmp	r1, r3
 8005764:	d000      	beq.n	8005768 <HAL_RCC_OscConfig+0x3cc>
 8005766:	e718      	b.n	800559a <HAL_RCC_OscConfig+0x1fe>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005768:	23f8      	movs	r3, #248	; 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800576a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800576c:	039b      	lsls	r3, r3, #14
 800576e:	4013      	ands	r3, r2
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005770:	428b      	cmp	r3, r1
 8005772:	d000      	beq.n	8005776 <HAL_RCC_OscConfig+0x3da>
 8005774:	e711      	b.n	800559a <HAL_RCC_OscConfig+0x1fe>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005776:	23e0      	movs	r3, #224	; 0xe0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005778:	6b21      	ldr	r1, [r4, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800577a:	051b      	lsls	r3, r3, #20
 800577c:	4013      	ands	r3, r2
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800577e:	428b      	cmp	r3, r1
 8005780:	d000      	beq.n	8005784 <HAL_RCC_OscConfig+0x3e8>
 8005782:	e70a      	b.n	800559a <HAL_RCC_OscConfig+0x1fe>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005784:	6b63      	ldr	r3, [r4, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005786:	0f52      	lsrs	r2, r2, #29
 8005788:	0752      	lsls	r2, r2, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800578a:	429a      	cmp	r2, r3
 800578c:	d000      	beq.n	8005790 <HAL_RCC_OscConfig+0x3f4>
 800578e:	e704      	b.n	800559a <HAL_RCC_OscConfig+0x1fe>
  return HAL_OK;
 8005790:	2000      	movs	r0, #0
 8005792:	e703      	b.n	800559c <HAL_RCC_OscConfig+0x200>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005794:	2180      	movs	r1, #128	; 0x80
 8005796:	4b34      	ldr	r3, [pc, #208]	; (8005868 <HAL_RCC_OscConfig+0x4cc>)
 8005798:	02c9      	lsls	r1, r1, #11
 800579a:	6818      	ldr	r0, [r3, #0]
 800579c:	4301      	orrs	r1, r0
 800579e:	6019      	str	r1, [r3, #0]
 80057a0:	6819      	ldr	r1, [r3, #0]
 80057a2:	430a      	orrs	r2, r1
 80057a4:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80057a6:	e719      	b.n	80055dc <HAL_RCC_OscConfig+0x240>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057a8:	6813      	ldr	r3, [r2, #0]
 80057aa:	055b      	lsls	r3, r3, #21
 80057ac:	d503      	bpl.n	80057b6 <HAL_RCC_OscConfig+0x41a>
 80057ae:	68e3      	ldr	r3, [r4, #12]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d100      	bne.n	80057b6 <HAL_RCC_OscConfig+0x41a>
 80057b4:	e6f1      	b.n	800559a <HAL_RCC_OscConfig+0x1fe>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057b6:	6851      	ldr	r1, [r2, #4]
 80057b8:	6963      	ldr	r3, [r4, #20]
 80057ba:	482d      	ldr	r0, [pc, #180]	; (8005870 <HAL_RCC_OscConfig+0x4d4>)
 80057bc:	021b      	lsls	r3, r3, #8
 80057be:	4001      	ands	r1, r0
 80057c0:	430b      	orrs	r3, r1
 80057c2:	6053      	str	r3, [r2, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80057c4:	e64f      	b.n	8005466 <HAL_RCC_OscConfig+0xca>
        __HAL_RCC_PWR_CLK_DISABLE();
 80057c6:	4a28      	ldr	r2, [pc, #160]	; (8005868 <HAL_RCC_OscConfig+0x4cc>)
 80057c8:	492a      	ldr	r1, [pc, #168]	; (8005874 <HAL_RCC_OscConfig+0x4d8>)
 80057ca:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80057cc:	400b      	ands	r3, r1
 80057ce:	63d3      	str	r3, [r2, #60]	; 0x3c
 80057d0:	e69b      	b.n	800550a <HAL_RCC_OscConfig+0x16e>
        __HAL_RCC_PLL_DISABLE();
 80057d2:	682b      	ldr	r3, [r5, #0]
 80057d4:	4a28      	ldr	r2, [pc, #160]	; (8005878 <HAL_RCC_OscConfig+0x4dc>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057d6:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80057d8:	4013      	ands	r3, r2
 80057da:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80057dc:	f7fe fc4e 	bl	800407c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057e0:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 80057e2:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057e4:	e005      	b.n	80057f2 <HAL_RCC_OscConfig+0x456>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057e6:	f7fe fc49 	bl	800407c <HAL_GetTick>
 80057ea:	1b80      	subs	r0, r0, r6
 80057ec:	2802      	cmp	r0, #2
 80057ee:	d900      	bls.n	80057f2 <HAL_RCC_OscConfig+0x456>
 80057f0:	e748      	b.n	8005684 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057f2:	682b      	ldr	r3, [r5, #0]
 80057f4:	423b      	tst	r3, r7
 80057f6:	d1f6      	bne.n	80057e6 <HAL_RCC_OscConfig+0x44a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80057f8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80057fa:	6a23      	ldr	r3, [r4, #32]
 80057fc:	68ea      	ldr	r2, [r5, #12]
 80057fe:	430b      	orrs	r3, r1
 8005800:	491e      	ldr	r1, [pc, #120]	; (800587c <HAL_RCC_OscConfig+0x4e0>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005802:	4e19      	ldr	r6, [pc, #100]	; (8005868 <HAL_RCC_OscConfig+0x4cc>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005804:	400a      	ands	r2, r1
 8005806:	4313      	orrs	r3, r2
 8005808:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800580a:	4313      	orrs	r3, r2
 800580c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800580e:	4313      	orrs	r3, r2
 8005810:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8005812:	4313      	orrs	r3, r2
 8005814:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005816:	0212      	lsls	r2, r2, #8
 8005818:	4313      	orrs	r3, r2
 800581a:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 800581c:	2380      	movs	r3, #128	; 0x80
 800581e:	682a      	ldr	r2, [r5, #0]
 8005820:	045b      	lsls	r3, r3, #17
 8005822:	4313      	orrs	r3, r2
 8005824:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005826:	2380      	movs	r3, #128	; 0x80
 8005828:	68ea      	ldr	r2, [r5, #12]
 800582a:	055b      	lsls	r3, r3, #21
 800582c:	4313      	orrs	r3, r2
 800582e:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8005830:	f7fe fc24 	bl	800407c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005834:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8005836:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005838:	04ad      	lsls	r5, r5, #18
 800583a:	e005      	b.n	8005848 <HAL_RCC_OscConfig+0x4ac>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800583c:	f7fe fc1e 	bl	800407c <HAL_GetTick>
 8005840:	1b00      	subs	r0, r0, r4
 8005842:	2802      	cmp	r0, #2
 8005844:	d900      	bls.n	8005848 <HAL_RCC_OscConfig+0x4ac>
 8005846:	e71d      	b.n	8005684 <HAL_RCC_OscConfig+0x2e8>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005848:	6833      	ldr	r3, [r6, #0]
 800584a:	422b      	tst	r3, r5
 800584c:	d0f6      	beq.n	800583c <HAL_RCC_OscConfig+0x4a0>
  return HAL_OK;
 800584e:	2000      	movs	r0, #0
 8005850:	e6a4      	b.n	800559c <HAL_RCC_OscConfig+0x200>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005852:	2104      	movs	r1, #4
 8005854:	4b04      	ldr	r3, [pc, #16]	; (8005868 <HAL_RCC_OscConfig+0x4cc>)
 8005856:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005858:	430a      	orrs	r2, r1
 800585a:	65da      	str	r2, [r3, #92]	; 0x5c
 800585c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800585e:	3903      	subs	r1, #3
 8005860:	430a      	orrs	r2, r1
 8005862:	65da      	str	r2, [r3, #92]	; 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005864:	e756      	b.n	8005714 <HAL_RCC_OscConfig+0x378>
 8005866:	46c0      	nop			; (mov r8, r8)
 8005868:	40021000 	.word	0x40021000
 800586c:	00001388 	.word	0x00001388
 8005870:	ffff80ff 	.word	0xffff80ff
 8005874:	efffffff 	.word	0xefffffff
 8005878:	feffffff 	.word	0xfeffffff
 800587c:	11c1808c 	.word	0x11c1808c

08005880 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005880:	2338      	movs	r3, #56	; 0x38
 8005882:	4a20      	ldr	r2, [pc, #128]	; (8005904 <HAL_RCC_GetSysClockFreq+0x84>)
{
 8005884:	b510      	push	{r4, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005886:	6891      	ldr	r1, [r2, #8]
 8005888:	420b      	tst	r3, r1
 800588a:	d105      	bne.n	8005898 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800588c:	6813      	ldr	r3, [r2, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800588e:	481e      	ldr	r0, [pc, #120]	; (8005908 <HAL_RCC_GetSysClockFreq+0x88>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005890:	049b      	lsls	r3, r3, #18
 8005892:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005894:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 8005896:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005898:	6891      	ldr	r1, [r2, #8]
 800589a:	4019      	ands	r1, r3
 800589c:	2908      	cmp	r1, #8
 800589e:	d011      	beq.n	80058c4 <HAL_RCC_GetSysClockFreq+0x44>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80058a0:	6891      	ldr	r1, [r2, #8]
 80058a2:	4019      	ands	r1, r3
 80058a4:	2910      	cmp	r1, #16
 80058a6:	d00f      	beq.n	80058c8 <HAL_RCC_GetSysClockFreq+0x48>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80058a8:	6891      	ldr	r1, [r2, #8]
 80058aa:	4019      	ands	r1, r3
 80058ac:	2920      	cmp	r1, #32
 80058ae:	d021      	beq.n	80058f4 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80058b0:	6890      	ldr	r0, [r2, #8]
 80058b2:	4018      	ands	r0, r3
    sysclockfreq = 0U;
 80058b4:	3818      	subs	r0, #24
 80058b6:	4243      	negs	r3, r0
 80058b8:	4158      	adcs	r0, r3
 80058ba:	23fa      	movs	r3, #250	; 0xfa
 80058bc:	4240      	negs	r0, r0
 80058be:	01db      	lsls	r3, r3, #7
 80058c0:	4018      	ands	r0, r3
 80058c2:	e7e8      	b.n	8005896 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = HSE_VALUE;
 80058c4:	4811      	ldr	r0, [pc, #68]	; (800590c <HAL_RCC_GetSysClockFreq+0x8c>)
 80058c6:	e7e6      	b.n	8005896 <HAL_RCC_GetSysClockFreq+0x16>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80058c8:	68d3      	ldr	r3, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80058ca:	68d1      	ldr	r1, [r2, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80058cc:	43db      	mvns	r3, r3
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80058ce:	68d0      	ldr	r0, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80058d0:	0649      	lsls	r1, r1, #25
 80058d2:	0f49      	lsrs	r1, r1, #29
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80058d4:	0440      	lsls	r0, r0, #17
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80058d6:	3101      	adds	r1, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80058d8:	0e44      	lsrs	r4, r0, #25
    switch (pllsource)
 80058da:	079b      	lsls	r3, r3, #30
 80058dc:	d00d      	beq.n	80058fa <HAL_RCC_GetSysClockFreq+0x7a>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80058de:	480a      	ldr	r0, [pc, #40]	; (8005908 <HAL_RCC_GetSysClockFreq+0x88>)
 80058e0:	f7fa fc2c 	bl	800013c <__udivsi3>
 80058e4:	4360      	muls	r0, r4
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80058e6:	4b07      	ldr	r3, [pc, #28]	; (8005904 <HAL_RCC_GetSysClockFreq+0x84>)
 80058e8:	68d9      	ldr	r1, [r3, #12]
 80058ea:	0f49      	lsrs	r1, r1, #29
 80058ec:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 80058ee:	f7fa fc25 	bl	800013c <__udivsi3>
  return sysclockfreq;
 80058f2:	e7d0      	b.n	8005896 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSE_VALUE;
 80058f4:	2080      	movs	r0, #128	; 0x80
 80058f6:	0200      	lsls	r0, r0, #8
 80058f8:	e7cd      	b.n	8005896 <HAL_RCC_GetSysClockFreq+0x16>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80058fa:	4804      	ldr	r0, [pc, #16]	; (800590c <HAL_RCC_GetSysClockFreq+0x8c>)
 80058fc:	f7fa fc1e 	bl	800013c <__udivsi3>
 8005900:	4360      	muls	r0, r4
        break;
 8005902:	e7f0      	b.n	80058e6 <HAL_RCC_GetSysClockFreq+0x66>
 8005904:	40021000 	.word	0x40021000
 8005908:	00f42400 	.word	0x00f42400
 800590c:	007a1200 	.word	0x007a1200

08005910 <HAL_RCC_ClockConfig>:
{
 8005910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005912:	46ce      	mov	lr, r9
 8005914:	4647      	mov	r7, r8
 8005916:	0005      	movs	r5, r0
 8005918:	000c      	movs	r4, r1
 800591a:	b580      	push	{r7, lr}
  if (RCC_ClkInitStruct == NULL)
 800591c:	2800      	cmp	r0, #0
 800591e:	d026      	beq.n	800596e <HAL_RCC_ClockConfig+0x5e>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005920:	2207      	movs	r2, #7
 8005922:	4e57      	ldr	r6, [pc, #348]	; (8005a80 <HAL_RCC_ClockConfig+0x170>)
 8005924:	6833      	ldr	r3, [r6, #0]
 8005926:	4013      	ands	r3, r2
 8005928:	428b      	cmp	r3, r1
 800592a:	d35e      	bcc.n	80059ea <HAL_RCC_ClockConfig+0xda>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800592c:	682b      	ldr	r3, [r5, #0]
 800592e:	079a      	lsls	r2, r3, #30
 8005930:	d50e      	bpl.n	8005950 <HAL_RCC_ClockConfig+0x40>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005932:	075a      	lsls	r2, r3, #29
 8005934:	d505      	bpl.n	8005942 <HAL_RCC_ClockConfig+0x32>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005936:	22e0      	movs	r2, #224	; 0xe0
 8005938:	4952      	ldr	r1, [pc, #328]	; (8005a84 <HAL_RCC_ClockConfig+0x174>)
 800593a:	01d2      	lsls	r2, r2, #7
 800593c:	6888      	ldr	r0, [r1, #8]
 800593e:	4302      	orrs	r2, r0
 8005940:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005942:	4950      	ldr	r1, [pc, #320]	; (8005a84 <HAL_RCC_ClockConfig+0x174>)
 8005944:	4850      	ldr	r0, [pc, #320]	; (8005a88 <HAL_RCC_ClockConfig+0x178>)
 8005946:	688a      	ldr	r2, [r1, #8]
 8005948:	4002      	ands	r2, r0
 800594a:	68a8      	ldr	r0, [r5, #8]
 800594c:	4302      	orrs	r2, r0
 800594e:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005950:	07db      	lsls	r3, r3, #31
 8005952:	d52b      	bpl.n	80059ac <HAL_RCC_ClockConfig+0x9c>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005954:	686b      	ldr	r3, [r5, #4]
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005956:	4a4b      	ldr	r2, [pc, #300]	; (8005a84 <HAL_RCC_ClockConfig+0x174>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005958:	2b01      	cmp	r3, #1
 800595a:	d100      	bne.n	800595e <HAL_RCC_ClockConfig+0x4e>
 800595c:	e07c      	b.n	8005a58 <HAL_RCC_ClockConfig+0x148>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800595e:	2b02      	cmp	r3, #2
 8005960:	d007      	beq.n	8005972 <HAL_RCC_ClockConfig+0x62>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005962:	2b00      	cmp	r3, #0
 8005964:	d000      	beq.n	8005968 <HAL_RCC_ClockConfig+0x58>
 8005966:	e07d      	b.n	8005a64 <HAL_RCC_ClockConfig+0x154>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005968:	6812      	ldr	r2, [r2, #0]
 800596a:	0552      	lsls	r2, r2, #21
 800596c:	d404      	bmi.n	8005978 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 800596e:	2001      	movs	r0, #1
 8005970:	e037      	b.n	80059e2 <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005972:	6812      	ldr	r2, [r2, #0]
 8005974:	0192      	lsls	r2, r2, #6
 8005976:	d5fa      	bpl.n	800596e <HAL_RCC_ClockConfig+0x5e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005978:	2107      	movs	r1, #7
 800597a:	4e42      	ldr	r6, [pc, #264]	; (8005a84 <HAL_RCC_ClockConfig+0x174>)
 800597c:	68b2      	ldr	r2, [r6, #8]
 800597e:	438a      	bics	r2, r1
 8005980:	4313      	orrs	r3, r2
 8005982:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8005984:	f7fe fb7a 	bl	800407c <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005988:	2338      	movs	r3, #56	; 0x38
 800598a:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800598c:	4b3f      	ldr	r3, [pc, #252]	; (8005a8c <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 800598e:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005990:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005992:	e004      	b.n	800599e <HAL_RCC_ClockConfig+0x8e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005994:	f7fe fb72 	bl	800407c <HAL_GetTick>
 8005998:	1bc0      	subs	r0, r0, r7
 800599a:	4548      	cmp	r0, r9
 800599c:	d83b      	bhi.n	8005a16 <HAL_RCC_ClockConfig+0x106>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800599e:	4643      	mov	r3, r8
 80059a0:	68b2      	ldr	r2, [r6, #8]
 80059a2:	401a      	ands	r2, r3
 80059a4:	686b      	ldr	r3, [r5, #4]
 80059a6:	00db      	lsls	r3, r3, #3
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d1f3      	bne.n	8005994 <HAL_RCC_ClockConfig+0x84>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80059ac:	2207      	movs	r2, #7
 80059ae:	4e34      	ldr	r6, [pc, #208]	; (8005a80 <HAL_RCC_ClockConfig+0x170>)
 80059b0:	6833      	ldr	r3, [r6, #0]
 80059b2:	4013      	ands	r3, r2
 80059b4:	42a3      	cmp	r3, r4
 80059b6:	d838      	bhi.n	8005a2a <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059b8:	682b      	ldr	r3, [r5, #0]
 80059ba:	075b      	lsls	r3, r3, #29
 80059bc:	d42d      	bmi.n	8005a1a <HAL_RCC_ClockConfig+0x10a>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80059be:	f7ff ff5f 	bl	8005880 <HAL_RCC_GetSysClockFreq>
 80059c2:	4b30      	ldr	r3, [pc, #192]	; (8005a84 <HAL_RCC_ClockConfig+0x174>)
 80059c4:	4a32      	ldr	r2, [pc, #200]	; (8005a90 <HAL_RCC_ClockConfig+0x180>)
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	051b      	lsls	r3, r3, #20
 80059ca:	0f1b      	lsrs	r3, r3, #28
 80059cc:	009b      	lsls	r3, r3, #2
 80059ce:	589b      	ldr	r3, [r3, r2]
 80059d0:	221f      	movs	r2, #31
 80059d2:	4013      	ands	r3, r2
 80059d4:	40d8      	lsrs	r0, r3
 80059d6:	4b2f      	ldr	r3, [pc, #188]	; (8005a94 <HAL_RCC_ClockConfig+0x184>)
 80059d8:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 80059da:	4b2f      	ldr	r3, [pc, #188]	; (8005a98 <HAL_RCC_ClockConfig+0x188>)
 80059dc:	6818      	ldr	r0, [r3, #0]
 80059de:	f7fe fb07 	bl	8003ff0 <HAL_InitTick>
}
 80059e2:	bcc0      	pop	{r6, r7}
 80059e4:	46b9      	mov	r9, r7
 80059e6:	46b0      	mov	r8, r6
 80059e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059ea:	6833      	ldr	r3, [r6, #0]
 80059ec:	4393      	bics	r3, r2
 80059ee:	430b      	orrs	r3, r1
 80059f0:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80059f2:	f7fe fb43 	bl	800407c <HAL_GetTick>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80059f6:	2307      	movs	r3, #7
 80059f8:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059fa:	4b24      	ldr	r3, [pc, #144]	; (8005a8c <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 80059fc:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059fe:	4699      	mov	r9, r3
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005a00:	4642      	mov	r2, r8
 8005a02:	6833      	ldr	r3, [r6, #0]
 8005a04:	4013      	ands	r3, r2
 8005a06:	42a3      	cmp	r3, r4
 8005a08:	d100      	bne.n	8005a0c <HAL_RCC_ClockConfig+0xfc>
 8005a0a:	e78f      	b.n	800592c <HAL_RCC_ClockConfig+0x1c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a0c:	f7fe fb36 	bl	800407c <HAL_GetTick>
 8005a10:	1bc0      	subs	r0, r0, r7
 8005a12:	4548      	cmp	r0, r9
 8005a14:	d9f4      	bls.n	8005a00 <HAL_RCC_ClockConfig+0xf0>
        return HAL_TIMEOUT;
 8005a16:	2003      	movs	r0, #3
 8005a18:	e7e3      	b.n	80059e2 <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005a1a:	4a1a      	ldr	r2, [pc, #104]	; (8005a84 <HAL_RCC_ClockConfig+0x174>)
 8005a1c:	491f      	ldr	r1, [pc, #124]	; (8005a9c <HAL_RCC_ClockConfig+0x18c>)
 8005a1e:	6893      	ldr	r3, [r2, #8]
 8005a20:	400b      	ands	r3, r1
 8005a22:	68e9      	ldr	r1, [r5, #12]
 8005a24:	430b      	orrs	r3, r1
 8005a26:	6093      	str	r3, [r2, #8]
 8005a28:	e7c9      	b.n	80059be <HAL_RCC_ClockConfig+0xae>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a2a:	6833      	ldr	r3, [r6, #0]
 8005a2c:	4393      	bics	r3, r2
 8005a2e:	4323      	orrs	r3, r4
 8005a30:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8005a32:	f7fe fb23 	bl	800407c <HAL_GetTick>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005a36:	2307      	movs	r3, #7
 8005a38:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a3a:	4b14      	ldr	r3, [pc, #80]	; (8005a8c <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 8005a3c:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a3e:	4699      	mov	r9, r3
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005a40:	4642      	mov	r2, r8
 8005a42:	6833      	ldr	r3, [r6, #0]
 8005a44:	4013      	ands	r3, r2
 8005a46:	42a3      	cmp	r3, r4
 8005a48:	d0b6      	beq.n	80059b8 <HAL_RCC_ClockConfig+0xa8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a4a:	f7fe fb17 	bl	800407c <HAL_GetTick>
 8005a4e:	1bc0      	subs	r0, r0, r7
 8005a50:	4548      	cmp	r0, r9
 8005a52:	d9f5      	bls.n	8005a40 <HAL_RCC_ClockConfig+0x130>
        return HAL_TIMEOUT;
 8005a54:	2003      	movs	r0, #3
 8005a56:	e7c4      	b.n	80059e2 <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a58:	6812      	ldr	r2, [r2, #0]
 8005a5a:	0392      	lsls	r2, r2, #14
 8005a5c:	d500      	bpl.n	8005a60 <HAL_RCC_ClockConfig+0x150>
 8005a5e:	e78b      	b.n	8005978 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 8005a60:	2001      	movs	r0, #1
 8005a62:	e7be      	b.n	80059e2 <HAL_RCC_ClockConfig+0xd2>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005a64:	2b03      	cmp	r3, #3
 8005a66:	d005      	beq.n	8005a74 <HAL_RCC_ClockConfig+0x164>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a68:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005a6a:	0792      	lsls	r2, r2, #30
 8005a6c:	d500      	bpl.n	8005a70 <HAL_RCC_ClockConfig+0x160>
 8005a6e:	e783      	b.n	8005978 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 8005a70:	2001      	movs	r0, #1
 8005a72:	e7b6      	b.n	80059e2 <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a74:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8005a76:	0792      	lsls	r2, r2, #30
 8005a78:	d500      	bpl.n	8005a7c <HAL_RCC_ClockConfig+0x16c>
 8005a7a:	e77d      	b.n	8005978 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 8005a7c:	2001      	movs	r0, #1
 8005a7e:	e7b0      	b.n	80059e2 <HAL_RCC_ClockConfig+0xd2>
 8005a80:	40022000 	.word	0x40022000
 8005a84:	40021000 	.word	0x40021000
 8005a88:	fffff0ff 	.word	0xfffff0ff
 8005a8c:	00001388 	.word	0x00001388
 8005a90:	0800b5fc 	.word	0x0800b5fc
 8005a94:	20000000 	.word	0x20000000
 8005a98:	20000008 	.word	0x20000008
 8005a9c:	ffff8fff 	.word	0xffff8fff

08005aa0 <HAL_RCC_GetPCLK1Freq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8005aa0:	4b06      	ldr	r3, [pc, #24]	; (8005abc <HAL_RCC_GetPCLK1Freq+0x1c>)
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005aa2:	4a07      	ldr	r2, [pc, #28]	; (8005ac0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	045b      	lsls	r3, r3, #17
 8005aa8:	0f5b      	lsrs	r3, r3, #29
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	589b      	ldr	r3, [r3, r2]
 8005aae:	221f      	movs	r2, #31
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	4a04      	ldr	r2, [pc, #16]	; (8005ac4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ab4:	6810      	ldr	r0, [r2, #0]
 8005ab6:	40d8      	lsrs	r0, r3
}
 8005ab8:	4770      	bx	lr
 8005aba:	46c0      	nop			; (mov r8, r8)
 8005abc:	40021000 	.word	0x40021000
 8005ac0:	0800b63c 	.word	0x0800b63c
 8005ac4:	20000000 	.word	0x20000000

08005ac8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ac8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005aca:	46ce      	mov	lr, r9
 8005acc:	4647      	mov	r7, r8
 8005ace:	b580      	push	{r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005ad0:	6803      	ldr	r3, [r0, #0]
{
 8005ad2:	0004      	movs	r4, r0
 8005ad4:	b083      	sub	sp, #12
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005ad6:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005ad8:	039a      	lsls	r2, r3, #14
 8005ada:	d551      	bpl.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0xb8>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005adc:	2280      	movs	r2, #128	; 0x80
 8005ade:	4b69      	ldr	r3, [pc, #420]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005ae0:	0552      	lsls	r2, r2, #21
 8005ae2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
    FlagStatus       pwrclkchanged = RESET;
 8005ae4:	4680      	mov	r8, r0
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ae6:	4211      	tst	r1, r2
 8005ae8:	d100      	bne.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x24>
 8005aea:	e0a2      	b.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x16a>
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005aec:	2780      	movs	r7, #128	; 0x80
 8005aee:	4d66      	ldr	r5, [pc, #408]	; (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005af0:	007f      	lsls	r7, r7, #1
 8005af2:	682b      	ldr	r3, [r5, #0]
 8005af4:	433b      	orrs	r3, r7
 8005af6:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005af8:	f7fe fac0 	bl	800407c <HAL_GetTick>
 8005afc:	0006      	movs	r6, r0

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005afe:	e005      	b.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x44>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b00:	f7fe fabc 	bl	800407c <HAL_GetTick>
 8005b04:	1b80      	subs	r0, r0, r6
 8005b06:	2802      	cmp	r0, #2
 8005b08:	d900      	bls.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005b0a:	e09c      	b.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005b0c:	682b      	ldr	r3, [r5, #0]
 8005b0e:	423b      	tst	r3, r7
 8005b10:	d0f6      	beq.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x38>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005b12:	4d5c      	ldr	r5, [pc, #368]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b14:	23c0      	movs	r3, #192	; 0xc0
 8005b16:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8005b18:	009b      	lsls	r3, r3, #2
 8005b1a:	0011      	movs	r1, r2
 8005b1c:	4019      	ands	r1, r3

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005b1e:	421a      	tst	r2, r3
 8005b20:	d022      	beq.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8005b22:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005b24:	4288      	cmp	r0, r1
 8005b26:	d020      	beq.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0xa2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005b28:	2280      	movs	r2, #128	; 0x80
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005b2a:	6de9      	ldr	r1, [r5, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_FORCE();
 8005b2c:	6dee      	ldr	r6, [r5, #92]	; 0x5c
 8005b2e:	0252      	lsls	r2, r2, #9
 8005b30:	4332      	orrs	r2, r6
 8005b32:	65ea      	str	r2, [r5, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005b34:	6dea      	ldr	r2, [r5, #92]	; 0x5c
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005b36:	4b55      	ldr	r3, [pc, #340]	; (8005c8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005b38:	4e55      	ldr	r6, [pc, #340]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005b3a:	400b      	ands	r3, r1
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005b3c:	4032      	ands	r2, r6
 8005b3e:	65ea      	str	r2, [r5, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005b40:	65eb      	str	r3, [r5, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005b42:	07cb      	lsls	r3, r1, #31
 8005b44:	d400      	bmi.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x80>
 8005b46:	e09b      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b48:	f7fe fa98 	bl	800407c <HAL_GetTick>

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b4c:	4b51      	ldr	r3, [pc, #324]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
        tickstart = HAL_GetTick();
 8005b4e:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b50:	2702      	movs	r7, #2
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b52:	4699      	mov	r9, r3
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b54:	e005      	b.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x9a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b56:	f7fe fa91 	bl	800407c <HAL_GetTick>
 8005b5a:	1b80      	subs	r0, r0, r6
 8005b5c:	4548      	cmp	r0, r9
 8005b5e:	d900      	bls.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8005b60:	e071      	b.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0x17e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b62:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8005b64:	421f      	tst	r7, r3
 8005b66:	d0f6      	beq.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      }

      if (ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b68:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005b6a:	4a46      	ldr	r2, [pc, #280]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b6c:	4847      	ldr	r0, [pc, #284]	; (8005c8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005b6e:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8005b70:	4003      	ands	r3, r0
 8005b72:	430b      	orrs	r3, r1
 8005b74:	65d3      	str	r3, [r2, #92]	; 0x5c
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005b76:	4643      	mov	r3, r8
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005b78:	2000      	movs	r0, #0
    if (pwrclkchanged == SET)
 8005b7a:	2b01      	cmp	r3, #1
 8005b7c:	d067      	beq.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x186>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b7e:	6823      	ldr	r3, [r4, #0]
 8005b80:	07da      	lsls	r2, r3, #31
 8005b82:	d506      	bpl.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0xca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005b84:	2503      	movs	r5, #3
 8005b86:	493f      	ldr	r1, [pc, #252]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b88:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005b8a:	43aa      	bics	r2, r5
 8005b8c:	6865      	ldr	r5, [r4, #4]
 8005b8e:	432a      	orrs	r2, r5
 8005b90:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b92:	06da      	lsls	r2, r3, #27
 8005b94:	d506      	bpl.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0xdc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005b96:	493b      	ldr	r1, [pc, #236]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b98:	4d3f      	ldr	r5, [pc, #252]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b9a:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005b9c:	402a      	ands	r2, r5
 8005b9e:	68a5      	ldr	r5, [r4, #8]
 8005ba0:	432a      	orrs	r2, r5
 8005ba2:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005ba4:	059a      	lsls	r2, r3, #22
 8005ba6:	d506      	bpl.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0xee>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005ba8:	4936      	ldr	r1, [pc, #216]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005baa:	4d3c      	ldr	r5, [pc, #240]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005bac:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005bae:	402a      	ands	r2, r5
 8005bb0:	6965      	ldr	r5, [r4, #20]
 8005bb2:	432a      	orrs	r2, r5
 8005bb4:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005bb6:	055a      	lsls	r2, r3, #21
 8005bb8:	d506      	bpl.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005bba:	4932      	ldr	r1, [pc, #200]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005bbc:	4d38      	ldr	r5, [pc, #224]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005bbe:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005bc0:	402a      	ands	r2, r5
 8005bc2:	69a5      	ldr	r5, [r4, #24]
 8005bc4:	432a      	orrs	r2, r5
 8005bc6:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005bc8:	069a      	lsls	r2, r3, #26
 8005bca:	d506      	bpl.n	8005bda <HAL_RCCEx_PeriphCLKConfig+0x112>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005bcc:	492d      	ldr	r1, [pc, #180]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005bce:	4d35      	ldr	r5, [pc, #212]	; (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005bd0:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005bd2:	402a      	ands	r2, r5
 8005bd4:	68e5      	ldr	r5, [r4, #12]
 8005bd6:	432a      	orrs	r2, r5
 8005bd8:	654a      	str	r2, [r1, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005bda:	045a      	lsls	r2, r3, #17
 8005bdc:	d50a      	bpl.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005bde:	4929      	ldr	r1, [pc, #164]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005be0:	69e5      	ldr	r5, [r4, #28]
 8005be2:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005be4:	0092      	lsls	r2, r2, #2
 8005be6:	0892      	lsrs	r2, r2, #2
 8005be8:	432a      	orrs	r2, r5
 8005bea:	654a      	str	r2, [r1, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005bec:	2280      	movs	r2, #128	; 0x80
 8005bee:	05d2      	lsls	r2, r2, #23
 8005bf0:	4295      	cmp	r5, r2
 8005bf2:	d033      	beq.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x194>
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005bf4:	029a      	lsls	r2, r3, #10
 8005bf6:	d50a      	bpl.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x146>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005bf8:	4922      	ldr	r1, [pc, #136]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005bfa:	4e2b      	ldr	r6, [pc, #172]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005bfc:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005bfe:	6a25      	ldr	r5, [r4, #32]
 8005c00:	4032      	ands	r2, r6
 8005c02:	432a      	orrs	r2, r5
 8005c04:	654a      	str	r2, [r1, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005c06:	2280      	movs	r2, #128	; 0x80
 8005c08:	03d2      	lsls	r2, r2, #15
 8005c0a:	4295      	cmp	r5, r2
 8005c0c:	d02c      	beq.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005c0e:	051b      	lsls	r3, r3, #20
 8005c10:	d50a      	bpl.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005c12:	4a1c      	ldr	r2, [pc, #112]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005c14:	6921      	ldr	r1, [r4, #16]
 8005c16:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8005c18:	4c24      	ldr	r4, [pc, #144]	; (8005cac <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005c1a:	4023      	ands	r3, r4
 8005c1c:	430b      	orrs	r3, r1
 8005c1e:	6553      	str	r3, [r2, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005c20:	2380      	movs	r3, #128	; 0x80
 8005c22:	01db      	lsls	r3, r3, #7
 8005c24:	4299      	cmp	r1, r3
 8005c26:	d025      	beq.n	8005c74 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 8005c28:	b003      	add	sp, #12
 8005c2a:	bcc0      	pop	{r6, r7}
 8005c2c:	46b9      	mov	r9, r7
 8005c2e:	46b0      	mov	r8, r6
 8005c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c32:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8005c34:	4311      	orrs	r1, r2
 8005c36:	63d9      	str	r1, [r3, #60]	; 0x3c
 8005c38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c3a:	401a      	ands	r2, r3
 8005c3c:	9201      	str	r2, [sp, #4]
 8005c3e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005c40:	2301      	movs	r3, #1
 8005c42:	4698      	mov	r8, r3
 8005c44:	e752      	b.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x24>
    if (pwrclkchanged == SET)
 8005c46:	4643      	mov	r3, r8
        ret = HAL_TIMEOUT;
 8005c48:	2003      	movs	r0, #3
    if (pwrclkchanged == SET)
 8005c4a:	2b01      	cmp	r3, #1
 8005c4c:	d197      	bne.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c4e:	4a0d      	ldr	r2, [pc, #52]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005c50:	4917      	ldr	r1, [pc, #92]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8005c52:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8005c54:	400b      	ands	r3, r1
 8005c56:	63d3      	str	r3, [r2, #60]	; 0x3c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005c58:	6823      	ldr	r3, [r4, #0]
 8005c5a:	e791      	b.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005c5c:	2280      	movs	r2, #128	; 0x80
 8005c5e:	68cd      	ldr	r5, [r1, #12]
 8005c60:	0252      	lsls	r2, r2, #9
 8005c62:	432a      	orrs	r2, r5
 8005c64:	60ca      	str	r2, [r1, #12]
 8005c66:	e7c5      	b.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005c68:	2280      	movs	r2, #128	; 0x80
 8005c6a:	68cd      	ldr	r5, [r1, #12]
 8005c6c:	0452      	lsls	r2, r2, #17
 8005c6e:	432a      	orrs	r2, r5
 8005c70:	60ca      	str	r2, [r1, #12]
 8005c72:	e7cc      	b.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x146>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005c74:	2380      	movs	r3, #128	; 0x80
 8005c76:	68d1      	ldr	r1, [r2, #12]
 8005c78:	025b      	lsls	r3, r3, #9
 8005c7a:	430b      	orrs	r3, r1
 8005c7c:	60d3      	str	r3, [r2, #12]
  return status;
 8005c7e:	e7d3      	b.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005c80:	0001      	movs	r1, r0
 8005c82:	e772      	b.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8005c84:	40021000 	.word	0x40021000
 8005c88:	40007000 	.word	0x40007000
 8005c8c:	fffffcff 	.word	0xfffffcff
 8005c90:	fffeffff 	.word	0xfffeffff
 8005c94:	00001388 	.word	0x00001388
 8005c98:	fffff3ff 	.word	0xfffff3ff
 8005c9c:	fff3ffff 	.word	0xfff3ffff
 8005ca0:	ffcfffff 	.word	0xffcfffff
 8005ca4:	ffffcfff 	.word	0xffffcfff
 8005ca8:	ffbfffff 	.word	0xffbfffff
 8005cac:	ffff3fff 	.word	0xffff3fff
 8005cb0:	efffffff 	.word	0xefffffff

08005cb4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005cb4:	b510      	push	{r4, lr}
 8005cb6:	1e04      	subs	r4, r0, #0
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cb8:	d06a      	beq.n	8005d90 <HAL_TIM_Base_Init+0xdc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cba:	233d      	movs	r3, #61	; 0x3d
 8005cbc:	5cc3      	ldrb	r3, [r0, r3]
 8005cbe:	b2da      	uxtb	r2, r3
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d045      	beq.n	8005d50 <HAL_TIM_Base_Init+0x9c>
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cc4:	233d      	movs	r3, #61	; 0x3d
 8005cc6:	2202      	movs	r2, #2
 8005cc8:	54e2      	strb	r2, [r4, r3]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cca:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ccc:	4931      	ldr	r1, [pc, #196]	; (8005d94 <HAL_TIM_Base_Init+0xe0>)
  tmpcr1 = TIMx->CR1;
 8005cce:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005cd0:	428a      	cmp	r2, r1
 8005cd2:	d049      	beq.n	8005d68 <HAL_TIM_Base_Init+0xb4>
 8005cd4:	2180      	movs	r1, #128	; 0x80
 8005cd6:	05c9      	lsls	r1, r1, #23
 8005cd8:	428a      	cmp	r2, r1
 8005cda:	d030      	beq.n	8005d3e <HAL_TIM_Base_Init+0x8a>
 8005cdc:	492e      	ldr	r1, [pc, #184]	; (8005d98 <HAL_TIM_Base_Init+0xe4>)
 8005cde:	428a      	cmp	r2, r1
 8005ce0:	d02d      	beq.n	8005d3e <HAL_TIM_Base_Init+0x8a>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ce2:	492e      	ldr	r1, [pc, #184]	; (8005d9c <HAL_TIM_Base_Init+0xe8>)
 8005ce4:	428a      	cmp	r2, r1
 8005ce6:	d02e      	beq.n	8005d46 <HAL_TIM_Base_Init+0x92>
 8005ce8:	492d      	ldr	r1, [pc, #180]	; (8005da0 <HAL_TIM_Base_Init+0xec>)
 8005cea:	428a      	cmp	r2, r1
 8005cec:	d040      	beq.n	8005d70 <HAL_TIM_Base_Init+0xbc>
 8005cee:	492d      	ldr	r1, [pc, #180]	; (8005da4 <HAL_TIM_Base_Init+0xf0>)
 8005cf0:	428a      	cmp	r2, r1
 8005cf2:	d03d      	beq.n	8005d70 <HAL_TIM_Base_Init+0xbc>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005cf4:	2180      	movs	r1, #128	; 0x80
 8005cf6:	438b      	bics	r3, r1
 8005cf8:	69a1      	ldr	r1, [r4, #24]
 8005cfa:	430b      	orrs	r3, r1

  TIMx->CR1 = tmpcr1;
 8005cfc:	6013      	str	r3, [r2, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cfe:	68e3      	ldr	r3, [r4, #12]
 8005d00:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d02:	6863      	ldr	r3, [r4, #4]
 8005d04:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d06:	2301      	movs	r3, #1
 8005d08:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d0a:	2248      	movs	r2, #72	; 0x48
  return HAL_OK;
 8005d0c:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d0e:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d10:	3a0a      	subs	r2, #10
 8005d12:	54a3      	strb	r3, [r4, r2]
 8005d14:	3201      	adds	r2, #1
 8005d16:	54a3      	strb	r3, [r4, r2]
 8005d18:	3201      	adds	r2, #1
 8005d1a:	54a3      	strb	r3, [r4, r2]
 8005d1c:	3201      	adds	r2, #1
 8005d1e:	54a3      	strb	r3, [r4, r2]
 8005d20:	3201      	adds	r2, #1
 8005d22:	54a3      	strb	r3, [r4, r2]
 8005d24:	3201      	adds	r2, #1
 8005d26:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d28:	3201      	adds	r2, #1
 8005d2a:	54a3      	strb	r3, [r4, r2]
 8005d2c:	3201      	adds	r2, #1
 8005d2e:	54a3      	strb	r3, [r4, r2]
 8005d30:	3201      	adds	r2, #1
 8005d32:	54a3      	strb	r3, [r4, r2]
 8005d34:	3201      	adds	r2, #1
 8005d36:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8005d38:	3a0a      	subs	r2, #10
 8005d3a:	54a3      	strb	r3, [r4, r2]
}
 8005d3c:	bd10      	pop	{r4, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d3e:	2170      	movs	r1, #112	; 0x70
 8005d40:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 8005d42:	68a1      	ldr	r1, [r4, #8]
 8005d44:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d46:	4918      	ldr	r1, [pc, #96]	; (8005da8 <HAL_TIM_Base_Init+0xf4>)
 8005d48:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d4a:	6921      	ldr	r1, [r4, #16]
 8005d4c:	430b      	orrs	r3, r1
 8005d4e:	e7d1      	b.n	8005cf4 <HAL_TIM_Base_Init+0x40>
    htim->Lock = HAL_UNLOCKED;
 8005d50:	333c      	adds	r3, #60	; 0x3c
 8005d52:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 8005d54:	f7fd ffc0 	bl	8003cd8 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8005d58:	233d      	movs	r3, #61	; 0x3d
 8005d5a:	2202      	movs	r2, #2
 8005d5c:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d5e:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d60:	490c      	ldr	r1, [pc, #48]	; (8005d94 <HAL_TIM_Base_Init+0xe0>)
  tmpcr1 = TIMx->CR1;
 8005d62:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d64:	428a      	cmp	r2, r1
 8005d66:	d1b5      	bne.n	8005cd4 <HAL_TIM_Base_Init+0x20>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d68:	2170      	movs	r1, #112	; 0x70
 8005d6a:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 8005d6c:	68a1      	ldr	r1, [r4, #8]
 8005d6e:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d70:	490d      	ldr	r1, [pc, #52]	; (8005da8 <HAL_TIM_Base_Init+0xf4>)
 8005d72:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d74:	6921      	ldr	r1, [r4, #16]
 8005d76:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d78:	2180      	movs	r1, #128	; 0x80
 8005d7a:	438b      	bics	r3, r1
 8005d7c:	69a1      	ldr	r1, [r4, #24]
 8005d7e:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8005d80:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d82:	68e3      	ldr	r3, [r4, #12]
 8005d84:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005d86:	6863      	ldr	r3, [r4, #4]
 8005d88:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005d8a:	6963      	ldr	r3, [r4, #20]
 8005d8c:	6313      	str	r3, [r2, #48]	; 0x30
 8005d8e:	e7ba      	b.n	8005d06 <HAL_TIM_Base_Init+0x52>
    return HAL_ERROR;
 8005d90:	2001      	movs	r0, #1
 8005d92:	e7d3      	b.n	8005d3c <HAL_TIM_Base_Init+0x88>
 8005d94:	40012c00 	.word	0x40012c00
 8005d98:	40000400 	.word	0x40000400
 8005d9c:	40002000 	.word	0x40002000
 8005da0:	40014400 	.word	0x40014400
 8005da4:	40014800 	.word	0x40014800
 8005da8:	fffffcff 	.word	0xfffffcff

08005dac <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8005dac:	223d      	movs	r2, #61	; 0x3d
 8005dae:	5c81      	ldrb	r1, [r0, r2]
{
 8005db0:	0003      	movs	r3, r0
    return HAL_ERROR;
 8005db2:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8005db4:	2901      	cmp	r1, #1
 8005db6:	d113      	bne.n	8005de0 <HAL_TIM_Base_Start_IT+0x34>
  htim->State = HAL_TIM_STATE_BUSY;
 8005db8:	3101      	adds	r1, #1
 8005dba:	5499      	strb	r1, [r3, r2]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	68da      	ldr	r2, [r3, #12]
 8005dc0:	4302      	orrs	r2, r0
 8005dc2:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dc4:	4a0f      	ldr	r2, [pc, #60]	; (8005e04 <HAL_TIM_Base_Start_IT+0x58>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d00b      	beq.n	8005de2 <HAL_TIM_Base_Start_IT+0x36>
 8005dca:	2280      	movs	r2, #128	; 0x80
 8005dcc:	05d2      	lsls	r2, r2, #23
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d007      	beq.n	8005de2 <HAL_TIM_Base_Start_IT+0x36>
 8005dd2:	4a0d      	ldr	r2, [pc, #52]	; (8005e08 <HAL_TIM_Base_Start_IT+0x5c>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d004      	beq.n	8005de2 <HAL_TIM_Base_Start_IT+0x36>
    __HAL_TIM_ENABLE(htim);
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	4310      	orrs	r0, r2
 8005ddc:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 8005dde:	2000      	movs	r0, #0
}
 8005de0:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005de2:	689a      	ldr	r2, [r3, #8]
 8005de4:	4909      	ldr	r1, [pc, #36]	; (8005e0c <HAL_TIM_Base_Start_IT+0x60>)
 8005de6:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005de8:	2a06      	cmp	r2, #6
 8005dea:	d008      	beq.n	8005dfe <HAL_TIM_Base_Start_IT+0x52>
 8005dec:	3907      	subs	r1, #7
 8005dee:	428a      	cmp	r2, r1
 8005df0:	d005      	beq.n	8005dfe <HAL_TIM_Base_Start_IT+0x52>
      __HAL_TIM_ENABLE(htim);
 8005df2:	2101      	movs	r1, #1
 8005df4:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 8005df6:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 8005df8:	430a      	orrs	r2, r1
 8005dfa:	601a      	str	r2, [r3, #0]
 8005dfc:	e7f0      	b.n	8005de0 <HAL_TIM_Base_Start_IT+0x34>
  return HAL_OK;
 8005dfe:	2000      	movs	r0, #0
 8005e00:	e7ee      	b.n	8005de0 <HAL_TIM_Base_Start_IT+0x34>
 8005e02:	46c0      	nop			; (mov r8, r8)
 8005e04:	40012c00 	.word	0x40012c00
 8005e08:	40000400 	.word	0x40000400
 8005e0c:	00010007 	.word	0x00010007

08005e10 <HAL_TIM_OC_DelayElapsedCallback>:
 8005e10:	4770      	bx	lr
 8005e12:	46c0      	nop			; (mov r8, r8)

08005e14 <HAL_TIM_IC_CaptureCallback>:
 8005e14:	4770      	bx	lr
 8005e16:	46c0      	nop			; (mov r8, r8)

08005e18 <HAL_TIM_PWM_PulseFinishedCallback>:
 8005e18:	4770      	bx	lr
 8005e1a:	46c0      	nop			; (mov r8, r8)

08005e1c <HAL_TIM_TriggerCallback>:
 8005e1c:	4770      	bx	lr
 8005e1e:	46c0      	nop			; (mov r8, r8)

08005e20 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005e20:	2202      	movs	r2, #2
 8005e22:	6803      	ldr	r3, [r0, #0]
{
 8005e24:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005e26:	6919      	ldr	r1, [r3, #16]
{
 8005e28:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005e2a:	420a      	tst	r2, r1
 8005e2c:	d003      	beq.n	8005e36 <HAL_TIM_IRQHandler+0x16>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005e2e:	68d9      	ldr	r1, [r3, #12]
 8005e30:	420a      	tst	r2, r1
 8005e32:	d000      	beq.n	8005e36 <HAL_TIM_IRQHandler+0x16>
 8005e34:	e06e      	b.n	8005f14 <HAL_TIM_IRQHandler+0xf4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005e36:	2204      	movs	r2, #4
 8005e38:	6919      	ldr	r1, [r3, #16]
 8005e3a:	420a      	tst	r2, r1
 8005e3c:	d002      	beq.n	8005e44 <HAL_TIM_IRQHandler+0x24>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005e3e:	68d9      	ldr	r1, [r3, #12]
 8005e40:	420a      	tst	r2, r1
 8005e42:	d154      	bne.n	8005eee <HAL_TIM_IRQHandler+0xce>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e44:	2208      	movs	r2, #8
 8005e46:	6919      	ldr	r1, [r3, #16]
 8005e48:	420a      	tst	r2, r1
 8005e4a:	d002      	beq.n	8005e52 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e4c:	68d9      	ldr	r1, [r3, #12]
 8005e4e:	420a      	tst	r2, r1
 8005e50:	d13c      	bne.n	8005ecc <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005e52:	2210      	movs	r2, #16
 8005e54:	6919      	ldr	r1, [r3, #16]
 8005e56:	420a      	tst	r2, r1
 8005e58:	d002      	beq.n	8005e60 <HAL_TIM_IRQHandler+0x40>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005e5a:	68d9      	ldr	r1, [r3, #12]
 8005e5c:	420a      	tst	r2, r1
 8005e5e:	d122      	bne.n	8005ea6 <HAL_TIM_IRQHandler+0x86>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005e60:	2201      	movs	r2, #1
 8005e62:	6919      	ldr	r1, [r3, #16]
 8005e64:	420a      	tst	r2, r1
 8005e66:	d002      	beq.n	8005e6e <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005e68:	68d9      	ldr	r1, [r3, #12]
 8005e6a:	420a      	tst	r2, r1
 8005e6c:	d168      	bne.n	8005f40 <HAL_TIM_IRQHandler+0x120>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e6e:	2280      	movs	r2, #128	; 0x80
 8005e70:	6919      	ldr	r1, [r3, #16]
 8005e72:	420a      	tst	r2, r1
 8005e74:	d002      	beq.n	8005e7c <HAL_TIM_IRQHandler+0x5c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e76:	68d9      	ldr	r1, [r3, #12]
 8005e78:	420a      	tst	r2, r1
 8005e7a:	d168      	bne.n	8005f4e <HAL_TIM_IRQHandler+0x12e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005e7c:	691a      	ldr	r2, [r3, #16]
 8005e7e:	05d2      	lsls	r2, r2, #23
 8005e80:	d502      	bpl.n	8005e88 <HAL_TIM_IRQHandler+0x68>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e82:	68da      	ldr	r2, [r3, #12]
 8005e84:	0612      	lsls	r2, r2, #24
 8005e86:	d46a      	bmi.n	8005f5e <HAL_TIM_IRQHandler+0x13e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005e88:	2240      	movs	r2, #64	; 0x40
 8005e8a:	6919      	ldr	r1, [r3, #16]
 8005e8c:	420a      	tst	r2, r1
 8005e8e:	d002      	beq.n	8005e96 <HAL_TIM_IRQHandler+0x76>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005e90:	68d9      	ldr	r1, [r3, #12]
 8005e92:	420a      	tst	r2, r1
 8005e94:	d16a      	bne.n	8005f6c <HAL_TIM_IRQHandler+0x14c>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e96:	2220      	movs	r2, #32
 8005e98:	6919      	ldr	r1, [r3, #16]
 8005e9a:	420a      	tst	r2, r1
 8005e9c:	d002      	beq.n	8005ea4 <HAL_TIM_IRQHandler+0x84>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005e9e:	68d9      	ldr	r1, [r3, #12]
 8005ea0:	420a      	tst	r2, r1
 8005ea2:	d147      	bne.n	8005f34 <HAL_TIM_IRQHandler+0x114>
}
 8005ea4:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005ea6:	3a21      	subs	r2, #33	; 0x21
 8005ea8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005eaa:	3219      	adds	r2, #25
 8005eac:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005eae:	69da      	ldr	r2, [r3, #28]
 8005eb0:	23c0      	movs	r3, #192	; 0xc0
 8005eb2:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8005eb4:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005eb6:	421a      	tst	r2, r3
 8005eb8:	d168      	bne.n	8005f8c <HAL_TIM_IRQHandler+0x16c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eba:	f7ff ffa9 	bl	8005e10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ebe:	0020      	movs	r0, r4
 8005ec0:	f7ff ffaa 	bl	8005e18 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005ec8:	6823      	ldr	r3, [r4, #0]
 8005eca:	e7c9      	b.n	8005e60 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005ecc:	3a11      	subs	r2, #17
 8005ece:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ed0:	320d      	adds	r2, #13
 8005ed2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ed4:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8005ed6:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ed8:	079b      	lsls	r3, r3, #30
 8005eda:	d154      	bne.n	8005f86 <HAL_TIM_IRQHandler+0x166>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005edc:	f7ff ff98 	bl	8005e10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ee0:	0020      	movs	r0, r4
 8005ee2:	f7ff ff99 	bl	8005e18 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005eea:	6823      	ldr	r3, [r4, #0]
 8005eec:	e7b1      	b.n	8005e52 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005eee:	3a09      	subs	r2, #9
 8005ef0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ef2:	3207      	adds	r2, #7
 8005ef4:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ef6:	699a      	ldr	r2, [r3, #24]
 8005ef8:	23c0      	movs	r3, #192	; 0xc0
 8005efa:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8005efc:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005efe:	421a      	tst	r2, r3
 8005f00:	d13e      	bne.n	8005f80 <HAL_TIM_IRQHandler+0x160>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f02:	f7ff ff85 	bl	8005e10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f06:	0020      	movs	r0, r4
 8005f08:	f7ff ff86 	bl	8005e18 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005f10:	6823      	ldr	r3, [r4, #0]
 8005f12:	e797      	b.n	8005e44 <HAL_TIM_IRQHandler+0x24>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005f14:	3a05      	subs	r2, #5
 8005f16:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f18:	3204      	adds	r2, #4
 8005f1a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f1c:	699b      	ldr	r3, [r3, #24]
 8005f1e:	079b      	lsls	r3, r3, #30
 8005f20:	d12b      	bne.n	8005f7a <HAL_TIM_IRQHandler+0x15a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f22:	f7ff ff75 	bl	8005e10 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f26:	0020      	movs	r0, r4
 8005f28:	f7ff ff76 	bl	8005e18 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005f30:	6823      	ldr	r3, [r4, #0]
 8005f32:	e780      	b.n	8005e36 <HAL_TIM_IRQHandler+0x16>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005f34:	3a41      	subs	r2, #65	; 0x41
      HAL_TIMEx_CommutCallback(htim);
 8005f36:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005f38:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8005f3a:	f000 f82d 	bl	8005f98 <HAL_TIMEx_CommutCallback>
}
 8005f3e:	e7b1      	b.n	8005ea4 <HAL_TIM_IRQHandler+0x84>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005f40:	3a03      	subs	r2, #3
 8005f42:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f44:	0020      	movs	r0, r4
 8005f46:	f7fd f9fd 	bl	8003344 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005f4a:	6823      	ldr	r3, [r4, #0]
 8005f4c:	e78f      	b.n	8005e6e <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005f4e:	3a02      	subs	r2, #2
 8005f50:	3aff      	subs	r2, #255	; 0xff
 8005f52:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005f54:	0020      	movs	r0, r4
 8005f56:	f000 f821 	bl	8005f9c <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005f5a:	6823      	ldr	r3, [r4, #0]
 8005f5c:	e78e      	b.n	8005e7c <HAL_TIM_IRQHandler+0x5c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005f5e:	4a0d      	ldr	r2, [pc, #52]	; (8005f94 <HAL_TIM_IRQHandler+0x174>)
      HAL_TIMEx_Break2Callback(htim);
 8005f60:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005f62:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8005f64:	f000 f81c 	bl	8005fa0 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f68:	6823      	ldr	r3, [r4, #0]
 8005f6a:	e78d      	b.n	8005e88 <HAL_TIM_IRQHandler+0x68>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005f6c:	3a81      	subs	r2, #129	; 0x81
 8005f6e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005f70:	0020      	movs	r0, r4
 8005f72:	f7ff ff53 	bl	8005e1c <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f76:	6823      	ldr	r3, [r4, #0]
 8005f78:	e78d      	b.n	8005e96 <HAL_TIM_IRQHandler+0x76>
          HAL_TIM_IC_CaptureCallback(htim);
 8005f7a:	f7ff ff4b 	bl	8005e14 <HAL_TIM_IC_CaptureCallback>
 8005f7e:	e7d5      	b.n	8005f2c <HAL_TIM_IRQHandler+0x10c>
        HAL_TIM_IC_CaptureCallback(htim);
 8005f80:	f7ff ff48 	bl	8005e14 <HAL_TIM_IC_CaptureCallback>
 8005f84:	e7c2      	b.n	8005f0c <HAL_TIM_IRQHandler+0xec>
        HAL_TIM_IC_CaptureCallback(htim);
 8005f86:	f7ff ff45 	bl	8005e14 <HAL_TIM_IC_CaptureCallback>
 8005f8a:	e7ac      	b.n	8005ee6 <HAL_TIM_IRQHandler+0xc6>
        HAL_TIM_IC_CaptureCallback(htim);
 8005f8c:	f7ff ff42 	bl	8005e14 <HAL_TIM_IC_CaptureCallback>
 8005f90:	e798      	b.n	8005ec4 <HAL_TIM_IRQHandler+0xa4>
 8005f92:	46c0      	nop			; (mov r8, r8)
 8005f94:	fffffeff 	.word	0xfffffeff

08005f98 <HAL_TIMEx_CommutCallback>:
 8005f98:	4770      	bx	lr
 8005f9a:	46c0      	nop			; (mov r8, r8)

08005f9c <HAL_TIMEx_BreakCallback>:
 8005f9c:	4770      	bx	lr
 8005f9e:	46c0      	nop			; (mov r8, r8)

08005fa0 <HAL_TIMEx_Break2Callback>:
 8005fa0:	4770      	bx	lr
 8005fa2:	46c0      	nop			; (mov r8, r8)

08005fa4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fa6:	0004      	movs	r4, r0
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005fa8:	208c      	movs	r0, #140	; 0x8c
 8005faa:	5820      	ldr	r0, [r4, r0]
 8005fac:	2820      	cmp	r0, #32
 8005fae:	d000      	beq.n	8005fb2 <HAL_UART_Receive_DMA+0xe>
 8005fb0:	e070      	b.n	8006094 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fb2:	2900      	cmp	r1, #0
 8005fb4:	d045      	beq.n	8006042 <HAL_UART_Receive_DMA+0x9e>
 8005fb6:	2a00      	cmp	r2, #0
 8005fb8:	d043      	beq.n	8006042 <HAL_UART_Receive_DMA+0x9e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fba:	2380      	movs	r3, #128	; 0x80
 8005fbc:	68a0      	ldr	r0, [r4, #8]
 8005fbe:	015b      	lsls	r3, r3, #5
 8005fc0:	4298      	cmp	r0, r3
 8005fc2:	d105      	bne.n	8005fd0 <HAL_UART_Receive_DMA+0x2c>
 8005fc4:	6923      	ldr	r3, [r4, #16]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d102      	bne.n	8005fd0 <HAL_UART_Receive_DMA+0x2c>
      return HAL_ERROR;
 8005fca:	2001      	movs	r0, #1
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005fcc:	07cb      	lsls	r3, r1, #31
 8005fce:	d439      	bmi.n	8006044 <HAL_UART_Receive_DMA+0xa0>
        return  HAL_ERROR;
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fd0:	2300      	movs	r3, #0

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005fd2:	4831      	ldr	r0, [pc, #196]	; (8006098 <HAL_UART_Receive_DMA+0xf4>)
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fd4:	66e3      	str	r3, [r4, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005fd6:	6823      	ldr	r3, [r4, #0]
 8005fd8:	4283      	cmp	r3, r0
 8005fda:	d00f      	beq.n	8005ffc <HAL_UART_Receive_DMA+0x58>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	021b      	lsls	r3, r3, #8
 8005fe0:	d50c      	bpl.n	8005ffc <HAL_UART_Receive_DMA+0x58>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fe2:	f3ef 8510 	mrs	r5, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	f383 8810 	msr	PRIMASK, r3
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005fec:	2380      	movs	r3, #128	; 0x80
 8005fee:	6820      	ldr	r0, [r4, #0]
 8005ff0:	04db      	lsls	r3, r3, #19
 8005ff2:	6806      	ldr	r6, [r0, #0]
 8005ff4:	4333      	orrs	r3, r6
 8005ff6:	6003      	str	r3, [r0, #0]
 8005ff8:	f385 8810 	msr	PRIMASK, r5
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  huart->pRxBuffPtr = pData;
  huart->RxXferSize = Size;
 8005ffc:	235c      	movs	r3, #92	; 0x5c
  huart->pRxBuffPtr = pData;
 8005ffe:	65a1      	str	r1, [r4, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006000:	2022      	movs	r0, #34	; 0x22
  huart->RxXferSize = Size;
 8006002:	52e2      	strh	r2, [r4, r3]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006004:	2690      	movs	r6, #144	; 0x90
 8006006:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006008:	258c      	movs	r5, #140	; 0x8c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800600a:	51a3      	str	r3, [r4, r6]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800600c:	5160      	str	r0, [r4, r5]

  if (huart->hdmarx != NULL)
 800600e:	305e      	adds	r0, #94	; 0x5e
 8006010:	5820      	ldr	r0, [r4, r0]
 8006012:	2800      	cmp	r0, #0
 8006014:	d017      	beq.n	8006046 <HAL_UART_Receive_DMA+0xa2>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006016:	4f21      	ldr	r7, [pc, #132]	; (800609c <HAL_UART_Receive_DMA+0xf8>)

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006018:	6383      	str	r3, [r0, #56]	; 0x38
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800601a:	62c7      	str	r7, [r0, #44]	; 0x2c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800601c:	4f20      	ldr	r7, [pc, #128]	; (80060a0 <HAL_UART_Receive_DMA+0xfc>)

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800601e:	0013      	movs	r3, r2
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006020:	6307      	str	r7, [r0, #48]	; 0x30
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006022:	4f20      	ldr	r7, [pc, #128]	; (80060a4 <HAL_UART_Receive_DMA+0x100>)
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006024:	000a      	movs	r2, r1
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006026:	6347      	str	r7, [r0, #52]	; 0x34
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006028:	6827      	ldr	r7, [r4, #0]
 800602a:	3724      	adds	r7, #36	; 0x24
 800602c:	0039      	movs	r1, r7
 800602e:	f7fe fc83 	bl	8004938 <HAL_DMA_Start_IT>
 8006032:	2800      	cmp	r0, #0
 8006034:	d007      	beq.n	8006046 <HAL_UART_Receive_DMA+0xa2>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006036:	2310      	movs	r3, #16
 8006038:	51a3      	str	r3, [r4, r6]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800603a:	3310      	adds	r3, #16

      return HAL_ERROR;
 800603c:	2001      	movs	r0, #1
      huart->RxState = HAL_UART_STATE_READY;
 800603e:	5163      	str	r3, [r4, r5]
      return HAL_ERROR;
 8006040:	e000      	b.n	8006044 <HAL_UART_Receive_DMA+0xa0>
      return HAL_ERROR;
 8006042:	2001      	movs	r0, #1
}
 8006044:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006046:	6923      	ldr	r3, [r4, #16]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d00b      	beq.n	8006064 <HAL_UART_Receive_DMA+0xc0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800604c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006050:	2301      	movs	r3, #1
 8006052:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006056:	6822      	ldr	r2, [r4, #0]
 8006058:	33ff      	adds	r3, #255	; 0xff
 800605a:	6810      	ldr	r0, [r2, #0]
 800605c:	4303      	orrs	r3, r0
 800605e:	6013      	str	r3, [r2, #0]
 8006060:	f381 8810 	msr	PRIMASK, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006064:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006068:	2301      	movs	r3, #1
 800606a:	f383 8810 	msr	PRIMASK, r3
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800606e:	6821      	ldr	r1, [r4, #0]
 8006070:	688a      	ldr	r2, [r1, #8]
 8006072:	431a      	orrs	r2, r3
 8006074:	608a      	str	r2, [r1, #8]
 8006076:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800607a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800607e:	f383 8810 	msr	PRIMASK, r3

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006082:	2040      	movs	r0, #64	; 0x40
 8006084:	6822      	ldr	r2, [r4, #0]
 8006086:	6893      	ldr	r3, [r2, #8]
 8006088:	4303      	orrs	r3, r0
 800608a:	6093      	str	r3, [r2, #8]
 800608c:	f381 8810 	msr	PRIMASK, r1

  return HAL_OK;
 8006090:	2000      	movs	r0, #0
 8006092:	e7d7      	b.n	8006044 <HAL_UART_Receive_DMA+0xa0>
    return HAL_BUSY;
 8006094:	2002      	movs	r0, #2
 8006096:	e7d5      	b.n	8006044 <HAL_UART_Receive_DMA+0xa0>
 8006098:	40008000 	.word	0x40008000
 800609c:	080061ad 	.word	0x080061ad
 80060a0:	0800618d 	.word	0x0800618d
 80060a4:	080060b1 	.word	0x080060b1

080060a8 <HAL_UART_RxHalfCpltCallback>:
 80060a8:	4770      	bx	lr
 80060aa:	46c0      	nop			; (mov r8, r8)

080060ac <HAL_UART_ErrorCallback>:
 80060ac:	4770      	bx	lr
 80060ae:	46c0      	nop			; (mov r8, r8)

080060b0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80060b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80060b2:	2288      	movs	r2, #136	; 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80060b4:	238c      	movs	r3, #140	; 0x8c
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80060b6:	6a80      	ldr	r0, [r0, #40]	; 0x28
  const HAL_UART_StateTypeDef gstate = huart->gState;
 80060b8:	5885      	ldr	r5, [r0, r2]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80060ba:	58c4      	ldr	r4, [r0, r3]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80060bc:	6803      	ldr	r3, [r0, #0]
 80060be:	6899      	ldr	r1, [r3, #8]
 80060c0:	0609      	lsls	r1, r1, #24
 80060c2:	d501      	bpl.n	80060c8 <UART_DMAError+0x18>
 80060c4:	2d21      	cmp	r5, #33	; 0x21
 80060c6:	d00c      	beq.n	80060e2 <UART_DMAError+0x32>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	065b      	lsls	r3, r3, #25
 80060cc:	d501      	bpl.n	80060d2 <UART_DMAError+0x22>
 80060ce:	2c22      	cmp	r4, #34	; 0x22
 80060d0:	d025      	beq.n	800611e <UART_DMAError+0x6e>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80060d2:	2290      	movs	r2, #144	; 0x90
 80060d4:	2110      	movs	r1, #16
 80060d6:	5883      	ldr	r3, [r0, r2]
 80060d8:	430b      	orrs	r3, r1
 80060da:	5083      	str	r3, [r0, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80060dc:	f7ff ffe6 	bl	80060ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->TxXferCount = 0U;
 80060e2:	2356      	movs	r3, #86	; 0x56
 80060e4:	2100      	movs	r1, #0
 80060e6:	52c1      	strh	r1, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060e8:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060ec:	3101      	adds	r1, #1
 80060ee:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80060f2:	27c0      	movs	r7, #192	; 0xc0
 80060f4:	6805      	ldr	r5, [r0, #0]
 80060f6:	682b      	ldr	r3, [r5, #0]
 80060f8:	43bb      	bics	r3, r7
 80060fa:	602b      	str	r3, [r5, #0]
 80060fc:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006100:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006104:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8006108:	6801      	ldr	r1, [r0, #0]
 800610a:	4e1c      	ldr	r6, [pc, #112]	; (800617c <UART_DMAError+0xcc>)
 800610c:	688b      	ldr	r3, [r1, #8]
 800610e:	4033      	ands	r3, r6
 8006110:	608b      	str	r3, [r1, #8]
 8006112:	f385 8810 	msr	PRIMASK, r5
  huart->gState = HAL_UART_STATE_READY;
 8006116:	2320      	movs	r3, #32
 8006118:	5083      	str	r3, [r0, r2]
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800611a:	6803      	ldr	r3, [r0, #0]
}
 800611c:	e7d4      	b.n	80060c8 <UART_DMAError+0x18>
    huart->RxXferCount = 0U;
 800611e:	235e      	movs	r3, #94	; 0x5e
 8006120:	2200      	movs	r2, #0
 8006122:	52c2      	strh	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006124:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006128:	3201      	adds	r2, #1
 800612a:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800612e:	6801      	ldr	r1, [r0, #0]
 8006130:	4d13      	ldr	r5, [pc, #76]	; (8006180 <UART_DMAError+0xd0>)
 8006132:	680b      	ldr	r3, [r1, #0]
 8006134:	402b      	ands	r3, r5
 8006136:	600b      	str	r3, [r1, #0]
 8006138:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800613c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006140:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006144:	6802      	ldr	r2, [r0, #0]
 8006146:	4c0f      	ldr	r4, [pc, #60]	; (8006184 <UART_DMAError+0xd4>)
 8006148:	6893      	ldr	r3, [r2, #8]
 800614a:	4023      	ands	r3, r4
 800614c:	6093      	str	r3, [r2, #8]
 800614e:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006152:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8006154:	2b01      	cmp	r3, #1
 8006156:	d10a      	bne.n	800616e <UART_DMAError+0xbe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006158:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800615c:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006160:	2410      	movs	r4, #16
 8006162:	6802      	ldr	r2, [r0, #0]
 8006164:	6813      	ldr	r3, [r2, #0]
 8006166:	43a3      	bics	r3, r4
 8006168:	6013      	str	r3, [r2, #0]
 800616a:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 800616e:	238c      	movs	r3, #140	; 0x8c
 8006170:	2220      	movs	r2, #32
 8006172:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006174:	2300      	movs	r3, #0
 8006176:	66c3      	str	r3, [r0, #108]	; 0x6c
  huart->RxISR = NULL;
 8006178:	6743      	str	r3, [r0, #116]	; 0x74
}
 800617a:	e7aa      	b.n	80060d2 <UART_DMAError+0x22>
 800617c:	ff7fffff 	.word	0xff7fffff
 8006180:	fffffedf 	.word	0xfffffedf
 8006184:	effffffe 	.word	0xeffffffe

08006188 <HAL_UARTEx_RxEventCallback>:
}
 8006188:	4770      	bx	lr
 800618a:	46c0      	nop			; (mov r8, r8)

0800618c <UART_DMARxHalfCplt>:
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800618c:	2301      	movs	r3, #1
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800618e:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8006190:	b510      	push	{r4, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006192:	6703      	str	r3, [r0, #112]	; 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006194:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8006196:	2b01      	cmp	r3, #1
 8006198:	d002      	beq.n	80061a0 <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 800619a:	f7ff ff85 	bl	80060a8 <HAL_UART_RxHalfCpltCallback>
}
 800619e:	bd10      	pop	{r4, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80061a0:	335b      	adds	r3, #91	; 0x5b
 80061a2:	5ac1      	ldrh	r1, [r0, r3]
 80061a4:	0849      	lsrs	r1, r1, #1
 80061a6:	f7ff ffef 	bl	8006188 <HAL_UARTEx_RxEventCallback>
 80061aa:	e7f8      	b.n	800619e <UART_DMARxHalfCplt+0x12>

080061ac <UART_DMAReceiveCplt>:
{
 80061ac:	0003      	movs	r3, r0
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80061ae:	681b      	ldr	r3, [r3, #0]
{
 80061b0:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	2320      	movs	r3, #32
 80061b6:	0019      	movs	r1, r3
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80061b8:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80061ba:	4011      	ands	r1, r2
 80061bc:	4213      	tst	r3, r2
 80061be:	d127      	bne.n	8006210 <UART_DMAReceiveCplt+0x64>
    huart->RxXferCount = 0U;
 80061c0:	225e      	movs	r2, #94	; 0x5e
 80061c2:	5281      	strh	r1, [r0, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061c4:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061c8:	3a5d      	subs	r2, #93	; 0x5d
 80061ca:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061ce:	6804      	ldr	r4, [r0, #0]
 80061d0:	4e1c      	ldr	r6, [pc, #112]	; (8006244 <UART_DMAReceiveCplt+0x98>)
 80061d2:	6821      	ldr	r1, [r4, #0]
 80061d4:	4031      	ands	r1, r6
 80061d6:	6021      	str	r1, [r4, #0]
 80061d8:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061dc:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061e0:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061e4:	6804      	ldr	r4, [r0, #0]
 80061e6:	68a1      	ldr	r1, [r4, #8]
 80061e8:	4391      	bics	r1, r2
 80061ea:	60a1      	str	r1, [r4, #8]
 80061ec:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061f0:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061f4:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061f8:	2540      	movs	r5, #64	; 0x40
 80061fa:	6801      	ldr	r1, [r0, #0]
 80061fc:	688a      	ldr	r2, [r1, #8]
 80061fe:	43aa      	bics	r2, r5
 8006200:	608a      	str	r2, [r1, #8]
 8006202:	f384 8810 	msr	PRIMASK, r4
    huart->RxState = HAL_UART_STATE_READY;
 8006206:	228c      	movs	r2, #140	; 0x8c
 8006208:	5083      	str	r3, [r0, r2]
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800620a:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800620c:	2b01      	cmp	r3, #1
 800620e:	d00c      	beq.n	800622a <UART_DMAReceiveCplt+0x7e>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006210:	2300      	movs	r3, #0
 8006212:	6703      	str	r3, [r0, #112]	; 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006214:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8006216:	2b01      	cmp	r3, #1
 8006218:	d002      	beq.n	8006220 <UART_DMAReceiveCplt+0x74>
    HAL_UART_RxCpltCallback(huart);
 800621a:	f7fd f86f 	bl	80032fc <HAL_UART_RxCpltCallback>
}
 800621e:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006220:	335b      	adds	r3, #91	; 0x5b
 8006222:	5ac1      	ldrh	r1, [r0, r3]
 8006224:	f7ff ffb0 	bl	8006188 <HAL_UARTEx_RxEventCallback>
 8006228:	e7f9      	b.n	800621e <UART_DMAReceiveCplt+0x72>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800622a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800622e:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006232:	2410      	movs	r4, #16
 8006234:	6802      	ldr	r2, [r0, #0]
 8006236:	6813      	ldr	r3, [r2, #0]
 8006238:	43a3      	bics	r3, r4
 800623a:	6013      	str	r3, [r2, #0]
 800623c:	f381 8810 	msr	PRIMASK, r1
}
 8006240:	e7e6      	b.n	8006210 <UART_DMAReceiveCplt+0x64>
 8006242:	46c0      	nop			; (mov r8, r8)
 8006244:	fffffeff 	.word	0xfffffeff

08006248 <UART_SetConfig>:
{
 8006248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800624a:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800624c:	6925      	ldr	r5, [r4, #16]
 800624e:	68a2      	ldr	r2, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8006250:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006252:	432a      	orrs	r2, r5
 8006254:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006256:	6819      	ldr	r1, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006258:	69c0      	ldr	r0, [r0, #28]
 800625a:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800625c:	4d75      	ldr	r5, [pc, #468]	; (8006434 <UART_SetConfig+0x1ec>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800625e:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006260:	4029      	ands	r1, r5
 8006262:	430a      	orrs	r2, r1
 8006264:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006266:	685a      	ldr	r2, [r3, #4]
 8006268:	4973      	ldr	r1, [pc, #460]	; (8006438 <UART_SetConfig+0x1f0>)
 800626a:	400a      	ands	r2, r1
 800626c:	68e1      	ldr	r1, [r4, #12]
 800626e:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006270:	4972      	ldr	r1, [pc, #456]	; (800643c <UART_SetConfig+0x1f4>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006272:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006274:	69a2      	ldr	r2, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006276:	428b      	cmp	r3, r1
 8006278:	d04c      	beq.n	8006314 <UART_SetConfig+0xcc>
    tmpreg |= huart->Init.OneBitSampling;
 800627a:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800627c:	6899      	ldr	r1, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 800627e:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006280:	4d6f      	ldr	r5, [pc, #444]	; (8006440 <UART_SetConfig+0x1f8>)
 8006282:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006284:	250f      	movs	r5, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006286:	430a      	orrs	r2, r1
 8006288:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800628a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800628c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800628e:	43aa      	bics	r2, r5
 8006290:	430a      	orrs	r2, r1
 8006292:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006294:	4a6b      	ldr	r2, [pc, #428]	; (8006444 <UART_SetConfig+0x1fc>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d009      	beq.n	80062ae <UART_SetConfig+0x66>
 800629a:	4a6b      	ldr	r2, [pc, #428]	; (8006448 <UART_SetConfig+0x200>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d01c      	beq.n	80062da <UART_SetConfig+0x92>
        ret = HAL_ERROR;
 80062a0:	2001      	movs	r0, #1
  huart->NbRxDataToProcess = 1;
 80062a2:	4b6a      	ldr	r3, [pc, #424]	; (800644c <UART_SetConfig+0x204>)
 80062a4:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 80062a6:	2300      	movs	r3, #0
 80062a8:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 80062aa:	67a3      	str	r3, [r4, #120]	; 0x78
}
 80062ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80062ae:	4b68      	ldr	r3, [pc, #416]	; (8006450 <UART_SetConfig+0x208>)
 80062b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80062b2:	2303      	movs	r3, #3
 80062b4:	4013      	ands	r3, r2
 80062b6:	3b01      	subs	r3, #1
 80062b8:	2b02      	cmp	r3, #2
 80062ba:	d80e      	bhi.n	80062da <UART_SetConfig+0x92>
 80062bc:	4a65      	ldr	r2, [pc, #404]	; (8006454 <UART_SetConfig+0x20c>)
 80062be:	5cd2      	ldrb	r2, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062c0:	2380      	movs	r3, #128	; 0x80
 80062c2:	021b      	lsls	r3, r3, #8
 80062c4:	4298      	cmp	r0, r3
 80062c6:	d100      	bne.n	80062ca <UART_SetConfig+0x82>
 80062c8:	e0a4      	b.n	8006414 <UART_SetConfig+0x1cc>
    switch (clocksource)
 80062ca:	2a04      	cmp	r2, #4
 80062cc:	d100      	bne.n	80062d0 <UART_SetConfig+0x88>
 80062ce:	e07c      	b.n	80063ca <UART_SetConfig+0x182>
 80062d0:	d974      	bls.n	80063bc <UART_SetConfig+0x174>
 80062d2:	0018      	movs	r0, r3
 80062d4:	2a08      	cmp	r2, #8
 80062d6:	d009      	beq.n	80062ec <UART_SetConfig+0xa4>
 80062d8:	e7e2      	b.n	80062a0 <UART_SetConfig+0x58>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062da:	2380      	movs	r3, #128	; 0x80
 80062dc:	021b      	lsls	r3, r3, #8
 80062de:	4298      	cmp	r0, r3
 80062e0:	d078      	beq.n	80063d4 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetPCLK1Freq();
 80062e2:	f7ff fbdd 	bl	8005aa0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80062e6:	2800      	cmp	r0, #0
 80062e8:	d012      	beq.n	8006310 <UART_SetConfig+0xc8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062ea:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80062ec:	4b5a      	ldr	r3, [pc, #360]	; (8006458 <UART_SetConfig+0x210>)
 80062ee:	0049      	lsls	r1, r1, #1
 80062f0:	5ac9      	ldrh	r1, [r1, r3]
 80062f2:	f7f9 ff23 	bl	800013c <__udivsi3>
 80062f6:	6865      	ldr	r5, [r4, #4]
 80062f8:	086b      	lsrs	r3, r5, #1
 80062fa:	18c0      	adds	r0, r0, r3
 80062fc:	0029      	movs	r1, r5
 80062fe:	f7f9 ff1d 	bl	800013c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006302:	0002      	movs	r2, r0
 8006304:	4b55      	ldr	r3, [pc, #340]	; (800645c <UART_SetConfig+0x214>)
 8006306:	3a10      	subs	r2, #16
 8006308:	429a      	cmp	r2, r3
 800630a:	d8c9      	bhi.n	80062a0 <UART_SetConfig+0x58>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800630c:	6823      	ldr	r3, [r4, #0]
 800630e:	60d8      	str	r0, [r3, #12]
 8006310:	2000      	movs	r0, #0
 8006312:	e7c6      	b.n	80062a2 <UART_SetConfig+0x5a>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006314:	6899      	ldr	r1, [r3, #8]
 8006316:	484a      	ldr	r0, [pc, #296]	; (8006440 <UART_SetConfig+0x1f8>)
 8006318:	4001      	ands	r1, r0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800631a:	200f      	movs	r0, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800631c:	430a      	orrs	r2, r1
 800631e:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006320:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006322:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006324:	4382      	bics	r2, r0
 8006326:	430a      	orrs	r2, r1
 8006328:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800632a:	22c0      	movs	r2, #192	; 0xc0
 800632c:	2080      	movs	r0, #128	; 0x80
 800632e:	4b48      	ldr	r3, [pc, #288]	; (8006450 <UART_SetConfig+0x208>)
 8006330:	0112      	lsls	r2, r2, #4
 8006332:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006334:	0100      	lsls	r0, r0, #4
 8006336:	4013      	ands	r3, r2
 8006338:	4283      	cmp	r3, r0
 800633a:	d049      	beq.n	80063d0 <UART_SetConfig+0x188>
 800633c:	d809      	bhi.n	8006352 <UART_SetConfig+0x10a>
 800633e:	2b00      	cmp	r3, #0
 8006340:	d035      	beq.n	80063ae <UART_SetConfig+0x166>
 8006342:	2280      	movs	r2, #128	; 0x80
 8006344:	00d2      	lsls	r2, r2, #3
 8006346:	4293      	cmp	r3, r2
 8006348:	d1aa      	bne.n	80062a0 <UART_SetConfig+0x58>
        pclk = HAL_RCC_GetSysClockFreq();
 800634a:	f7ff fa99 	bl	8005880 <HAL_RCC_GetSysClockFreq>
 800634e:	0005      	movs	r5, r0
        break;
 8006350:	e030      	b.n	80063b4 <UART_SetConfig+0x16c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006352:	4293      	cmp	r3, r2
 8006354:	d1a4      	bne.n	80062a0 <UART_SetConfig+0x58>
        pclk = (uint32_t) LSE_VALUE;
 8006356:	2580      	movs	r5, #128	; 0x80
 8006358:	022d      	lsls	r5, r5, #8
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800635a:	4b3f      	ldr	r3, [pc, #252]	; (8006458 <UART_SetConfig+0x210>)
 800635c:	0049      	lsls	r1, r1, #1
 800635e:	5acf      	ldrh	r7, [r1, r3]
 8006360:	0028      	movs	r0, r5
 8006362:	0039      	movs	r1, r7
 8006364:	f7f9 feea 	bl	800013c <__udivsi3>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006368:	6866      	ldr	r6, [r4, #4]
 800636a:	0073      	lsls	r3, r6, #1
 800636c:	199b      	adds	r3, r3, r6
 800636e:	4283      	cmp	r3, r0
 8006370:	d900      	bls.n	8006374 <UART_SetConfig+0x12c>
 8006372:	e795      	b.n	80062a0 <UART_SetConfig+0x58>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006374:	0333      	lsls	r3, r6, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006376:	4283      	cmp	r3, r0
 8006378:	d200      	bcs.n	800637c <UART_SetConfig+0x134>
 800637a:	e791      	b.n	80062a0 <UART_SetConfig+0x58>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800637c:	003a      	movs	r2, r7
 800637e:	2300      	movs	r3, #0
 8006380:	0028      	movs	r0, r5
 8006382:	2100      	movs	r1, #0
 8006384:	f7fa f8c8 	bl	8000518 <__aeabi_uldivmod>
 8006388:	020b      	lsls	r3, r1, #8
 800638a:	2100      	movs	r1, #0
 800638c:	0e05      	lsrs	r5, r0, #24
 800638e:	0202      	lsls	r2, r0, #8
 8006390:	432b      	orrs	r3, r5
 8006392:	0870      	lsrs	r0, r6, #1
 8006394:	1880      	adds	r0, r0, r2
 8006396:	4159      	adcs	r1, r3
 8006398:	0032      	movs	r2, r6
 800639a:	2300      	movs	r3, #0
 800639c:	f7fa f8bc 	bl	8000518 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80063a0:	4b2f      	ldr	r3, [pc, #188]	; (8006460 <UART_SetConfig+0x218>)
 80063a2:	18c2      	adds	r2, r0, r3
 80063a4:	4b2f      	ldr	r3, [pc, #188]	; (8006464 <UART_SetConfig+0x21c>)
 80063a6:	429a      	cmp	r2, r3
 80063a8:	d900      	bls.n	80063ac <UART_SetConfig+0x164>
 80063aa:	e779      	b.n	80062a0 <UART_SetConfig+0x58>
 80063ac:	e7ae      	b.n	800630c <UART_SetConfig+0xc4>
        pclk = HAL_RCC_GetPCLK1Freq();
 80063ae:	f7ff fb77 	bl	8005aa0 <HAL_RCC_GetPCLK1Freq>
 80063b2:	0005      	movs	r5, r0
    if (pclk != 0U)
 80063b4:	2d00      	cmp	r5, #0
 80063b6:	d0ab      	beq.n	8006310 <UART_SetConfig+0xc8>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80063b8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80063ba:	e7ce      	b.n	800635a <UART_SetConfig+0x112>
    switch (clocksource)
 80063bc:	2a00      	cmp	r2, #0
 80063be:	d090      	beq.n	80062e2 <UART_SetConfig+0x9a>
 80063c0:	2a02      	cmp	r2, #2
 80063c2:	d000      	beq.n	80063c6 <UART_SetConfig+0x17e>
 80063c4:	e76c      	b.n	80062a0 <UART_SetConfig+0x58>
        pclk = (uint32_t) HSI_VALUE;
 80063c6:	4828      	ldr	r0, [pc, #160]	; (8006468 <UART_SetConfig+0x220>)
 80063c8:	e790      	b.n	80062ec <UART_SetConfig+0xa4>
        pclk = HAL_RCC_GetSysClockFreq();
 80063ca:	f7ff fa59 	bl	8005880 <HAL_RCC_GetSysClockFreq>
        break;
 80063ce:	e78a      	b.n	80062e6 <UART_SetConfig+0x9e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80063d0:	4d25      	ldr	r5, [pc, #148]	; (8006468 <UART_SetConfig+0x220>)
 80063d2:	e7c2      	b.n	800635a <UART_SetConfig+0x112>
        pclk = HAL_RCC_GetPCLK1Freq();
 80063d4:	f7ff fb64 	bl	8005aa0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80063d8:	2800      	cmp	r0, #0
 80063da:	d099      	beq.n	8006310 <UART_SetConfig+0xc8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80063dc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80063de:	4b1e      	ldr	r3, [pc, #120]	; (8006458 <UART_SetConfig+0x210>)
 80063e0:	0049      	lsls	r1, r1, #1
 80063e2:	5ac9      	ldrh	r1, [r1, r3]
 80063e4:	f7f9 feaa 	bl	800013c <__udivsi3>
 80063e8:	6865      	ldr	r5, [r4, #4]
 80063ea:	0040      	lsls	r0, r0, #1
 80063ec:	086b      	lsrs	r3, r5, #1
 80063ee:	18c0      	adds	r0, r0, r3
 80063f0:	0029      	movs	r1, r5
 80063f2:	f7f9 fea3 	bl	800013c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063f6:	0002      	movs	r2, r0
 80063f8:	4b18      	ldr	r3, [pc, #96]	; (800645c <UART_SetConfig+0x214>)
 80063fa:	3a10      	subs	r2, #16
 80063fc:	429a      	cmp	r2, r3
 80063fe:	d900      	bls.n	8006402 <UART_SetConfig+0x1ba>
 8006400:	e74e      	b.n	80062a0 <UART_SetConfig+0x58>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006402:	4b1a      	ldr	r3, [pc, #104]	; (800646c <UART_SetConfig+0x224>)
        huart->Instance->BRR = brrtemp;
 8006404:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006406:	4003      	ands	r3, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006408:	0700      	lsls	r0, r0, #28
 800640a:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 800640c:	4318      	orrs	r0, r3
 800640e:	60d0      	str	r0, [r2, #12]
 8006410:	2000      	movs	r0, #0
 8006412:	e746      	b.n	80062a2 <UART_SetConfig+0x5a>
    switch (clocksource)
 8006414:	2a04      	cmp	r2, #4
 8006416:	d007      	beq.n	8006428 <UART_SetConfig+0x1e0>
 8006418:	d809      	bhi.n	800642e <UART_SetConfig+0x1e6>
 800641a:	2a00      	cmp	r2, #0
 800641c:	d0da      	beq.n	80063d4 <UART_SetConfig+0x18c>
 800641e:	2a02      	cmp	r2, #2
 8006420:	d000      	beq.n	8006424 <UART_SetConfig+0x1dc>
 8006422:	e73d      	b.n	80062a0 <UART_SetConfig+0x58>
        pclk = (uint32_t) HSI_VALUE;
 8006424:	4810      	ldr	r0, [pc, #64]	; (8006468 <UART_SetConfig+0x220>)
 8006426:	e7da      	b.n	80063de <UART_SetConfig+0x196>
        pclk = HAL_RCC_GetSysClockFreq();
 8006428:	f7ff fa2a 	bl	8005880 <HAL_RCC_GetSysClockFreq>
        break;
 800642c:	e7d4      	b.n	80063d8 <UART_SetConfig+0x190>
    switch (clocksource)
 800642e:	2a08      	cmp	r2, #8
 8006430:	d0d5      	beq.n	80063de <UART_SetConfig+0x196>
 8006432:	e735      	b.n	80062a0 <UART_SetConfig+0x58>
 8006434:	cfff69f3 	.word	0xcfff69f3
 8006438:	ffffcfff 	.word	0xffffcfff
 800643c:	40008000 	.word	0x40008000
 8006440:	11fff4ff 	.word	0x11fff4ff
 8006444:	40013800 	.word	0x40013800
 8006448:	40004400 	.word	0x40004400
 800644c:	00010001 	.word	0x00010001
 8006450:	40021000 	.word	0x40021000
 8006454:	0800b65c 	.word	0x0800b65c
 8006458:	0800b660 	.word	0x0800b660
 800645c:	0000ffef 	.word	0x0000ffef
 8006460:	fffffd00 	.word	0xfffffd00
 8006464:	000ffcff 	.word	0x000ffcff
 8006468:	00f42400 	.word	0x00f42400
 800646c:	0000fff0 	.word	0x0000fff0

08006470 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006470:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
 8006472:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006474:	07da      	lsls	r2, r3, #31
 8006476:	d506      	bpl.n	8006486 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006478:	6801      	ldr	r1, [r0, #0]
 800647a:	4c28      	ldr	r4, [pc, #160]	; (800651c <UART_AdvFeatureConfig+0xac>)
 800647c:	684a      	ldr	r2, [r1, #4]
 800647e:	4022      	ands	r2, r4
 8006480:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8006482:	4322      	orrs	r2, r4
 8006484:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006486:	079a      	lsls	r2, r3, #30
 8006488:	d506      	bpl.n	8006498 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800648a:	6801      	ldr	r1, [r0, #0]
 800648c:	4c24      	ldr	r4, [pc, #144]	; (8006520 <UART_AdvFeatureConfig+0xb0>)
 800648e:	684a      	ldr	r2, [r1, #4]
 8006490:	4022      	ands	r2, r4
 8006492:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8006494:	4322      	orrs	r2, r4
 8006496:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006498:	075a      	lsls	r2, r3, #29
 800649a:	d506      	bpl.n	80064aa <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800649c:	6801      	ldr	r1, [r0, #0]
 800649e:	4c21      	ldr	r4, [pc, #132]	; (8006524 <UART_AdvFeatureConfig+0xb4>)
 80064a0:	684a      	ldr	r2, [r1, #4]
 80064a2:	4022      	ands	r2, r4
 80064a4:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80064a6:	4322      	orrs	r2, r4
 80064a8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80064aa:	071a      	lsls	r2, r3, #28
 80064ac:	d506      	bpl.n	80064bc <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80064ae:	6801      	ldr	r1, [r0, #0]
 80064b0:	4c1d      	ldr	r4, [pc, #116]	; (8006528 <UART_AdvFeatureConfig+0xb8>)
 80064b2:	684a      	ldr	r2, [r1, #4]
 80064b4:	4022      	ands	r2, r4
 80064b6:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80064b8:	4322      	orrs	r2, r4
 80064ba:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80064bc:	06da      	lsls	r2, r3, #27
 80064be:	d506      	bpl.n	80064ce <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80064c0:	6801      	ldr	r1, [r0, #0]
 80064c2:	4c1a      	ldr	r4, [pc, #104]	; (800652c <UART_AdvFeatureConfig+0xbc>)
 80064c4:	688a      	ldr	r2, [r1, #8]
 80064c6:	4022      	ands	r2, r4
 80064c8:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80064ca:	4322      	orrs	r2, r4
 80064cc:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80064ce:	069a      	lsls	r2, r3, #26
 80064d0:	d506      	bpl.n	80064e0 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80064d2:	6801      	ldr	r1, [r0, #0]
 80064d4:	4c16      	ldr	r4, [pc, #88]	; (8006530 <UART_AdvFeatureConfig+0xc0>)
 80064d6:	688a      	ldr	r2, [r1, #8]
 80064d8:	4022      	ands	r2, r4
 80064da:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80064dc:	4322      	orrs	r2, r4
 80064de:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80064e0:	065a      	lsls	r2, r3, #25
 80064e2:	d50a      	bpl.n	80064fa <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80064e4:	6801      	ldr	r1, [r0, #0]
 80064e6:	4d13      	ldr	r5, [pc, #76]	; (8006534 <UART_AdvFeatureConfig+0xc4>)
 80064e8:	684a      	ldr	r2, [r1, #4]
 80064ea:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80064ec:	402a      	ands	r2, r5
 80064ee:	4322      	orrs	r2, r4
 80064f0:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80064f2:	2280      	movs	r2, #128	; 0x80
 80064f4:	0352      	lsls	r2, r2, #13
 80064f6:	4294      	cmp	r4, r2
 80064f8:	d009      	beq.n	800650e <UART_AdvFeatureConfig+0x9e>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80064fa:	061b      	lsls	r3, r3, #24
 80064fc:	d506      	bpl.n	800650c <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80064fe:	6802      	ldr	r2, [r0, #0]
 8006500:	490d      	ldr	r1, [pc, #52]	; (8006538 <UART_AdvFeatureConfig+0xc8>)
 8006502:	6853      	ldr	r3, [r2, #4]
 8006504:	400b      	ands	r3, r1
 8006506:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8006508:	430b      	orrs	r3, r1
 800650a:	6053      	str	r3, [r2, #4]
}
 800650c:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800650e:	684a      	ldr	r2, [r1, #4]
 8006510:	4c0a      	ldr	r4, [pc, #40]	; (800653c <UART_AdvFeatureConfig+0xcc>)
 8006512:	4022      	ands	r2, r4
 8006514:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8006516:	4322      	orrs	r2, r4
 8006518:	604a      	str	r2, [r1, #4]
 800651a:	e7ee      	b.n	80064fa <UART_AdvFeatureConfig+0x8a>
 800651c:	fffdffff 	.word	0xfffdffff
 8006520:	fffeffff 	.word	0xfffeffff
 8006524:	fffbffff 	.word	0xfffbffff
 8006528:	ffff7fff 	.word	0xffff7fff
 800652c:	ffffefff 	.word	0xffffefff
 8006530:	ffffdfff 	.word	0xffffdfff
 8006534:	ffefffff 	.word	0xffefffff
 8006538:	fff7ffff 	.word	0xfff7ffff
 800653c:	ff9fffff 	.word	0xff9fffff

08006540 <UART_WaitOnFlagUntilTimeout>:
{
 8006540:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006542:	4646      	mov	r6, r8
 8006544:	4698      	mov	r8, r3
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006546:	2304      	movs	r3, #4
{
 8006548:	464f      	mov	r7, r9
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800654a:	4699      	mov	r9, r3
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800654c:	2380      	movs	r3, #128	; 0x80
{
 800654e:	46d6      	mov	lr, sl
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006550:	011b      	lsls	r3, r3, #4
{
 8006552:	b5c0      	push	{r6, r7, lr}
 8006554:	0015      	movs	r5, r2
 8006556:	0007      	movs	r7, r0
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006558:	469a      	mov	sl, r3
{
 800655a:	000c      	movs	r4, r1
 800655c:	9e08      	ldr	r6, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800655e:	6801      	ldr	r1, [r0, #0]
 8006560:	1c73      	adds	r3, r6, #1
 8006562:	d10c      	bne.n	800657e <UART_WaitOnFlagUntilTimeout+0x3e>
 8006564:	69cb      	ldr	r3, [r1, #28]
 8006566:	4023      	ands	r3, r4
 8006568:	1b1b      	subs	r3, r3, r4
 800656a:	425a      	negs	r2, r3
 800656c:	4153      	adcs	r3, r2
 800656e:	42ab      	cmp	r3, r5
 8006570:	d0f8      	beq.n	8006564 <UART_WaitOnFlagUntilTimeout+0x24>
  return HAL_OK;
 8006572:	2000      	movs	r0, #0
}
 8006574:	bce0      	pop	{r5, r6, r7}
 8006576:	46ba      	mov	sl, r7
 8006578:	46b1      	mov	r9, r6
 800657a:	46a8      	mov	r8, r5
 800657c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800657e:	69cb      	ldr	r3, [r1, #28]
 8006580:	4023      	ands	r3, r4
 8006582:	1b1b      	subs	r3, r3, r4
 8006584:	425a      	negs	r2, r3
 8006586:	4153      	adcs	r3, r2
 8006588:	42ab      	cmp	r3, r5
 800658a:	d1f2      	bne.n	8006572 <UART_WaitOnFlagUntilTimeout+0x32>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800658c:	f7fd fd76 	bl	800407c <HAL_GetTick>
 8006590:	4643      	mov	r3, r8
 8006592:	1ac0      	subs	r0, r0, r3
 8006594:	42b0      	cmp	r0, r6
 8006596:	d82d      	bhi.n	80065f4 <UART_WaitOnFlagUntilTimeout+0xb4>
 8006598:	2e00      	cmp	r6, #0
 800659a:	d02b      	beq.n	80065f4 <UART_WaitOnFlagUntilTimeout+0xb4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800659c:	464a      	mov	r2, r9
 800659e:	6839      	ldr	r1, [r7, #0]
 80065a0:	680b      	ldr	r3, [r1, #0]
 80065a2:	421a      	tst	r2, r3
 80065a4:	d0dc      	beq.n	8006560 <UART_WaitOnFlagUntilTimeout+0x20>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80065a6:	4652      	mov	r2, sl
 80065a8:	69cb      	ldr	r3, [r1, #28]
 80065aa:	4213      	tst	r3, r2
 80065ac:	d0d8      	beq.n	8006560 <UART_WaitOnFlagUntilTimeout+0x20>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80065ae:	620a      	str	r2, [r1, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065b0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065b4:	2201      	movs	r2, #1
 80065b6:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80065ba:	6839      	ldr	r1, [r7, #0]
 80065bc:	4c1a      	ldr	r4, [pc, #104]	; (8006628 <UART_WaitOnFlagUntilTimeout+0xe8>)
 80065be:	680b      	ldr	r3, [r1, #0]
 80065c0:	4023      	ands	r3, r4
 80065c2:	600b      	str	r3, [r1, #0]
 80065c4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065c8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065cc:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065d0:	6839      	ldr	r1, [r7, #0]
 80065d2:	688b      	ldr	r3, [r1, #8]
 80065d4:	4393      	bics	r3, r2
 80065d6:	608b      	str	r3, [r1, #8]
 80065d8:	f380 8810 	msr	PRIMASK, r0
          huart->gState = HAL_UART_STATE_READY;
 80065dc:	2320      	movs	r3, #32
 80065de:	3287      	adds	r2, #135	; 0x87
 80065e0:	50bb      	str	r3, [r7, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80065e2:	3204      	adds	r2, #4
 80065e4:	50bb      	str	r3, [r7, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80065e6:	3204      	adds	r2, #4
 80065e8:	50bb      	str	r3, [r7, r2]
          __HAL_UNLOCK(huart);
 80065ea:	2200      	movs	r2, #0
 80065ec:	3364      	adds	r3, #100	; 0x64
          return HAL_TIMEOUT;
 80065ee:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 80065f0:	54fa      	strb	r2, [r7, r3]
          return HAL_TIMEOUT;
 80065f2:	e7bf      	b.n	8006574 <UART_WaitOnFlagUntilTimeout+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065f4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065f8:	2201      	movs	r2, #1
 80065fa:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80065fe:	6839      	ldr	r1, [r7, #0]
 8006600:	4c09      	ldr	r4, [pc, #36]	; (8006628 <UART_WaitOnFlagUntilTimeout+0xe8>)
 8006602:	680b      	ldr	r3, [r1, #0]
 8006604:	4023      	ands	r3, r4
 8006606:	600b      	str	r3, [r1, #0]
 8006608:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800660c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006610:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006614:	6839      	ldr	r1, [r7, #0]
 8006616:	688b      	ldr	r3, [r1, #8]
 8006618:	4393      	bics	r3, r2
 800661a:	608b      	str	r3, [r1, #8]
 800661c:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 8006620:	2320      	movs	r3, #32
 8006622:	3287      	adds	r2, #135	; 0x87
 8006624:	e7de      	b.n	80065e4 <UART_WaitOnFlagUntilTimeout+0xa4>
 8006626:	46c0      	nop			; (mov r8, r8)
 8006628:	fffffe5f 	.word	0xfffffe5f

0800662c <HAL_UART_Transmit>:
{
 800662c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800662e:	4657      	mov	r7, sl
 8006630:	464e      	mov	r6, r9
 8006632:	4645      	mov	r5, r8
 8006634:	46de      	mov	lr, fp
 8006636:	b5e0      	push	{r5, r6, r7, lr}
 8006638:	001e      	movs	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800663a:	2388      	movs	r3, #136	; 0x88
 800663c:	58c3      	ldr	r3, [r0, r3]
{
 800663e:	0005      	movs	r5, r0
 8006640:	000f      	movs	r7, r1
 8006642:	0014      	movs	r4, r2
 8006644:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8006646:	2b20      	cmp	r3, #32
 8006648:	d000      	beq.n	800664c <HAL_UART_Transmit+0x20>
 800664a:	e096      	b.n	800677a <HAL_UART_Transmit+0x14e>
    if ((pData == NULL) || (Size == 0U))
 800664c:	2900      	cmp	r1, #0
 800664e:	d049      	beq.n	80066e4 <HAL_UART_Transmit+0xb8>
 8006650:	2a00      	cmp	r2, #0
 8006652:	d047      	beq.n	80066e4 <HAL_UART_Transmit+0xb8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006654:	2380      	movs	r3, #128	; 0x80
 8006656:	6882      	ldr	r2, [r0, #8]
 8006658:	015b      	lsls	r3, r3, #5
 800665a:	429a      	cmp	r2, r3
 800665c:	d104      	bne.n	8006668 <HAL_UART_Transmit+0x3c>
 800665e:	6903      	ldr	r3, [r0, #16]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d101      	bne.n	8006668 <HAL_UART_Transmit+0x3c>
      if ((((uint32_t)pData) & 1U) != 0U)
 8006664:	07cb      	lsls	r3, r1, #31
 8006666:	d43d      	bmi.n	80066e4 <HAL_UART_Transmit+0xb8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006668:	2390      	movs	r3, #144	; 0x90
 800666a:	2200      	movs	r2, #0
 800666c:	50ea      	str	r2, [r5, r3]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800666e:	3b08      	subs	r3, #8
 8006670:	3221      	adds	r2, #33	; 0x21
 8006672:	50ea      	str	r2, [r5, r3]
    tickstart = HAL_GetTick();
 8006674:	f7fd fd02 	bl	800407c <HAL_GetTick>
    huart->TxXferSize  = Size;
 8006678:	2354      	movs	r3, #84	; 0x54
      pdata16bits = NULL;
 800667a:	2200      	movs	r2, #0
    huart->TxXferSize  = Size;
 800667c:	52ec      	strh	r4, [r5, r3]
    huart->TxXferCount = Size;
 800667e:	3302      	adds	r3, #2
 8006680:	52ec      	strh	r4, [r5, r3]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006682:	2380      	movs	r3, #128	; 0x80
      pdata16bits = NULL;
 8006684:	4693      	mov	fp, r2
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006686:	68aa      	ldr	r2, [r5, #8]
    tickstart = HAL_GetTick();
 8006688:	4681      	mov	r9, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800668a:	015b      	lsls	r3, r3, #5
 800668c:	429a      	cmp	r2, r3
 800668e:	d100      	bne.n	8006692 <HAL_UART_Transmit+0x66>
 8006690:	e095      	b.n	80067be <HAL_UART_Transmit+0x192>
    while (huart->TxXferCount > 0U)
 8006692:	2356      	movs	r3, #86	; 0x56
 8006694:	5aeb      	ldrh	r3, [r5, r3]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d016      	beq.n	80066c8 <HAL_UART_Transmit+0x9c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800669a:	2480      	movs	r4, #128	; 0x80
 800669c:	682a      	ldr	r2, [r5, #0]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800669e:	2380      	movs	r3, #128	; 0x80
 80066a0:	011b      	lsls	r3, r3, #4
 80066a2:	4698      	mov	r8, r3
 80066a4:	1c73      	adds	r3, r6, #1
 80066a6:	d125      	bne.n	80066f4 <HAL_UART_Transmit+0xc8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066a8:	69d3      	ldr	r3, [r2, #28]
 80066aa:	421c      	tst	r4, r3
 80066ac:	d0fc      	beq.n	80066a8 <HAL_UART_Transmit+0x7c>
      if (pdata8bits == NULL)
 80066ae:	2f00      	cmp	r7, #0
 80066b0:	d05a      	beq.n	8006768 <HAL_UART_Transmit+0x13c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80066b2:	783b      	ldrb	r3, [r7, #0]
        pdata8bits++;
 80066b4:	3701      	adds	r7, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80066b6:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80066b8:	2156      	movs	r1, #86	; 0x56
 80066ba:	5a6b      	ldrh	r3, [r5, r1]
 80066bc:	3b01      	subs	r3, #1
 80066be:	b29b      	uxth	r3, r3
 80066c0:	526b      	strh	r3, [r5, r1]
    while (huart->TxXferCount > 0U)
 80066c2:	5a6b      	ldrh	r3, [r5, r1]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d1ea      	bne.n	800669e <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80066c8:	464b      	mov	r3, r9
 80066ca:	2200      	movs	r2, #0
 80066cc:	2140      	movs	r1, #64	; 0x40
 80066ce:	0028      	movs	r0, r5
 80066d0:	9600      	str	r6, [sp, #0]
 80066d2:	f7ff ff35 	bl	8006540 <UART_WaitOnFlagUntilTimeout>
 80066d6:	2800      	cmp	r0, #0
 80066d8:	d000      	beq.n	80066dc <HAL_UART_Transmit+0xb0>
 80066da:	e077      	b.n	80067cc <HAL_UART_Transmit+0x1a0>
    huart->gState = HAL_UART_STATE_READY;
 80066dc:	2388      	movs	r3, #136	; 0x88
 80066de:	2220      	movs	r2, #32
 80066e0:	50ea      	str	r2, [r5, r3]
    return HAL_OK;
 80066e2:	e000      	b.n	80066e6 <HAL_UART_Transmit+0xba>
      return  HAL_ERROR;
 80066e4:	2001      	movs	r0, #1
}
 80066e6:	b003      	add	sp, #12
 80066e8:	bcf0      	pop	{r4, r5, r6, r7}
 80066ea:	46bb      	mov	fp, r7
 80066ec:	46b2      	mov	sl, r6
 80066ee:	46a9      	mov	r9, r5
 80066f0:	46a0      	mov	r8, r4
 80066f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066f4:	0021      	movs	r1, r4
 80066f6:	69d3      	ldr	r3, [r2, #28]
 80066f8:	4019      	ands	r1, r3
 80066fa:	468a      	mov	sl, r1
 80066fc:	421c      	tst	r4, r3
 80066fe:	d1d6      	bne.n	80066ae <HAL_UART_Transmit+0x82>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006700:	f7fd fcbc 	bl	800407c <HAL_GetTick>
 8006704:	464b      	mov	r3, r9
 8006706:	1ac0      	subs	r0, r0, r3
 8006708:	4286      	cmp	r6, r0
 800670a:	d338      	bcc.n	800677e <HAL_UART_Transmit+0x152>
 800670c:	2e00      	cmp	r6, #0
 800670e:	d036      	beq.n	800677e <HAL_UART_Transmit+0x152>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006710:	2104      	movs	r1, #4
 8006712:	682a      	ldr	r2, [r5, #0]
 8006714:	6813      	ldr	r3, [r2, #0]
 8006716:	4219      	tst	r1, r3
 8006718:	d0c4      	beq.n	80066a4 <HAL_UART_Transmit+0x78>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800671a:	4641      	mov	r1, r8
 800671c:	69d3      	ldr	r3, [r2, #28]
 800671e:	420b      	tst	r3, r1
 8006720:	d0c0      	beq.n	80066a4 <HAL_UART_Transmit+0x78>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006722:	6211      	str	r1, [r2, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006724:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006728:	2201      	movs	r2, #1
 800672a:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800672e:	6829      	ldr	r1, [r5, #0]
 8006730:	4c27      	ldr	r4, [pc, #156]	; (80067d0 <HAL_UART_Transmit+0x1a4>)
 8006732:	680b      	ldr	r3, [r1, #0]
 8006734:	4023      	ands	r3, r4
 8006736:	600b      	str	r3, [r1, #0]
 8006738:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800673c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006740:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006744:	6829      	ldr	r1, [r5, #0]
 8006746:	688b      	ldr	r3, [r1, #8]
 8006748:	4393      	bics	r3, r2
 800674a:	608b      	str	r3, [r1, #8]
 800674c:	f380 8810 	msr	PRIMASK, r0
          huart->gState = HAL_UART_STATE_READY;
 8006750:	2320      	movs	r3, #32
 8006752:	3287      	adds	r2, #135	; 0x87
 8006754:	50ab      	str	r3, [r5, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8006756:	3204      	adds	r2, #4
 8006758:	50ab      	str	r3, [r5, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800675a:	3204      	adds	r2, #4
 800675c:	50ab      	str	r3, [r5, r2]
          __HAL_UNLOCK(huart);
 800675e:	4652      	mov	r2, sl
 8006760:	3364      	adds	r3, #100	; 0x64
        return HAL_TIMEOUT;
 8006762:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8006764:	54ea      	strb	r2, [r5, r3]
          return HAL_TIMEOUT;
 8006766:	e7be      	b.n	80066e6 <HAL_UART_Transmit+0xba>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006768:	465b      	mov	r3, fp
 800676a:	881b      	ldrh	r3, [r3, #0]
 800676c:	05db      	lsls	r3, r3, #23
 800676e:	0ddb      	lsrs	r3, r3, #23
 8006770:	6293      	str	r3, [r2, #40]	; 0x28
        pdata16bits++;
 8006772:	2302      	movs	r3, #2
 8006774:	469c      	mov	ip, r3
 8006776:	44e3      	add	fp, ip
      huart->TxXferCount--;
 8006778:	e79e      	b.n	80066b8 <HAL_UART_Transmit+0x8c>
    return HAL_BUSY;
 800677a:	2002      	movs	r0, #2
 800677c:	e7b3      	b.n	80066e6 <HAL_UART_Transmit+0xba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800677e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006782:	2201      	movs	r2, #1
 8006784:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006788:	6829      	ldr	r1, [r5, #0]
 800678a:	4c11      	ldr	r4, [pc, #68]	; (80067d0 <HAL_UART_Transmit+0x1a4>)
 800678c:	680b      	ldr	r3, [r1, #0]
 800678e:	4023      	ands	r3, r4
 8006790:	600b      	str	r3, [r1, #0]
 8006792:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006796:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800679a:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800679e:	6829      	ldr	r1, [r5, #0]
 80067a0:	688b      	ldr	r3, [r1, #8]
 80067a2:	4393      	bics	r3, r2
 80067a4:	608b      	str	r3, [r1, #8]
 80067a6:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 80067aa:	2320      	movs	r3, #32
 80067ac:	3287      	adds	r2, #135	; 0x87
 80067ae:	50ab      	str	r3, [r5, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80067b0:	3204      	adds	r2, #4
 80067b2:	50ab      	str	r3, [r5, r2]
        __HAL_UNLOCK(huart);
 80067b4:	2200      	movs	r2, #0
 80067b6:	3364      	adds	r3, #100	; 0x64
        return HAL_TIMEOUT;
 80067b8:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 80067ba:	54ea      	strb	r2, [r5, r3]
        return HAL_TIMEOUT;
 80067bc:	e793      	b.n	80066e6 <HAL_UART_Transmit+0xba>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067be:	692b      	ldr	r3, [r5, #16]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d000      	beq.n	80067c6 <HAL_UART_Transmit+0x19a>
 80067c4:	e765      	b.n	8006692 <HAL_UART_Transmit+0x66>
 80067c6:	46bb      	mov	fp, r7
      pdata8bits  = NULL;
 80067c8:	2700      	movs	r7, #0
 80067ca:	e762      	b.n	8006692 <HAL_UART_Transmit+0x66>
      return HAL_TIMEOUT;
 80067cc:	2003      	movs	r0, #3
 80067ce:	e78a      	b.n	80066e6 <HAL_UART_Transmit+0xba>
 80067d0:	fffffe5f 	.word	0xfffffe5f

080067d4 <HAL_UART_Init>:
{
 80067d4:	b530      	push	{r4, r5, lr}
 80067d6:	0004      	movs	r4, r0
 80067d8:	b083      	sub	sp, #12
  if (huart == NULL)
 80067da:	2800      	cmp	r0, #0
 80067dc:	d04e      	beq.n	800687c <HAL_UART_Init+0xa8>
  if (huart->gState == HAL_UART_STATE_RESET)
 80067de:	2388      	movs	r3, #136	; 0x88
 80067e0:	58c3      	ldr	r3, [r0, r3]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d04c      	beq.n	8006880 <HAL_UART_Init+0xac>
  huart->gState = HAL_UART_STATE_BUSY;
 80067e6:	2388      	movs	r3, #136	; 0x88
 80067e8:	2224      	movs	r2, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80067ea:	2101      	movs	r1, #1
  huart->gState = HAL_UART_STATE_BUSY;
 80067ec:	50e2      	str	r2, [r4, r3]
  __HAL_UART_DISABLE(huart);
 80067ee:	6822      	ldr	r2, [r4, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80067f0:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80067f2:	6813      	ldr	r3, [r2, #0]
 80067f4:	438b      	bics	r3, r1
 80067f6:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80067f8:	f7ff fd26 	bl	8006248 <UART_SetConfig>
 80067fc:	2801      	cmp	r0, #1
 80067fe:	d03d      	beq.n	800687c <HAL_UART_Init+0xa8>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006800:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006802:	2b00      	cmp	r3, #0
 8006804:	d136      	bne.n	8006874 <HAL_UART_Init+0xa0>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006806:	6823      	ldr	r3, [r4, #0]
 8006808:	4926      	ldr	r1, [pc, #152]	; (80068a4 <HAL_UART_Init+0xd0>)
 800680a:	685a      	ldr	r2, [r3, #4]
 800680c:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800680e:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006810:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006812:	689a      	ldr	r2, [r3, #8]
 8006814:	438a      	bics	r2, r1
 8006816:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	3929      	subs	r1, #41	; 0x29
 800681c:	430a      	orrs	r2, r1
 800681e:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006820:	2390      	movs	r3, #144	; 0x90
 8006822:	2200      	movs	r2, #0
 8006824:	50e2      	str	r2, [r4, r3]
  tickstart = HAL_GetTick();
 8006826:	f7fd fc29 	bl	800407c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800682a:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800682c:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800682e:	681a      	ldr	r2, [r3, #0]
 8006830:	0712      	lsls	r2, r2, #28
 8006832:	d40f      	bmi.n	8006854 <HAL_UART_Init+0x80>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	075b      	lsls	r3, r3, #29
 8006838:	d427      	bmi.n	800688a <HAL_UART_Init+0xb6>
  huart->gState = HAL_UART_STATE_READY;
 800683a:	2320      	movs	r3, #32
 800683c:	2288      	movs	r2, #136	; 0x88
 800683e:	50a3      	str	r3, [r4, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006840:	3204      	adds	r2, #4
 8006842:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006844:	2300      	movs	r3, #0
  return HAL_OK;
 8006846:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 8006848:	3a08      	subs	r2, #8
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800684a:	66e3      	str	r3, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800684c:	6723      	str	r3, [r4, #112]	; 0x70
  __HAL_UNLOCK(huart);
 800684e:	54a3      	strb	r3, [r4, r2]
}
 8006850:	b003      	add	sp, #12
 8006852:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006854:	2180      	movs	r1, #128	; 0x80
 8006856:	4b14      	ldr	r3, [pc, #80]	; (80068a8 <HAL_UART_Init+0xd4>)
 8006858:	2200      	movs	r2, #0
 800685a:	9300      	str	r3, [sp, #0]
 800685c:	0389      	lsls	r1, r1, #14
 800685e:	0003      	movs	r3, r0
 8006860:	0020      	movs	r0, r4
 8006862:	f7ff fe6d 	bl	8006540 <UART_WaitOnFlagUntilTimeout>
 8006866:	2800      	cmp	r0, #0
 8006868:	d11a      	bne.n	80068a0 <HAL_UART_Init+0xcc>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800686a:	6823      	ldr	r3, [r4, #0]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	075b      	lsls	r3, r3, #29
 8006870:	d5e3      	bpl.n	800683a <HAL_UART_Init+0x66>
 8006872:	e00a      	b.n	800688a <HAL_UART_Init+0xb6>
    UART_AdvFeatureConfig(huart);
 8006874:	0020      	movs	r0, r4
 8006876:	f7ff fdfb 	bl	8006470 <UART_AdvFeatureConfig>
 800687a:	e7c4      	b.n	8006806 <HAL_UART_Init+0x32>
    return HAL_ERROR;
 800687c:	2001      	movs	r0, #1
 800687e:	e7e7      	b.n	8006850 <HAL_UART_Init+0x7c>
    huart->Lock = HAL_UNLOCKED;
 8006880:	2284      	movs	r2, #132	; 0x84
 8006882:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 8006884:	f7fd fa78 	bl	8003d78 <HAL_UART_MspInit>
 8006888:	e7ad      	b.n	80067e6 <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800688a:	2180      	movs	r1, #128	; 0x80
 800688c:	4b06      	ldr	r3, [pc, #24]	; (80068a8 <HAL_UART_Init+0xd4>)
 800688e:	2200      	movs	r2, #0
 8006890:	9300      	str	r3, [sp, #0]
 8006892:	0020      	movs	r0, r4
 8006894:	002b      	movs	r3, r5
 8006896:	03c9      	lsls	r1, r1, #15
 8006898:	f7ff fe52 	bl	8006540 <UART_WaitOnFlagUntilTimeout>
 800689c:	2800      	cmp	r0, #0
 800689e:	d0cc      	beq.n	800683a <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 80068a0:	2003      	movs	r0, #3
 80068a2:	e7d5      	b.n	8006850 <HAL_UART_Init+0x7c>
 80068a4:	ffffb7ff 	.word	0xffffb7ff
 80068a8:	01ffffff 	.word	0x01ffffff

080068ac <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80068ac:	b570      	push	{r4, r5, r6, lr}

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80068ae:	2484      	movs	r4, #132	; 0x84
 80068b0:	5d03      	ldrb	r3, [r0, r4]
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d012      	beq.n	80068dc <HAL_UARTEx_DisableFifoMode+0x30>

  huart->gState = HAL_UART_STATE_BUSY;
 80068b6:	2588      	movs	r5, #136	; 0x88
 80068b8:	2324      	movs	r3, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80068ba:	2601      	movs	r6, #1
  huart->gState = HAL_UART_STATE_BUSY;
 80068bc:	5143      	str	r3, [r0, r5]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068be:	6803      	ldr	r3, [r0, #0]
 80068c0:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80068c2:	6819      	ldr	r1, [r3, #0]
 80068c4:	43b1      	bics	r1, r6
 80068c6:	6019      	str	r1, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80068c8:	4905      	ldr	r1, [pc, #20]	; (80068e0 <HAL_UARTEx_DisableFifoMode+0x34>)
 80068ca:	400a      	ands	r2, r1
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80068cc:	2100      	movs	r1, #0
 80068ce:	6641      	str	r1, [r0, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80068d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80068d2:	2320      	movs	r3, #32
 80068d4:	5143      	str	r3, [r0, r5]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80068d6:	5501      	strb	r1, [r0, r4]

  return HAL_OK;
 80068d8:	2000      	movs	r0, #0
}
 80068da:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 80068dc:	2002      	movs	r0, #2
 80068de:	e7fc      	b.n	80068da <HAL_UARTEx_DisableFifoMode+0x2e>
 80068e0:	dfffffff 	.word	0xdfffffff

080068e4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80068e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068e6:	46d6      	mov	lr, sl
 80068e8:	464f      	mov	r7, r9
 80068ea:	4646      	mov	r6, r8
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80068ec:	2384      	movs	r3, #132	; 0x84
{
 80068ee:	b5c0      	push	{r6, r7, lr}
  __HAL_LOCK(huart);
 80068f0:	5cc3      	ldrb	r3, [r0, r3]
{
 80068f2:	0004      	movs	r4, r0
 80068f4:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d03d      	beq.n	8006976 <HAL_UARTEx_SetTxFifoThreshold+0x92>

  huart->gState = HAL_UART_STATE_BUSY;
 80068fa:	2388      	movs	r3, #136	; 0x88
 80068fc:	2124      	movs	r1, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068fe:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8006900:	50c1      	str	r1, [r0, r3]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006902:	682e      	ldr	r6, [r5, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006904:	682b      	ldr	r3, [r5, #0]
 8006906:	3923      	subs	r1, #35	; 0x23
 8006908:	438b      	bics	r3, r1
 800690a:	602b      	str	r3, [r5, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800690c:	68ab      	ldr	r3, [r5, #8]
 800690e:	00db      	lsls	r3, r3, #3
 8006910:	08d9      	lsrs	r1, r3, #3
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006912:	6e43      	ldr	r3, [r0, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006914:	4311      	orrs	r1, r2
 8006916:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006918:	2b00      	cmp	r3, #0
 800691a:	d029      	beq.n	8006970 <HAL_UARTEx_SetTxFifoThreshold+0x8c>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800691c:	68ab      	ldr	r3, [r5, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800691e:	4a17      	ldr	r2, [pc, #92]	; (800697c <HAL_UARTEx_SetTxFifoThreshold+0x98>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006920:	4698      	mov	r8, r3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006922:	4692      	mov	sl, r2
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006924:	68ab      	ldr	r3, [r5, #8]
 8006926:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006928:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[tx_fifo_threshold];
 800692a:	4a15      	ldr	r2, [pc, #84]	; (8006980 <HAL_UARTEx_SetTxFifoThreshold+0x9c>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800692c:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 800692e:	5cd1      	ldrb	r1, [r2, r3]
 8006930:	4691      	mov	r9, r2
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006932:	f7f9 fc8d 	bl	8000250 <__divsi3>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006936:	4643      	mov	r3, r8
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006938:	4652      	mov	r2, sl
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800693a:	011b      	lsls	r3, r3, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800693c:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800693e:	b287      	uxth	r7, r0
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006940:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[rx_fifo_threshold];
 8006942:	464a      	mov	r2, r9
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006944:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006946:	5cd1      	ldrb	r1, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006948:	f7f9 fc82 	bl	8000250 <__divsi3>
 800694c:	b280      	uxth	r0, r0
 800694e:	2368      	movs	r3, #104	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 8006950:	2220      	movs	r2, #32
 8006952:	52e0      	strh	r0, [r4, r3]
 8006954:	3302      	adds	r3, #2
 8006956:	52e7      	strh	r7, [r4, r3]
 8006958:	331e      	adds	r3, #30
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800695a:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 800695c:	50e2      	str	r2, [r4, r3]
  __HAL_UNLOCK(huart);
 800695e:	2200      	movs	r2, #0
  return HAL_OK;
 8006960:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 8006962:	3b04      	subs	r3, #4
 8006964:	54e2      	strb	r2, [r4, r3]
}
 8006966:	bce0      	pop	{r5, r6, r7}
 8006968:	46ba      	mov	sl, r7
 800696a:	46b1      	mov	r9, r6
 800696c:	46a8      	mov	r8, r5
 800696e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    huart->NbRxDataToProcess = 1U;
 8006970:	2001      	movs	r0, #1
    huart->NbTxDataToProcess = 1U;
 8006972:	2701      	movs	r7, #1
 8006974:	e7eb      	b.n	800694e <HAL_UARTEx_SetTxFifoThreshold+0x6a>
  __HAL_LOCK(huart);
 8006976:	2002      	movs	r0, #2
 8006978:	e7f5      	b.n	8006966 <HAL_UARTEx_SetTxFifoThreshold+0x82>
 800697a:	46c0      	nop			; (mov r8, r8)
 800697c:	0800b680 	.word	0x0800b680
 8006980:	0800b678 	.word	0x0800b678

08006984 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8006984:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006986:	46d6      	mov	lr, sl
 8006988:	464f      	mov	r7, r9
 800698a:	4646      	mov	r6, r8
  __HAL_LOCK(huart);
 800698c:	2384      	movs	r3, #132	; 0x84
{
 800698e:	b5c0      	push	{r6, r7, lr}
  __HAL_LOCK(huart);
 8006990:	5cc3      	ldrb	r3, [r0, r3]
{
 8006992:	0004      	movs	r4, r0
 8006994:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 8006996:	2b01      	cmp	r3, #1
 8006998:	d03d      	beq.n	8006a16 <HAL_UARTEx_SetRxFifoThreshold+0x92>
  huart->gState = HAL_UART_STATE_BUSY;
 800699a:	2388      	movs	r3, #136	; 0x88
 800699c:	2124      	movs	r1, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800699e:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80069a0:	50c1      	str	r1, [r0, r3]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069a2:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80069a4:	682b      	ldr	r3, [r5, #0]
 80069a6:	3923      	subs	r1, #35	; 0x23
 80069a8:	438b      	bics	r3, r1
 80069aa:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80069ac:	68a9      	ldr	r1, [r5, #8]
 80069ae:	4b1b      	ldr	r3, [pc, #108]	; (8006a1c <HAL_UARTEx_SetRxFifoThreshold+0x98>)
 80069b0:	4019      	ands	r1, r3
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80069b2:	6e43      	ldr	r3, [r0, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80069b4:	4311      	orrs	r1, r2
 80069b6:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d029      	beq.n	8006a10 <HAL_UARTEx_SetRxFifoThreshold+0x8c>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80069bc:	68ab      	ldr	r3, [r5, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80069be:	4a18      	ldr	r2, [pc, #96]	; (8006a20 <HAL_UARTEx_SetRxFifoThreshold+0x9c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80069c0:	4698      	mov	r8, r3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80069c2:	4692      	mov	sl, r2
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80069c4:	68ab      	ldr	r3, [r5, #8]
 80069c6:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80069c8:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[tx_fifo_threshold];
 80069ca:	4a16      	ldr	r2, [pc, #88]	; (8006a24 <HAL_UARTEx_SetRxFifoThreshold+0xa0>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80069cc:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 80069ce:	5cd1      	ldrb	r1, [r2, r3]
 80069d0:	4691      	mov	r9, r2
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80069d2:	f7f9 fc3d 	bl	8000250 <__divsi3>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80069d6:	4643      	mov	r3, r8
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80069d8:	4652      	mov	r2, sl
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80069da:	011b      	lsls	r3, r3, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80069dc:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80069de:	b287      	uxth	r7, r0
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80069e0:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[rx_fifo_threshold];
 80069e2:	464a      	mov	r2, r9
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80069e4:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 80069e6:	5cd1      	ldrb	r1, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80069e8:	f7f9 fc32 	bl	8000250 <__divsi3>
 80069ec:	b280      	uxth	r0, r0
 80069ee:	2368      	movs	r3, #104	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 80069f0:	2220      	movs	r2, #32
 80069f2:	52e0      	strh	r0, [r4, r3]
 80069f4:	3302      	adds	r3, #2
 80069f6:	52e7      	strh	r7, [r4, r3]
 80069f8:	331e      	adds	r3, #30
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80069fa:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 80069fc:	50e2      	str	r2, [r4, r3]
  __HAL_UNLOCK(huart);
 80069fe:	2200      	movs	r2, #0
  return HAL_OK;
 8006a00:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 8006a02:	3b04      	subs	r3, #4
 8006a04:	54e2      	strb	r2, [r4, r3]
}
 8006a06:	bce0      	pop	{r5, r6, r7}
 8006a08:	46ba      	mov	sl, r7
 8006a0a:	46b1      	mov	r9, r6
 8006a0c:	46a8      	mov	r8, r5
 8006a0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    huart->NbRxDataToProcess = 1U;
 8006a10:	2001      	movs	r0, #1
    huart->NbTxDataToProcess = 1U;
 8006a12:	2701      	movs	r7, #1
 8006a14:	e7eb      	b.n	80069ee <HAL_UARTEx_SetRxFifoThreshold+0x6a>
  __HAL_LOCK(huart);
 8006a16:	2002      	movs	r0, #2
 8006a18:	e7f5      	b.n	8006a06 <HAL_UARTEx_SetRxFifoThreshold+0x82>
 8006a1a:	46c0      	nop			; (mov r8, r8)
 8006a1c:	f1ffffff 	.word	0xf1ffffff
 8006a20:	0800b680 	.word	0x0800b680
 8006a24:	0800b678 	.word	0x0800b678

08006a28 <atoi>:
 8006a28:	b510      	push	{r4, lr}
 8006a2a:	220a      	movs	r2, #10
 8006a2c:	2100      	movs	r1, #0
 8006a2e:	f001 fe9b 	bl	8008768 <strtol>
 8006a32:	bd10      	pop	{r4, pc}

08006a34 <__errno>:
 8006a34:	4b01      	ldr	r3, [pc, #4]	; (8006a3c <__errno+0x8>)
 8006a36:	6818      	ldr	r0, [r3, #0]
 8006a38:	4770      	bx	lr
 8006a3a:	46c0      	nop			; (mov r8, r8)
 8006a3c:	2000000c 	.word	0x2000000c

08006a40 <__libc_init_array>:
 8006a40:	b570      	push	{r4, r5, r6, lr}
 8006a42:	2600      	movs	r6, #0
 8006a44:	4d0c      	ldr	r5, [pc, #48]	; (8006a78 <__libc_init_array+0x38>)
 8006a46:	4c0d      	ldr	r4, [pc, #52]	; (8006a7c <__libc_init_array+0x3c>)
 8006a48:	1b64      	subs	r4, r4, r5
 8006a4a:	10a4      	asrs	r4, r4, #2
 8006a4c:	42a6      	cmp	r6, r4
 8006a4e:	d109      	bne.n	8006a64 <__libc_init_array+0x24>
 8006a50:	2600      	movs	r6, #0
 8006a52:	f004 fd53 	bl	800b4fc <_init>
 8006a56:	4d0a      	ldr	r5, [pc, #40]	; (8006a80 <__libc_init_array+0x40>)
 8006a58:	4c0a      	ldr	r4, [pc, #40]	; (8006a84 <__libc_init_array+0x44>)
 8006a5a:	1b64      	subs	r4, r4, r5
 8006a5c:	10a4      	asrs	r4, r4, #2
 8006a5e:	42a6      	cmp	r6, r4
 8006a60:	d105      	bne.n	8006a6e <__libc_init_array+0x2e>
 8006a62:	bd70      	pop	{r4, r5, r6, pc}
 8006a64:	00b3      	lsls	r3, r6, #2
 8006a66:	58eb      	ldr	r3, [r5, r3]
 8006a68:	4798      	blx	r3
 8006a6a:	3601      	adds	r6, #1
 8006a6c:	e7ee      	b.n	8006a4c <__libc_init_array+0xc>
 8006a6e:	00b3      	lsls	r3, r6, #2
 8006a70:	58eb      	ldr	r3, [r5, r3]
 8006a72:	4798      	blx	r3
 8006a74:	3601      	adds	r6, #1
 8006a76:	e7f2      	b.n	8006a5e <__libc_init_array+0x1e>
 8006a78:	0800bb3c 	.word	0x0800bb3c
 8006a7c:	0800bb3c 	.word	0x0800bb3c
 8006a80:	0800bb3c 	.word	0x0800bb3c
 8006a84:	0800bb40 	.word	0x0800bb40

08006a88 <malloc>:
 8006a88:	b510      	push	{r4, lr}
 8006a8a:	4b03      	ldr	r3, [pc, #12]	; (8006a98 <malloc+0x10>)
 8006a8c:	0001      	movs	r1, r0
 8006a8e:	6818      	ldr	r0, [r3, #0]
 8006a90:	f000 f882 	bl	8006b98 <_malloc_r>
 8006a94:	bd10      	pop	{r4, pc}
 8006a96:	46c0      	nop			; (mov r8, r8)
 8006a98:	2000000c 	.word	0x2000000c

08006a9c <memcpy>:
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	b510      	push	{r4, lr}
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	d100      	bne.n	8006aa6 <memcpy+0xa>
 8006aa4:	bd10      	pop	{r4, pc}
 8006aa6:	5ccc      	ldrb	r4, [r1, r3]
 8006aa8:	54c4      	strb	r4, [r0, r3]
 8006aaa:	3301      	adds	r3, #1
 8006aac:	e7f8      	b.n	8006aa0 <memcpy+0x4>

08006aae <memset>:
 8006aae:	0003      	movs	r3, r0
 8006ab0:	1882      	adds	r2, r0, r2
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d100      	bne.n	8006ab8 <memset+0xa>
 8006ab6:	4770      	bx	lr
 8006ab8:	7019      	strb	r1, [r3, #0]
 8006aba:	3301      	adds	r3, #1
 8006abc:	e7f9      	b.n	8006ab2 <memset+0x4>
	...

08006ac0 <_free_r>:
 8006ac0:	b570      	push	{r4, r5, r6, lr}
 8006ac2:	0005      	movs	r5, r0
 8006ac4:	2900      	cmp	r1, #0
 8006ac6:	d010      	beq.n	8006aea <_free_r+0x2a>
 8006ac8:	1f0c      	subs	r4, r1, #4
 8006aca:	6823      	ldr	r3, [r4, #0]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	da00      	bge.n	8006ad2 <_free_r+0x12>
 8006ad0:	18e4      	adds	r4, r4, r3
 8006ad2:	0028      	movs	r0, r5
 8006ad4:	f003 f890 	bl	8009bf8 <__malloc_lock>
 8006ad8:	4a1d      	ldr	r2, [pc, #116]	; (8006b50 <_free_r+0x90>)
 8006ada:	6813      	ldr	r3, [r2, #0]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d105      	bne.n	8006aec <_free_r+0x2c>
 8006ae0:	6063      	str	r3, [r4, #4]
 8006ae2:	6014      	str	r4, [r2, #0]
 8006ae4:	0028      	movs	r0, r5
 8006ae6:	f003 f88f 	bl	8009c08 <__malloc_unlock>
 8006aea:	bd70      	pop	{r4, r5, r6, pc}
 8006aec:	42a3      	cmp	r3, r4
 8006aee:	d908      	bls.n	8006b02 <_free_r+0x42>
 8006af0:	6821      	ldr	r1, [r4, #0]
 8006af2:	1860      	adds	r0, r4, r1
 8006af4:	4283      	cmp	r3, r0
 8006af6:	d1f3      	bne.n	8006ae0 <_free_r+0x20>
 8006af8:	6818      	ldr	r0, [r3, #0]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	1841      	adds	r1, r0, r1
 8006afe:	6021      	str	r1, [r4, #0]
 8006b00:	e7ee      	b.n	8006ae0 <_free_r+0x20>
 8006b02:	001a      	movs	r2, r3
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d001      	beq.n	8006b0e <_free_r+0x4e>
 8006b0a:	42a3      	cmp	r3, r4
 8006b0c:	d9f9      	bls.n	8006b02 <_free_r+0x42>
 8006b0e:	6811      	ldr	r1, [r2, #0]
 8006b10:	1850      	adds	r0, r2, r1
 8006b12:	42a0      	cmp	r0, r4
 8006b14:	d10b      	bne.n	8006b2e <_free_r+0x6e>
 8006b16:	6820      	ldr	r0, [r4, #0]
 8006b18:	1809      	adds	r1, r1, r0
 8006b1a:	1850      	adds	r0, r2, r1
 8006b1c:	6011      	str	r1, [r2, #0]
 8006b1e:	4283      	cmp	r3, r0
 8006b20:	d1e0      	bne.n	8006ae4 <_free_r+0x24>
 8006b22:	6818      	ldr	r0, [r3, #0]
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	1841      	adds	r1, r0, r1
 8006b28:	6011      	str	r1, [r2, #0]
 8006b2a:	6053      	str	r3, [r2, #4]
 8006b2c:	e7da      	b.n	8006ae4 <_free_r+0x24>
 8006b2e:	42a0      	cmp	r0, r4
 8006b30:	d902      	bls.n	8006b38 <_free_r+0x78>
 8006b32:	230c      	movs	r3, #12
 8006b34:	602b      	str	r3, [r5, #0]
 8006b36:	e7d5      	b.n	8006ae4 <_free_r+0x24>
 8006b38:	6821      	ldr	r1, [r4, #0]
 8006b3a:	1860      	adds	r0, r4, r1
 8006b3c:	4283      	cmp	r3, r0
 8006b3e:	d103      	bne.n	8006b48 <_free_r+0x88>
 8006b40:	6818      	ldr	r0, [r3, #0]
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	1841      	adds	r1, r0, r1
 8006b46:	6021      	str	r1, [r4, #0]
 8006b48:	6063      	str	r3, [r4, #4]
 8006b4a:	6054      	str	r4, [r2, #4]
 8006b4c:	e7ca      	b.n	8006ae4 <_free_r+0x24>
 8006b4e:	46c0      	nop			; (mov r8, r8)
 8006b50:	20000540 	.word	0x20000540

08006b54 <sbrk_aligned>:
 8006b54:	b570      	push	{r4, r5, r6, lr}
 8006b56:	4e0f      	ldr	r6, [pc, #60]	; (8006b94 <sbrk_aligned+0x40>)
 8006b58:	000d      	movs	r5, r1
 8006b5a:	6831      	ldr	r1, [r6, #0]
 8006b5c:	0004      	movs	r4, r0
 8006b5e:	2900      	cmp	r1, #0
 8006b60:	d102      	bne.n	8006b68 <sbrk_aligned+0x14>
 8006b62:	f000 ff05 	bl	8007970 <_sbrk_r>
 8006b66:	6030      	str	r0, [r6, #0]
 8006b68:	0029      	movs	r1, r5
 8006b6a:	0020      	movs	r0, r4
 8006b6c:	f000 ff00 	bl	8007970 <_sbrk_r>
 8006b70:	1c43      	adds	r3, r0, #1
 8006b72:	d00a      	beq.n	8006b8a <sbrk_aligned+0x36>
 8006b74:	2303      	movs	r3, #3
 8006b76:	1cc5      	adds	r5, r0, #3
 8006b78:	439d      	bics	r5, r3
 8006b7a:	42a8      	cmp	r0, r5
 8006b7c:	d007      	beq.n	8006b8e <sbrk_aligned+0x3a>
 8006b7e:	1a29      	subs	r1, r5, r0
 8006b80:	0020      	movs	r0, r4
 8006b82:	f000 fef5 	bl	8007970 <_sbrk_r>
 8006b86:	1c43      	adds	r3, r0, #1
 8006b88:	d101      	bne.n	8006b8e <sbrk_aligned+0x3a>
 8006b8a:	2501      	movs	r5, #1
 8006b8c:	426d      	negs	r5, r5
 8006b8e:	0028      	movs	r0, r5
 8006b90:	bd70      	pop	{r4, r5, r6, pc}
 8006b92:	46c0      	nop			; (mov r8, r8)
 8006b94:	20000544 	.word	0x20000544

08006b98 <_malloc_r>:
 8006b98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b9a:	2203      	movs	r2, #3
 8006b9c:	1ccb      	adds	r3, r1, #3
 8006b9e:	4393      	bics	r3, r2
 8006ba0:	3308      	adds	r3, #8
 8006ba2:	0006      	movs	r6, r0
 8006ba4:	001f      	movs	r7, r3
 8006ba6:	2b0c      	cmp	r3, #12
 8006ba8:	d232      	bcs.n	8006c10 <_malloc_r+0x78>
 8006baa:	270c      	movs	r7, #12
 8006bac:	42b9      	cmp	r1, r7
 8006bae:	d831      	bhi.n	8006c14 <_malloc_r+0x7c>
 8006bb0:	0030      	movs	r0, r6
 8006bb2:	f003 f821 	bl	8009bf8 <__malloc_lock>
 8006bb6:	4d32      	ldr	r5, [pc, #200]	; (8006c80 <_malloc_r+0xe8>)
 8006bb8:	682b      	ldr	r3, [r5, #0]
 8006bba:	001c      	movs	r4, r3
 8006bbc:	2c00      	cmp	r4, #0
 8006bbe:	d12e      	bne.n	8006c1e <_malloc_r+0x86>
 8006bc0:	0039      	movs	r1, r7
 8006bc2:	0030      	movs	r0, r6
 8006bc4:	f7ff ffc6 	bl	8006b54 <sbrk_aligned>
 8006bc8:	0004      	movs	r4, r0
 8006bca:	1c43      	adds	r3, r0, #1
 8006bcc:	d11e      	bne.n	8006c0c <_malloc_r+0x74>
 8006bce:	682c      	ldr	r4, [r5, #0]
 8006bd0:	0025      	movs	r5, r4
 8006bd2:	2d00      	cmp	r5, #0
 8006bd4:	d14a      	bne.n	8006c6c <_malloc_r+0xd4>
 8006bd6:	6823      	ldr	r3, [r4, #0]
 8006bd8:	0029      	movs	r1, r5
 8006bda:	18e3      	adds	r3, r4, r3
 8006bdc:	0030      	movs	r0, r6
 8006bde:	9301      	str	r3, [sp, #4]
 8006be0:	f000 fec6 	bl	8007970 <_sbrk_r>
 8006be4:	9b01      	ldr	r3, [sp, #4]
 8006be6:	4283      	cmp	r3, r0
 8006be8:	d143      	bne.n	8006c72 <_malloc_r+0xda>
 8006bea:	6823      	ldr	r3, [r4, #0]
 8006bec:	3703      	adds	r7, #3
 8006bee:	1aff      	subs	r7, r7, r3
 8006bf0:	2303      	movs	r3, #3
 8006bf2:	439f      	bics	r7, r3
 8006bf4:	3708      	adds	r7, #8
 8006bf6:	2f0c      	cmp	r7, #12
 8006bf8:	d200      	bcs.n	8006bfc <_malloc_r+0x64>
 8006bfa:	270c      	movs	r7, #12
 8006bfc:	0039      	movs	r1, r7
 8006bfe:	0030      	movs	r0, r6
 8006c00:	f7ff ffa8 	bl	8006b54 <sbrk_aligned>
 8006c04:	1c43      	adds	r3, r0, #1
 8006c06:	d034      	beq.n	8006c72 <_malloc_r+0xda>
 8006c08:	6823      	ldr	r3, [r4, #0]
 8006c0a:	19df      	adds	r7, r3, r7
 8006c0c:	6027      	str	r7, [r4, #0]
 8006c0e:	e013      	b.n	8006c38 <_malloc_r+0xa0>
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	dacb      	bge.n	8006bac <_malloc_r+0x14>
 8006c14:	230c      	movs	r3, #12
 8006c16:	2500      	movs	r5, #0
 8006c18:	6033      	str	r3, [r6, #0]
 8006c1a:	0028      	movs	r0, r5
 8006c1c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006c1e:	6822      	ldr	r2, [r4, #0]
 8006c20:	1bd1      	subs	r1, r2, r7
 8006c22:	d420      	bmi.n	8006c66 <_malloc_r+0xce>
 8006c24:	290b      	cmp	r1, #11
 8006c26:	d917      	bls.n	8006c58 <_malloc_r+0xc0>
 8006c28:	19e2      	adds	r2, r4, r7
 8006c2a:	6027      	str	r7, [r4, #0]
 8006c2c:	42a3      	cmp	r3, r4
 8006c2e:	d111      	bne.n	8006c54 <_malloc_r+0xbc>
 8006c30:	602a      	str	r2, [r5, #0]
 8006c32:	6863      	ldr	r3, [r4, #4]
 8006c34:	6011      	str	r1, [r2, #0]
 8006c36:	6053      	str	r3, [r2, #4]
 8006c38:	0030      	movs	r0, r6
 8006c3a:	0025      	movs	r5, r4
 8006c3c:	f002 ffe4 	bl	8009c08 <__malloc_unlock>
 8006c40:	2207      	movs	r2, #7
 8006c42:	350b      	adds	r5, #11
 8006c44:	1d23      	adds	r3, r4, #4
 8006c46:	4395      	bics	r5, r2
 8006c48:	1aea      	subs	r2, r5, r3
 8006c4a:	429d      	cmp	r5, r3
 8006c4c:	d0e5      	beq.n	8006c1a <_malloc_r+0x82>
 8006c4e:	1b5b      	subs	r3, r3, r5
 8006c50:	50a3      	str	r3, [r4, r2]
 8006c52:	e7e2      	b.n	8006c1a <_malloc_r+0x82>
 8006c54:	605a      	str	r2, [r3, #4]
 8006c56:	e7ec      	b.n	8006c32 <_malloc_r+0x9a>
 8006c58:	6862      	ldr	r2, [r4, #4]
 8006c5a:	42a3      	cmp	r3, r4
 8006c5c:	d101      	bne.n	8006c62 <_malloc_r+0xca>
 8006c5e:	602a      	str	r2, [r5, #0]
 8006c60:	e7ea      	b.n	8006c38 <_malloc_r+0xa0>
 8006c62:	605a      	str	r2, [r3, #4]
 8006c64:	e7e8      	b.n	8006c38 <_malloc_r+0xa0>
 8006c66:	0023      	movs	r3, r4
 8006c68:	6864      	ldr	r4, [r4, #4]
 8006c6a:	e7a7      	b.n	8006bbc <_malloc_r+0x24>
 8006c6c:	002c      	movs	r4, r5
 8006c6e:	686d      	ldr	r5, [r5, #4]
 8006c70:	e7af      	b.n	8006bd2 <_malloc_r+0x3a>
 8006c72:	230c      	movs	r3, #12
 8006c74:	0030      	movs	r0, r6
 8006c76:	6033      	str	r3, [r6, #0]
 8006c78:	f002 ffc6 	bl	8009c08 <__malloc_unlock>
 8006c7c:	e7cd      	b.n	8006c1a <_malloc_r+0x82>
 8006c7e:	46c0      	nop			; (mov r8, r8)
 8006c80:	20000540 	.word	0x20000540

08006c84 <__cvt>:
 8006c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c86:	001e      	movs	r6, r3
 8006c88:	2300      	movs	r3, #0
 8006c8a:	0014      	movs	r4, r2
 8006c8c:	b08b      	sub	sp, #44	; 0x2c
 8006c8e:	429e      	cmp	r6, r3
 8006c90:	da04      	bge.n	8006c9c <__cvt+0x18>
 8006c92:	2180      	movs	r1, #128	; 0x80
 8006c94:	0609      	lsls	r1, r1, #24
 8006c96:	1873      	adds	r3, r6, r1
 8006c98:	001e      	movs	r6, r3
 8006c9a:	232d      	movs	r3, #45	; 0x2d
 8006c9c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006c9e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006ca0:	7013      	strb	r3, [r2, #0]
 8006ca2:	2320      	movs	r3, #32
 8006ca4:	2203      	movs	r2, #3
 8006ca6:	439f      	bics	r7, r3
 8006ca8:	2f46      	cmp	r7, #70	; 0x46
 8006caa:	d007      	beq.n	8006cbc <__cvt+0x38>
 8006cac:	003b      	movs	r3, r7
 8006cae:	3b45      	subs	r3, #69	; 0x45
 8006cb0:	4259      	negs	r1, r3
 8006cb2:	414b      	adcs	r3, r1
 8006cb4:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006cb6:	3a01      	subs	r2, #1
 8006cb8:	18cb      	adds	r3, r1, r3
 8006cba:	9310      	str	r3, [sp, #64]	; 0x40
 8006cbc:	ab09      	add	r3, sp, #36	; 0x24
 8006cbe:	9304      	str	r3, [sp, #16]
 8006cc0:	ab08      	add	r3, sp, #32
 8006cc2:	9303      	str	r3, [sp, #12]
 8006cc4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006cc6:	9200      	str	r2, [sp, #0]
 8006cc8:	9302      	str	r3, [sp, #8]
 8006cca:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006ccc:	0022      	movs	r2, r4
 8006cce:	9301      	str	r3, [sp, #4]
 8006cd0:	0033      	movs	r3, r6
 8006cd2:	f001 fde1 	bl	8008898 <_dtoa_r>
 8006cd6:	0005      	movs	r5, r0
 8006cd8:	2f47      	cmp	r7, #71	; 0x47
 8006cda:	d102      	bne.n	8006ce2 <__cvt+0x5e>
 8006cdc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006cde:	07db      	lsls	r3, r3, #31
 8006ce0:	d528      	bpl.n	8006d34 <__cvt+0xb0>
 8006ce2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006ce4:	18eb      	adds	r3, r5, r3
 8006ce6:	9307      	str	r3, [sp, #28]
 8006ce8:	2f46      	cmp	r7, #70	; 0x46
 8006cea:	d114      	bne.n	8006d16 <__cvt+0x92>
 8006cec:	782b      	ldrb	r3, [r5, #0]
 8006cee:	2b30      	cmp	r3, #48	; 0x30
 8006cf0:	d10c      	bne.n	8006d0c <__cvt+0x88>
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	0020      	movs	r0, r4
 8006cf8:	0031      	movs	r1, r6
 8006cfa:	f7f9 fba5 	bl	8000448 <__aeabi_dcmpeq>
 8006cfe:	2800      	cmp	r0, #0
 8006d00:	d104      	bne.n	8006d0c <__cvt+0x88>
 8006d02:	2301      	movs	r3, #1
 8006d04:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006d06:	1a9b      	subs	r3, r3, r2
 8006d08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006d0a:	6013      	str	r3, [r2, #0]
 8006d0c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006d0e:	9a07      	ldr	r2, [sp, #28]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	18d3      	adds	r3, r2, r3
 8006d14:	9307      	str	r3, [sp, #28]
 8006d16:	2200      	movs	r2, #0
 8006d18:	2300      	movs	r3, #0
 8006d1a:	0020      	movs	r0, r4
 8006d1c:	0031      	movs	r1, r6
 8006d1e:	f7f9 fb93 	bl	8000448 <__aeabi_dcmpeq>
 8006d22:	2800      	cmp	r0, #0
 8006d24:	d001      	beq.n	8006d2a <__cvt+0xa6>
 8006d26:	9b07      	ldr	r3, [sp, #28]
 8006d28:	9309      	str	r3, [sp, #36]	; 0x24
 8006d2a:	2230      	movs	r2, #48	; 0x30
 8006d2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d2e:	9907      	ldr	r1, [sp, #28]
 8006d30:	428b      	cmp	r3, r1
 8006d32:	d306      	bcc.n	8006d42 <__cvt+0xbe>
 8006d34:	0028      	movs	r0, r5
 8006d36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d38:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006d3a:	1b5b      	subs	r3, r3, r5
 8006d3c:	6013      	str	r3, [r2, #0]
 8006d3e:	b00b      	add	sp, #44	; 0x2c
 8006d40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d42:	1c59      	adds	r1, r3, #1
 8006d44:	9109      	str	r1, [sp, #36]	; 0x24
 8006d46:	701a      	strb	r2, [r3, #0]
 8006d48:	e7f0      	b.n	8006d2c <__cvt+0xa8>

08006d4a <__exponent>:
 8006d4a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d4c:	1c83      	adds	r3, r0, #2
 8006d4e:	b087      	sub	sp, #28
 8006d50:	9303      	str	r3, [sp, #12]
 8006d52:	0005      	movs	r5, r0
 8006d54:	000c      	movs	r4, r1
 8006d56:	232b      	movs	r3, #43	; 0x2b
 8006d58:	7002      	strb	r2, [r0, #0]
 8006d5a:	2900      	cmp	r1, #0
 8006d5c:	da01      	bge.n	8006d62 <__exponent+0x18>
 8006d5e:	424c      	negs	r4, r1
 8006d60:	3302      	adds	r3, #2
 8006d62:	706b      	strb	r3, [r5, #1]
 8006d64:	2c09      	cmp	r4, #9
 8006d66:	dd31      	ble.n	8006dcc <__exponent+0x82>
 8006d68:	270a      	movs	r7, #10
 8006d6a:	ab04      	add	r3, sp, #16
 8006d6c:	1dde      	adds	r6, r3, #7
 8006d6e:	0020      	movs	r0, r4
 8006d70:	0039      	movs	r1, r7
 8006d72:	9601      	str	r6, [sp, #4]
 8006d74:	f7f9 fb52 	bl	800041c <__aeabi_idivmod>
 8006d78:	3e01      	subs	r6, #1
 8006d7a:	3130      	adds	r1, #48	; 0x30
 8006d7c:	0020      	movs	r0, r4
 8006d7e:	7031      	strb	r1, [r6, #0]
 8006d80:	0039      	movs	r1, r7
 8006d82:	9402      	str	r4, [sp, #8]
 8006d84:	f7f9 fa64 	bl	8000250 <__divsi3>
 8006d88:	9b02      	ldr	r3, [sp, #8]
 8006d8a:	0004      	movs	r4, r0
 8006d8c:	2b63      	cmp	r3, #99	; 0x63
 8006d8e:	dcee      	bgt.n	8006d6e <__exponent+0x24>
 8006d90:	9b01      	ldr	r3, [sp, #4]
 8006d92:	3430      	adds	r4, #48	; 0x30
 8006d94:	1e9a      	subs	r2, r3, #2
 8006d96:	0013      	movs	r3, r2
 8006d98:	9903      	ldr	r1, [sp, #12]
 8006d9a:	7014      	strb	r4, [r2, #0]
 8006d9c:	a804      	add	r0, sp, #16
 8006d9e:	3007      	adds	r0, #7
 8006da0:	4298      	cmp	r0, r3
 8006da2:	d80e      	bhi.n	8006dc2 <__exponent+0x78>
 8006da4:	ab04      	add	r3, sp, #16
 8006da6:	3307      	adds	r3, #7
 8006da8:	2000      	movs	r0, #0
 8006daa:	429a      	cmp	r2, r3
 8006dac:	d804      	bhi.n	8006db8 <__exponent+0x6e>
 8006dae:	ab04      	add	r3, sp, #16
 8006db0:	3009      	adds	r0, #9
 8006db2:	18c0      	adds	r0, r0, r3
 8006db4:	9b01      	ldr	r3, [sp, #4]
 8006db6:	1ac0      	subs	r0, r0, r3
 8006db8:	9b03      	ldr	r3, [sp, #12]
 8006dba:	1818      	adds	r0, r3, r0
 8006dbc:	1b40      	subs	r0, r0, r5
 8006dbe:	b007      	add	sp, #28
 8006dc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dc2:	7818      	ldrb	r0, [r3, #0]
 8006dc4:	3301      	adds	r3, #1
 8006dc6:	7008      	strb	r0, [r1, #0]
 8006dc8:	3101      	adds	r1, #1
 8006dca:	e7e7      	b.n	8006d9c <__exponent+0x52>
 8006dcc:	2330      	movs	r3, #48	; 0x30
 8006dce:	18e4      	adds	r4, r4, r3
 8006dd0:	70ab      	strb	r3, [r5, #2]
 8006dd2:	1d28      	adds	r0, r5, #4
 8006dd4:	70ec      	strb	r4, [r5, #3]
 8006dd6:	e7f1      	b.n	8006dbc <__exponent+0x72>

08006dd8 <_printf_float>:
 8006dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006dda:	b095      	sub	sp, #84	; 0x54
 8006ddc:	000c      	movs	r4, r1
 8006dde:	9209      	str	r2, [sp, #36]	; 0x24
 8006de0:	001e      	movs	r6, r3
 8006de2:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8006de4:	0007      	movs	r7, r0
 8006de6:	f002 fee5 	bl	8009bb4 <_localeconv_r>
 8006dea:	6803      	ldr	r3, [r0, #0]
 8006dec:	0018      	movs	r0, r3
 8006dee:	930c      	str	r3, [sp, #48]	; 0x30
 8006df0:	f7f9 f988 	bl	8000104 <strlen>
 8006df4:	2300      	movs	r3, #0
 8006df6:	9312      	str	r3, [sp, #72]	; 0x48
 8006df8:	7e23      	ldrb	r3, [r4, #24]
 8006dfa:	2207      	movs	r2, #7
 8006dfc:	930a      	str	r3, [sp, #40]	; 0x28
 8006dfe:	6823      	ldr	r3, [r4, #0]
 8006e00:	900e      	str	r0, [sp, #56]	; 0x38
 8006e02:	930d      	str	r3, [sp, #52]	; 0x34
 8006e04:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006e06:	682b      	ldr	r3, [r5, #0]
 8006e08:	05c9      	lsls	r1, r1, #23
 8006e0a:	d547      	bpl.n	8006e9c <_printf_float+0xc4>
 8006e0c:	189b      	adds	r3, r3, r2
 8006e0e:	4393      	bics	r3, r2
 8006e10:	001a      	movs	r2, r3
 8006e12:	3208      	adds	r2, #8
 8006e14:	602a      	str	r2, [r5, #0]
 8006e16:	681a      	ldr	r2, [r3, #0]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	64a2      	str	r2, [r4, #72]	; 0x48
 8006e1c:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006e1e:	2201      	movs	r2, #1
 8006e20:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006e22:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8006e24:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e26:	006b      	lsls	r3, r5, #1
 8006e28:	085b      	lsrs	r3, r3, #1
 8006e2a:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e2c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006e2e:	4ba7      	ldr	r3, [pc, #668]	; (80070cc <_printf_float+0x2f4>)
 8006e30:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006e32:	4252      	negs	r2, r2
 8006e34:	f7fb fe06 	bl	8002a44 <__aeabi_dcmpun>
 8006e38:	2800      	cmp	r0, #0
 8006e3a:	d131      	bne.n	8006ea0 <_printf_float+0xc8>
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	4ba3      	ldr	r3, [pc, #652]	; (80070cc <_printf_float+0x2f4>)
 8006e40:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006e42:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006e44:	4252      	negs	r2, r2
 8006e46:	f7f9 fb0f 	bl	8000468 <__aeabi_dcmple>
 8006e4a:	2800      	cmp	r0, #0
 8006e4c:	d128      	bne.n	8006ea0 <_printf_float+0xc8>
 8006e4e:	2200      	movs	r2, #0
 8006e50:	2300      	movs	r3, #0
 8006e52:	0029      	movs	r1, r5
 8006e54:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006e56:	f7f9 fafd 	bl	8000454 <__aeabi_dcmplt>
 8006e5a:	2800      	cmp	r0, #0
 8006e5c:	d003      	beq.n	8006e66 <_printf_float+0x8e>
 8006e5e:	0023      	movs	r3, r4
 8006e60:	222d      	movs	r2, #45	; 0x2d
 8006e62:	3343      	adds	r3, #67	; 0x43
 8006e64:	701a      	strb	r2, [r3, #0]
 8006e66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e68:	4d99      	ldr	r5, [pc, #612]	; (80070d0 <_printf_float+0x2f8>)
 8006e6a:	2b47      	cmp	r3, #71	; 0x47
 8006e6c:	d900      	bls.n	8006e70 <_printf_float+0x98>
 8006e6e:	4d99      	ldr	r5, [pc, #612]	; (80070d4 <_printf_float+0x2fc>)
 8006e70:	2303      	movs	r3, #3
 8006e72:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e74:	6123      	str	r3, [r4, #16]
 8006e76:	3301      	adds	r3, #1
 8006e78:	439a      	bics	r2, r3
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	6022      	str	r2, [r4, #0]
 8006e7e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e82:	0021      	movs	r1, r4
 8006e84:	0038      	movs	r0, r7
 8006e86:	9600      	str	r6, [sp, #0]
 8006e88:	aa13      	add	r2, sp, #76	; 0x4c
 8006e8a:	f000 f9e7 	bl	800725c <_printf_common>
 8006e8e:	1c43      	adds	r3, r0, #1
 8006e90:	d000      	beq.n	8006e94 <_printf_float+0xbc>
 8006e92:	e0a2      	b.n	8006fda <_printf_float+0x202>
 8006e94:	2001      	movs	r0, #1
 8006e96:	4240      	negs	r0, r0
 8006e98:	b015      	add	sp, #84	; 0x54
 8006e9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e9c:	3307      	adds	r3, #7
 8006e9e:	e7b6      	b.n	8006e0e <_printf_float+0x36>
 8006ea0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006ea2:	002b      	movs	r3, r5
 8006ea4:	0010      	movs	r0, r2
 8006ea6:	0029      	movs	r1, r5
 8006ea8:	f7fb fdcc 	bl	8002a44 <__aeabi_dcmpun>
 8006eac:	2800      	cmp	r0, #0
 8006eae:	d00b      	beq.n	8006ec8 <_printf_float+0xf0>
 8006eb0:	2d00      	cmp	r5, #0
 8006eb2:	da03      	bge.n	8006ebc <_printf_float+0xe4>
 8006eb4:	0023      	movs	r3, r4
 8006eb6:	222d      	movs	r2, #45	; 0x2d
 8006eb8:	3343      	adds	r3, #67	; 0x43
 8006eba:	701a      	strb	r2, [r3, #0]
 8006ebc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ebe:	4d86      	ldr	r5, [pc, #536]	; (80070d8 <_printf_float+0x300>)
 8006ec0:	2b47      	cmp	r3, #71	; 0x47
 8006ec2:	d9d5      	bls.n	8006e70 <_printf_float+0x98>
 8006ec4:	4d85      	ldr	r5, [pc, #532]	; (80070dc <_printf_float+0x304>)
 8006ec6:	e7d3      	b.n	8006e70 <_printf_float+0x98>
 8006ec8:	2220      	movs	r2, #32
 8006eca:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006ecc:	6863      	ldr	r3, [r4, #4]
 8006ece:	4391      	bics	r1, r2
 8006ed0:	910f      	str	r1, [sp, #60]	; 0x3c
 8006ed2:	1c5a      	adds	r2, r3, #1
 8006ed4:	d149      	bne.n	8006f6a <_printf_float+0x192>
 8006ed6:	3307      	adds	r3, #7
 8006ed8:	6063      	str	r3, [r4, #4]
 8006eda:	2380      	movs	r3, #128	; 0x80
 8006edc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006ede:	00db      	lsls	r3, r3, #3
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	9206      	str	r2, [sp, #24]
 8006ee6:	aa12      	add	r2, sp, #72	; 0x48
 8006ee8:	9205      	str	r2, [sp, #20]
 8006eea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006eec:	a908      	add	r1, sp, #32
 8006eee:	9204      	str	r2, [sp, #16]
 8006ef0:	aa11      	add	r2, sp, #68	; 0x44
 8006ef2:	9203      	str	r2, [sp, #12]
 8006ef4:	2223      	movs	r2, #35	; 0x23
 8006ef6:	6023      	str	r3, [r4, #0]
 8006ef8:	9301      	str	r3, [sp, #4]
 8006efa:	6863      	ldr	r3, [r4, #4]
 8006efc:	1852      	adds	r2, r2, r1
 8006efe:	9202      	str	r2, [sp, #8]
 8006f00:	9300      	str	r3, [sp, #0]
 8006f02:	0038      	movs	r0, r7
 8006f04:	002b      	movs	r3, r5
 8006f06:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006f08:	f7ff febc 	bl	8006c84 <__cvt>
 8006f0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f0e:	0005      	movs	r5, r0
 8006f10:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006f12:	2b47      	cmp	r3, #71	; 0x47
 8006f14:	d108      	bne.n	8006f28 <_printf_float+0x150>
 8006f16:	1ccb      	adds	r3, r1, #3
 8006f18:	db02      	blt.n	8006f20 <_printf_float+0x148>
 8006f1a:	6863      	ldr	r3, [r4, #4]
 8006f1c:	4299      	cmp	r1, r3
 8006f1e:	dd48      	ble.n	8006fb2 <_printf_float+0x1da>
 8006f20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f22:	3b02      	subs	r3, #2
 8006f24:	b2db      	uxtb	r3, r3
 8006f26:	930a      	str	r3, [sp, #40]	; 0x28
 8006f28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f2a:	2b65      	cmp	r3, #101	; 0x65
 8006f2c:	d824      	bhi.n	8006f78 <_printf_float+0x1a0>
 8006f2e:	0020      	movs	r0, r4
 8006f30:	001a      	movs	r2, r3
 8006f32:	3901      	subs	r1, #1
 8006f34:	3050      	adds	r0, #80	; 0x50
 8006f36:	9111      	str	r1, [sp, #68]	; 0x44
 8006f38:	f7ff ff07 	bl	8006d4a <__exponent>
 8006f3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006f3e:	900b      	str	r0, [sp, #44]	; 0x2c
 8006f40:	1813      	adds	r3, r2, r0
 8006f42:	6123      	str	r3, [r4, #16]
 8006f44:	2a01      	cmp	r2, #1
 8006f46:	dc02      	bgt.n	8006f4e <_printf_float+0x176>
 8006f48:	6822      	ldr	r2, [r4, #0]
 8006f4a:	07d2      	lsls	r2, r2, #31
 8006f4c:	d501      	bpl.n	8006f52 <_printf_float+0x17a>
 8006f4e:	3301      	adds	r3, #1
 8006f50:	6123      	str	r3, [r4, #16]
 8006f52:	2323      	movs	r3, #35	; 0x23
 8006f54:	aa08      	add	r2, sp, #32
 8006f56:	189b      	adds	r3, r3, r2
 8006f58:	781b      	ldrb	r3, [r3, #0]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d100      	bne.n	8006f60 <_printf_float+0x188>
 8006f5e:	e78f      	b.n	8006e80 <_printf_float+0xa8>
 8006f60:	0023      	movs	r3, r4
 8006f62:	222d      	movs	r2, #45	; 0x2d
 8006f64:	3343      	adds	r3, #67	; 0x43
 8006f66:	701a      	strb	r2, [r3, #0]
 8006f68:	e78a      	b.n	8006e80 <_printf_float+0xa8>
 8006f6a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006f6c:	2a47      	cmp	r2, #71	; 0x47
 8006f6e:	d1b4      	bne.n	8006eda <_printf_float+0x102>
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d1b2      	bne.n	8006eda <_printf_float+0x102>
 8006f74:	3301      	adds	r3, #1
 8006f76:	e7af      	b.n	8006ed8 <_printf_float+0x100>
 8006f78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f7a:	2b66      	cmp	r3, #102	; 0x66
 8006f7c:	d11b      	bne.n	8006fb6 <_printf_float+0x1de>
 8006f7e:	6863      	ldr	r3, [r4, #4]
 8006f80:	2900      	cmp	r1, #0
 8006f82:	dd0d      	ble.n	8006fa0 <_printf_float+0x1c8>
 8006f84:	6121      	str	r1, [r4, #16]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d102      	bne.n	8006f90 <_printf_float+0x1b8>
 8006f8a:	6822      	ldr	r2, [r4, #0]
 8006f8c:	07d2      	lsls	r2, r2, #31
 8006f8e:	d502      	bpl.n	8006f96 <_printf_float+0x1be>
 8006f90:	3301      	adds	r3, #1
 8006f92:	1859      	adds	r1, r3, r1
 8006f94:	6121      	str	r1, [r4, #16]
 8006f96:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006f98:	65a3      	str	r3, [r4, #88]	; 0x58
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f9e:	e7d8      	b.n	8006f52 <_printf_float+0x17a>
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d103      	bne.n	8006fac <_printf_float+0x1d4>
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	6821      	ldr	r1, [r4, #0]
 8006fa8:	4211      	tst	r1, r2
 8006faa:	d000      	beq.n	8006fae <_printf_float+0x1d6>
 8006fac:	1c9a      	adds	r2, r3, #2
 8006fae:	6122      	str	r2, [r4, #16]
 8006fb0:	e7f1      	b.n	8006f96 <_printf_float+0x1be>
 8006fb2:	2367      	movs	r3, #103	; 0x67
 8006fb4:	930a      	str	r3, [sp, #40]	; 0x28
 8006fb6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006fb8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	db06      	blt.n	8006fcc <_printf_float+0x1f4>
 8006fbe:	6822      	ldr	r2, [r4, #0]
 8006fc0:	6123      	str	r3, [r4, #16]
 8006fc2:	07d2      	lsls	r2, r2, #31
 8006fc4:	d5e7      	bpl.n	8006f96 <_printf_float+0x1be>
 8006fc6:	3301      	adds	r3, #1
 8006fc8:	6123      	str	r3, [r4, #16]
 8006fca:	e7e4      	b.n	8006f96 <_printf_float+0x1be>
 8006fcc:	2101      	movs	r1, #1
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	dc01      	bgt.n	8006fd6 <_printf_float+0x1fe>
 8006fd2:	1849      	adds	r1, r1, r1
 8006fd4:	1ac9      	subs	r1, r1, r3
 8006fd6:	1852      	adds	r2, r2, r1
 8006fd8:	e7e9      	b.n	8006fae <_printf_float+0x1d6>
 8006fda:	6822      	ldr	r2, [r4, #0]
 8006fdc:	0553      	lsls	r3, r2, #21
 8006fde:	d407      	bmi.n	8006ff0 <_printf_float+0x218>
 8006fe0:	6923      	ldr	r3, [r4, #16]
 8006fe2:	002a      	movs	r2, r5
 8006fe4:	0038      	movs	r0, r7
 8006fe6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006fe8:	47b0      	blx	r6
 8006fea:	1c43      	adds	r3, r0, #1
 8006fec:	d128      	bne.n	8007040 <_printf_float+0x268>
 8006fee:	e751      	b.n	8006e94 <_printf_float+0xbc>
 8006ff0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ff2:	2b65      	cmp	r3, #101	; 0x65
 8006ff4:	d800      	bhi.n	8006ff8 <_printf_float+0x220>
 8006ff6:	e0e1      	b.n	80071bc <_printf_float+0x3e4>
 8006ff8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006ffa:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	2300      	movs	r3, #0
 8007000:	f7f9 fa22 	bl	8000448 <__aeabi_dcmpeq>
 8007004:	2800      	cmp	r0, #0
 8007006:	d031      	beq.n	800706c <_printf_float+0x294>
 8007008:	2301      	movs	r3, #1
 800700a:	0038      	movs	r0, r7
 800700c:	4a34      	ldr	r2, [pc, #208]	; (80070e0 <_printf_float+0x308>)
 800700e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007010:	47b0      	blx	r6
 8007012:	1c43      	adds	r3, r0, #1
 8007014:	d100      	bne.n	8007018 <_printf_float+0x240>
 8007016:	e73d      	b.n	8006e94 <_printf_float+0xbc>
 8007018:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800701a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800701c:	4293      	cmp	r3, r2
 800701e:	db02      	blt.n	8007026 <_printf_float+0x24e>
 8007020:	6823      	ldr	r3, [r4, #0]
 8007022:	07db      	lsls	r3, r3, #31
 8007024:	d50c      	bpl.n	8007040 <_printf_float+0x268>
 8007026:	0038      	movs	r0, r7
 8007028:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800702a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800702c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800702e:	47b0      	blx	r6
 8007030:	2500      	movs	r5, #0
 8007032:	1c43      	adds	r3, r0, #1
 8007034:	d100      	bne.n	8007038 <_printf_float+0x260>
 8007036:	e72d      	b.n	8006e94 <_printf_float+0xbc>
 8007038:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800703a:	3b01      	subs	r3, #1
 800703c:	42ab      	cmp	r3, r5
 800703e:	dc0a      	bgt.n	8007056 <_printf_float+0x27e>
 8007040:	6823      	ldr	r3, [r4, #0]
 8007042:	079b      	lsls	r3, r3, #30
 8007044:	d500      	bpl.n	8007048 <_printf_float+0x270>
 8007046:	e106      	b.n	8007256 <_printf_float+0x47e>
 8007048:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800704a:	68e0      	ldr	r0, [r4, #12]
 800704c:	4298      	cmp	r0, r3
 800704e:	db00      	blt.n	8007052 <_printf_float+0x27a>
 8007050:	e722      	b.n	8006e98 <_printf_float+0xc0>
 8007052:	0018      	movs	r0, r3
 8007054:	e720      	b.n	8006e98 <_printf_float+0xc0>
 8007056:	0022      	movs	r2, r4
 8007058:	2301      	movs	r3, #1
 800705a:	0038      	movs	r0, r7
 800705c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800705e:	321a      	adds	r2, #26
 8007060:	47b0      	blx	r6
 8007062:	1c43      	adds	r3, r0, #1
 8007064:	d100      	bne.n	8007068 <_printf_float+0x290>
 8007066:	e715      	b.n	8006e94 <_printf_float+0xbc>
 8007068:	3501      	adds	r5, #1
 800706a:	e7e5      	b.n	8007038 <_printf_float+0x260>
 800706c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800706e:	2b00      	cmp	r3, #0
 8007070:	dc38      	bgt.n	80070e4 <_printf_float+0x30c>
 8007072:	2301      	movs	r3, #1
 8007074:	0038      	movs	r0, r7
 8007076:	4a1a      	ldr	r2, [pc, #104]	; (80070e0 <_printf_float+0x308>)
 8007078:	9909      	ldr	r1, [sp, #36]	; 0x24
 800707a:	47b0      	blx	r6
 800707c:	1c43      	adds	r3, r0, #1
 800707e:	d100      	bne.n	8007082 <_printf_float+0x2aa>
 8007080:	e708      	b.n	8006e94 <_printf_float+0xbc>
 8007082:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007084:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007086:	4313      	orrs	r3, r2
 8007088:	d102      	bne.n	8007090 <_printf_float+0x2b8>
 800708a:	6823      	ldr	r3, [r4, #0]
 800708c:	07db      	lsls	r3, r3, #31
 800708e:	d5d7      	bpl.n	8007040 <_printf_float+0x268>
 8007090:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007092:	0038      	movs	r0, r7
 8007094:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007096:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007098:	47b0      	blx	r6
 800709a:	1c43      	adds	r3, r0, #1
 800709c:	d100      	bne.n	80070a0 <_printf_float+0x2c8>
 800709e:	e6f9      	b.n	8006e94 <_printf_float+0xbc>
 80070a0:	2300      	movs	r3, #0
 80070a2:	930a      	str	r3, [sp, #40]	; 0x28
 80070a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80070a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070a8:	425b      	negs	r3, r3
 80070aa:	4293      	cmp	r3, r2
 80070ac:	dc01      	bgt.n	80070b2 <_printf_float+0x2da>
 80070ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070b0:	e797      	b.n	8006fe2 <_printf_float+0x20a>
 80070b2:	0022      	movs	r2, r4
 80070b4:	2301      	movs	r3, #1
 80070b6:	0038      	movs	r0, r7
 80070b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070ba:	321a      	adds	r2, #26
 80070bc:	47b0      	blx	r6
 80070be:	1c43      	adds	r3, r0, #1
 80070c0:	d100      	bne.n	80070c4 <_printf_float+0x2ec>
 80070c2:	e6e7      	b.n	8006e94 <_printf_float+0xbc>
 80070c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070c6:	3301      	adds	r3, #1
 80070c8:	e7eb      	b.n	80070a2 <_printf_float+0x2ca>
 80070ca:	46c0      	nop			; (mov r8, r8)
 80070cc:	7fefffff 	.word	0x7fefffff
 80070d0:	0800b790 	.word	0x0800b790
 80070d4:	0800b794 	.word	0x0800b794
 80070d8:	0800b798 	.word	0x0800b798
 80070dc:	0800b79c 	.word	0x0800b79c
 80070e0:	0800b7a0 	.word	0x0800b7a0
 80070e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80070e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80070e8:	920a      	str	r2, [sp, #40]	; 0x28
 80070ea:	429a      	cmp	r2, r3
 80070ec:	dd00      	ble.n	80070f0 <_printf_float+0x318>
 80070ee:	930a      	str	r3, [sp, #40]	; 0x28
 80070f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	dc3c      	bgt.n	8007170 <_printf_float+0x398>
 80070f6:	2300      	movs	r3, #0
 80070f8:	930d      	str	r3, [sp, #52]	; 0x34
 80070fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070fc:	43db      	mvns	r3, r3
 80070fe:	17db      	asrs	r3, r3, #31
 8007100:	930f      	str	r3, [sp, #60]	; 0x3c
 8007102:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007104:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007106:	930b      	str	r3, [sp, #44]	; 0x2c
 8007108:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800710a:	4013      	ands	r3, r2
 800710c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800710e:	1ad3      	subs	r3, r2, r3
 8007110:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007112:	4293      	cmp	r3, r2
 8007114:	dc34      	bgt.n	8007180 <_printf_float+0x3a8>
 8007116:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007118:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800711a:	4293      	cmp	r3, r2
 800711c:	db3d      	blt.n	800719a <_printf_float+0x3c2>
 800711e:	6823      	ldr	r3, [r4, #0]
 8007120:	07db      	lsls	r3, r3, #31
 8007122:	d43a      	bmi.n	800719a <_printf_float+0x3c2>
 8007124:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007126:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007128:	9911      	ldr	r1, [sp, #68]	; 0x44
 800712a:	1ad3      	subs	r3, r2, r3
 800712c:	1a52      	subs	r2, r2, r1
 800712e:	920a      	str	r2, [sp, #40]	; 0x28
 8007130:	429a      	cmp	r2, r3
 8007132:	dd00      	ble.n	8007136 <_printf_float+0x35e>
 8007134:	930a      	str	r3, [sp, #40]	; 0x28
 8007136:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007138:	2b00      	cmp	r3, #0
 800713a:	dc36      	bgt.n	80071aa <_printf_float+0x3d2>
 800713c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800713e:	2500      	movs	r5, #0
 8007140:	43db      	mvns	r3, r3
 8007142:	17db      	asrs	r3, r3, #31
 8007144:	930b      	str	r3, [sp, #44]	; 0x2c
 8007146:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007148:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800714a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800714c:	1a9b      	subs	r3, r3, r2
 800714e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007150:	400a      	ands	r2, r1
 8007152:	1a9b      	subs	r3, r3, r2
 8007154:	42ab      	cmp	r3, r5
 8007156:	dc00      	bgt.n	800715a <_printf_float+0x382>
 8007158:	e772      	b.n	8007040 <_printf_float+0x268>
 800715a:	0022      	movs	r2, r4
 800715c:	2301      	movs	r3, #1
 800715e:	0038      	movs	r0, r7
 8007160:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007162:	321a      	adds	r2, #26
 8007164:	47b0      	blx	r6
 8007166:	1c43      	adds	r3, r0, #1
 8007168:	d100      	bne.n	800716c <_printf_float+0x394>
 800716a:	e693      	b.n	8006e94 <_printf_float+0xbc>
 800716c:	3501      	adds	r5, #1
 800716e:	e7ea      	b.n	8007146 <_printf_float+0x36e>
 8007170:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007172:	002a      	movs	r2, r5
 8007174:	0038      	movs	r0, r7
 8007176:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007178:	47b0      	blx	r6
 800717a:	1c43      	adds	r3, r0, #1
 800717c:	d1bb      	bne.n	80070f6 <_printf_float+0x31e>
 800717e:	e689      	b.n	8006e94 <_printf_float+0xbc>
 8007180:	0022      	movs	r2, r4
 8007182:	2301      	movs	r3, #1
 8007184:	0038      	movs	r0, r7
 8007186:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007188:	321a      	adds	r2, #26
 800718a:	47b0      	blx	r6
 800718c:	1c43      	adds	r3, r0, #1
 800718e:	d100      	bne.n	8007192 <_printf_float+0x3ba>
 8007190:	e680      	b.n	8006e94 <_printf_float+0xbc>
 8007192:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007194:	3301      	adds	r3, #1
 8007196:	930d      	str	r3, [sp, #52]	; 0x34
 8007198:	e7b3      	b.n	8007102 <_printf_float+0x32a>
 800719a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800719c:	0038      	movs	r0, r7
 800719e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80071a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071a2:	47b0      	blx	r6
 80071a4:	1c43      	adds	r3, r0, #1
 80071a6:	d1bd      	bne.n	8007124 <_printf_float+0x34c>
 80071a8:	e674      	b.n	8006e94 <_printf_float+0xbc>
 80071aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071ac:	0038      	movs	r0, r7
 80071ae:	18ea      	adds	r2, r5, r3
 80071b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071b4:	47b0      	blx	r6
 80071b6:	1c43      	adds	r3, r0, #1
 80071b8:	d1c0      	bne.n	800713c <_printf_float+0x364>
 80071ba:	e66b      	b.n	8006e94 <_printf_float+0xbc>
 80071bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80071be:	2b01      	cmp	r3, #1
 80071c0:	dc02      	bgt.n	80071c8 <_printf_float+0x3f0>
 80071c2:	2301      	movs	r3, #1
 80071c4:	421a      	tst	r2, r3
 80071c6:	d034      	beq.n	8007232 <_printf_float+0x45a>
 80071c8:	2301      	movs	r3, #1
 80071ca:	002a      	movs	r2, r5
 80071cc:	0038      	movs	r0, r7
 80071ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071d0:	47b0      	blx	r6
 80071d2:	1c43      	adds	r3, r0, #1
 80071d4:	d100      	bne.n	80071d8 <_printf_float+0x400>
 80071d6:	e65d      	b.n	8006e94 <_printf_float+0xbc>
 80071d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071da:	0038      	movs	r0, r7
 80071dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80071de:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071e0:	47b0      	blx	r6
 80071e2:	1c43      	adds	r3, r0, #1
 80071e4:	d100      	bne.n	80071e8 <_printf_float+0x410>
 80071e6:	e655      	b.n	8006e94 <_printf_float+0xbc>
 80071e8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80071ea:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80071ec:	2200      	movs	r2, #0
 80071ee:	2300      	movs	r3, #0
 80071f0:	f7f9 f92a 	bl	8000448 <__aeabi_dcmpeq>
 80071f4:	2800      	cmp	r0, #0
 80071f6:	d11a      	bne.n	800722e <_printf_float+0x456>
 80071f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80071fa:	1c6a      	adds	r2, r5, #1
 80071fc:	3b01      	subs	r3, #1
 80071fe:	0038      	movs	r0, r7
 8007200:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007202:	47b0      	blx	r6
 8007204:	1c43      	adds	r3, r0, #1
 8007206:	d10e      	bne.n	8007226 <_printf_float+0x44e>
 8007208:	e644      	b.n	8006e94 <_printf_float+0xbc>
 800720a:	0022      	movs	r2, r4
 800720c:	2301      	movs	r3, #1
 800720e:	0038      	movs	r0, r7
 8007210:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007212:	321a      	adds	r2, #26
 8007214:	47b0      	blx	r6
 8007216:	1c43      	adds	r3, r0, #1
 8007218:	d100      	bne.n	800721c <_printf_float+0x444>
 800721a:	e63b      	b.n	8006e94 <_printf_float+0xbc>
 800721c:	3501      	adds	r5, #1
 800721e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007220:	3b01      	subs	r3, #1
 8007222:	42ab      	cmp	r3, r5
 8007224:	dcf1      	bgt.n	800720a <_printf_float+0x432>
 8007226:	0022      	movs	r2, r4
 8007228:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800722a:	3250      	adds	r2, #80	; 0x50
 800722c:	e6da      	b.n	8006fe4 <_printf_float+0x20c>
 800722e:	2500      	movs	r5, #0
 8007230:	e7f5      	b.n	800721e <_printf_float+0x446>
 8007232:	002a      	movs	r2, r5
 8007234:	e7e3      	b.n	80071fe <_printf_float+0x426>
 8007236:	0022      	movs	r2, r4
 8007238:	2301      	movs	r3, #1
 800723a:	0038      	movs	r0, r7
 800723c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800723e:	3219      	adds	r2, #25
 8007240:	47b0      	blx	r6
 8007242:	1c43      	adds	r3, r0, #1
 8007244:	d100      	bne.n	8007248 <_printf_float+0x470>
 8007246:	e625      	b.n	8006e94 <_printf_float+0xbc>
 8007248:	3501      	adds	r5, #1
 800724a:	68e3      	ldr	r3, [r4, #12]
 800724c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800724e:	1a9b      	subs	r3, r3, r2
 8007250:	42ab      	cmp	r3, r5
 8007252:	dcf0      	bgt.n	8007236 <_printf_float+0x45e>
 8007254:	e6f8      	b.n	8007048 <_printf_float+0x270>
 8007256:	2500      	movs	r5, #0
 8007258:	e7f7      	b.n	800724a <_printf_float+0x472>
 800725a:	46c0      	nop			; (mov r8, r8)

0800725c <_printf_common>:
 800725c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800725e:	0015      	movs	r5, r2
 8007260:	9301      	str	r3, [sp, #4]
 8007262:	688a      	ldr	r2, [r1, #8]
 8007264:	690b      	ldr	r3, [r1, #16]
 8007266:	000c      	movs	r4, r1
 8007268:	9000      	str	r0, [sp, #0]
 800726a:	4293      	cmp	r3, r2
 800726c:	da00      	bge.n	8007270 <_printf_common+0x14>
 800726e:	0013      	movs	r3, r2
 8007270:	0022      	movs	r2, r4
 8007272:	602b      	str	r3, [r5, #0]
 8007274:	3243      	adds	r2, #67	; 0x43
 8007276:	7812      	ldrb	r2, [r2, #0]
 8007278:	2a00      	cmp	r2, #0
 800727a:	d001      	beq.n	8007280 <_printf_common+0x24>
 800727c:	3301      	adds	r3, #1
 800727e:	602b      	str	r3, [r5, #0]
 8007280:	6823      	ldr	r3, [r4, #0]
 8007282:	069b      	lsls	r3, r3, #26
 8007284:	d502      	bpl.n	800728c <_printf_common+0x30>
 8007286:	682b      	ldr	r3, [r5, #0]
 8007288:	3302      	adds	r3, #2
 800728a:	602b      	str	r3, [r5, #0]
 800728c:	6822      	ldr	r2, [r4, #0]
 800728e:	2306      	movs	r3, #6
 8007290:	0017      	movs	r7, r2
 8007292:	401f      	ands	r7, r3
 8007294:	421a      	tst	r2, r3
 8007296:	d027      	beq.n	80072e8 <_printf_common+0x8c>
 8007298:	0023      	movs	r3, r4
 800729a:	3343      	adds	r3, #67	; 0x43
 800729c:	781b      	ldrb	r3, [r3, #0]
 800729e:	1e5a      	subs	r2, r3, #1
 80072a0:	4193      	sbcs	r3, r2
 80072a2:	6822      	ldr	r2, [r4, #0]
 80072a4:	0692      	lsls	r2, r2, #26
 80072a6:	d430      	bmi.n	800730a <_printf_common+0xae>
 80072a8:	0022      	movs	r2, r4
 80072aa:	9901      	ldr	r1, [sp, #4]
 80072ac:	9800      	ldr	r0, [sp, #0]
 80072ae:	9e08      	ldr	r6, [sp, #32]
 80072b0:	3243      	adds	r2, #67	; 0x43
 80072b2:	47b0      	blx	r6
 80072b4:	1c43      	adds	r3, r0, #1
 80072b6:	d025      	beq.n	8007304 <_printf_common+0xa8>
 80072b8:	2306      	movs	r3, #6
 80072ba:	6820      	ldr	r0, [r4, #0]
 80072bc:	682a      	ldr	r2, [r5, #0]
 80072be:	68e1      	ldr	r1, [r4, #12]
 80072c0:	2500      	movs	r5, #0
 80072c2:	4003      	ands	r3, r0
 80072c4:	2b04      	cmp	r3, #4
 80072c6:	d103      	bne.n	80072d0 <_printf_common+0x74>
 80072c8:	1a8d      	subs	r5, r1, r2
 80072ca:	43eb      	mvns	r3, r5
 80072cc:	17db      	asrs	r3, r3, #31
 80072ce:	401d      	ands	r5, r3
 80072d0:	68a3      	ldr	r3, [r4, #8]
 80072d2:	6922      	ldr	r2, [r4, #16]
 80072d4:	4293      	cmp	r3, r2
 80072d6:	dd01      	ble.n	80072dc <_printf_common+0x80>
 80072d8:	1a9b      	subs	r3, r3, r2
 80072da:	18ed      	adds	r5, r5, r3
 80072dc:	2700      	movs	r7, #0
 80072de:	42bd      	cmp	r5, r7
 80072e0:	d120      	bne.n	8007324 <_printf_common+0xc8>
 80072e2:	2000      	movs	r0, #0
 80072e4:	e010      	b.n	8007308 <_printf_common+0xac>
 80072e6:	3701      	adds	r7, #1
 80072e8:	68e3      	ldr	r3, [r4, #12]
 80072ea:	682a      	ldr	r2, [r5, #0]
 80072ec:	1a9b      	subs	r3, r3, r2
 80072ee:	42bb      	cmp	r3, r7
 80072f0:	ddd2      	ble.n	8007298 <_printf_common+0x3c>
 80072f2:	0022      	movs	r2, r4
 80072f4:	2301      	movs	r3, #1
 80072f6:	9901      	ldr	r1, [sp, #4]
 80072f8:	9800      	ldr	r0, [sp, #0]
 80072fa:	9e08      	ldr	r6, [sp, #32]
 80072fc:	3219      	adds	r2, #25
 80072fe:	47b0      	blx	r6
 8007300:	1c43      	adds	r3, r0, #1
 8007302:	d1f0      	bne.n	80072e6 <_printf_common+0x8a>
 8007304:	2001      	movs	r0, #1
 8007306:	4240      	negs	r0, r0
 8007308:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800730a:	2030      	movs	r0, #48	; 0x30
 800730c:	18e1      	adds	r1, r4, r3
 800730e:	3143      	adds	r1, #67	; 0x43
 8007310:	7008      	strb	r0, [r1, #0]
 8007312:	0021      	movs	r1, r4
 8007314:	1c5a      	adds	r2, r3, #1
 8007316:	3145      	adds	r1, #69	; 0x45
 8007318:	7809      	ldrb	r1, [r1, #0]
 800731a:	18a2      	adds	r2, r4, r2
 800731c:	3243      	adds	r2, #67	; 0x43
 800731e:	3302      	adds	r3, #2
 8007320:	7011      	strb	r1, [r2, #0]
 8007322:	e7c1      	b.n	80072a8 <_printf_common+0x4c>
 8007324:	0022      	movs	r2, r4
 8007326:	2301      	movs	r3, #1
 8007328:	9901      	ldr	r1, [sp, #4]
 800732a:	9800      	ldr	r0, [sp, #0]
 800732c:	9e08      	ldr	r6, [sp, #32]
 800732e:	321a      	adds	r2, #26
 8007330:	47b0      	blx	r6
 8007332:	1c43      	adds	r3, r0, #1
 8007334:	d0e6      	beq.n	8007304 <_printf_common+0xa8>
 8007336:	3701      	adds	r7, #1
 8007338:	e7d1      	b.n	80072de <_printf_common+0x82>
	...

0800733c <_printf_i>:
 800733c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800733e:	b08b      	sub	sp, #44	; 0x2c
 8007340:	9206      	str	r2, [sp, #24]
 8007342:	000a      	movs	r2, r1
 8007344:	3243      	adds	r2, #67	; 0x43
 8007346:	9307      	str	r3, [sp, #28]
 8007348:	9005      	str	r0, [sp, #20]
 800734a:	9204      	str	r2, [sp, #16]
 800734c:	7e0a      	ldrb	r2, [r1, #24]
 800734e:	000c      	movs	r4, r1
 8007350:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007352:	2a78      	cmp	r2, #120	; 0x78
 8007354:	d807      	bhi.n	8007366 <_printf_i+0x2a>
 8007356:	2a62      	cmp	r2, #98	; 0x62
 8007358:	d809      	bhi.n	800736e <_printf_i+0x32>
 800735a:	2a00      	cmp	r2, #0
 800735c:	d100      	bne.n	8007360 <_printf_i+0x24>
 800735e:	e0c1      	b.n	80074e4 <_printf_i+0x1a8>
 8007360:	2a58      	cmp	r2, #88	; 0x58
 8007362:	d100      	bne.n	8007366 <_printf_i+0x2a>
 8007364:	e08c      	b.n	8007480 <_printf_i+0x144>
 8007366:	0026      	movs	r6, r4
 8007368:	3642      	adds	r6, #66	; 0x42
 800736a:	7032      	strb	r2, [r6, #0]
 800736c:	e022      	b.n	80073b4 <_printf_i+0x78>
 800736e:	0010      	movs	r0, r2
 8007370:	3863      	subs	r0, #99	; 0x63
 8007372:	2815      	cmp	r0, #21
 8007374:	d8f7      	bhi.n	8007366 <_printf_i+0x2a>
 8007376:	f7f8 fed7 	bl	8000128 <__gnu_thumb1_case_shi>
 800737a:	0016      	.short	0x0016
 800737c:	fff6001f 	.word	0xfff6001f
 8007380:	fff6fff6 	.word	0xfff6fff6
 8007384:	001ffff6 	.word	0x001ffff6
 8007388:	fff6fff6 	.word	0xfff6fff6
 800738c:	fff6fff6 	.word	0xfff6fff6
 8007390:	003600a8 	.word	0x003600a8
 8007394:	fff6009a 	.word	0xfff6009a
 8007398:	00b9fff6 	.word	0x00b9fff6
 800739c:	0036fff6 	.word	0x0036fff6
 80073a0:	fff6fff6 	.word	0xfff6fff6
 80073a4:	009e      	.short	0x009e
 80073a6:	0026      	movs	r6, r4
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	3642      	adds	r6, #66	; 0x42
 80073ac:	1d11      	adds	r1, r2, #4
 80073ae:	6019      	str	r1, [r3, #0]
 80073b0:	6813      	ldr	r3, [r2, #0]
 80073b2:	7033      	strb	r3, [r6, #0]
 80073b4:	2301      	movs	r3, #1
 80073b6:	e0a7      	b.n	8007508 <_printf_i+0x1cc>
 80073b8:	6808      	ldr	r0, [r1, #0]
 80073ba:	6819      	ldr	r1, [r3, #0]
 80073bc:	1d0a      	adds	r2, r1, #4
 80073be:	0605      	lsls	r5, r0, #24
 80073c0:	d50b      	bpl.n	80073da <_printf_i+0x9e>
 80073c2:	680d      	ldr	r5, [r1, #0]
 80073c4:	601a      	str	r2, [r3, #0]
 80073c6:	2d00      	cmp	r5, #0
 80073c8:	da03      	bge.n	80073d2 <_printf_i+0x96>
 80073ca:	232d      	movs	r3, #45	; 0x2d
 80073cc:	9a04      	ldr	r2, [sp, #16]
 80073ce:	426d      	negs	r5, r5
 80073d0:	7013      	strb	r3, [r2, #0]
 80073d2:	4b61      	ldr	r3, [pc, #388]	; (8007558 <_printf_i+0x21c>)
 80073d4:	270a      	movs	r7, #10
 80073d6:	9303      	str	r3, [sp, #12]
 80073d8:	e01b      	b.n	8007412 <_printf_i+0xd6>
 80073da:	680d      	ldr	r5, [r1, #0]
 80073dc:	601a      	str	r2, [r3, #0]
 80073de:	0641      	lsls	r1, r0, #25
 80073e0:	d5f1      	bpl.n	80073c6 <_printf_i+0x8a>
 80073e2:	b22d      	sxth	r5, r5
 80073e4:	e7ef      	b.n	80073c6 <_printf_i+0x8a>
 80073e6:	680d      	ldr	r5, [r1, #0]
 80073e8:	6819      	ldr	r1, [r3, #0]
 80073ea:	1d08      	adds	r0, r1, #4
 80073ec:	6018      	str	r0, [r3, #0]
 80073ee:	062e      	lsls	r6, r5, #24
 80073f0:	d501      	bpl.n	80073f6 <_printf_i+0xba>
 80073f2:	680d      	ldr	r5, [r1, #0]
 80073f4:	e003      	b.n	80073fe <_printf_i+0xc2>
 80073f6:	066d      	lsls	r5, r5, #25
 80073f8:	d5fb      	bpl.n	80073f2 <_printf_i+0xb6>
 80073fa:	680d      	ldr	r5, [r1, #0]
 80073fc:	b2ad      	uxth	r5, r5
 80073fe:	4b56      	ldr	r3, [pc, #344]	; (8007558 <_printf_i+0x21c>)
 8007400:	2708      	movs	r7, #8
 8007402:	9303      	str	r3, [sp, #12]
 8007404:	2a6f      	cmp	r2, #111	; 0x6f
 8007406:	d000      	beq.n	800740a <_printf_i+0xce>
 8007408:	3702      	adds	r7, #2
 800740a:	0023      	movs	r3, r4
 800740c:	2200      	movs	r2, #0
 800740e:	3343      	adds	r3, #67	; 0x43
 8007410:	701a      	strb	r2, [r3, #0]
 8007412:	6863      	ldr	r3, [r4, #4]
 8007414:	60a3      	str	r3, [r4, #8]
 8007416:	2b00      	cmp	r3, #0
 8007418:	db03      	blt.n	8007422 <_printf_i+0xe6>
 800741a:	2204      	movs	r2, #4
 800741c:	6821      	ldr	r1, [r4, #0]
 800741e:	4391      	bics	r1, r2
 8007420:	6021      	str	r1, [r4, #0]
 8007422:	2d00      	cmp	r5, #0
 8007424:	d102      	bne.n	800742c <_printf_i+0xf0>
 8007426:	9e04      	ldr	r6, [sp, #16]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d00c      	beq.n	8007446 <_printf_i+0x10a>
 800742c:	9e04      	ldr	r6, [sp, #16]
 800742e:	0028      	movs	r0, r5
 8007430:	0039      	movs	r1, r7
 8007432:	f7f8 ff09 	bl	8000248 <__aeabi_uidivmod>
 8007436:	9b03      	ldr	r3, [sp, #12]
 8007438:	3e01      	subs	r6, #1
 800743a:	5c5b      	ldrb	r3, [r3, r1]
 800743c:	7033      	strb	r3, [r6, #0]
 800743e:	002b      	movs	r3, r5
 8007440:	0005      	movs	r5, r0
 8007442:	429f      	cmp	r7, r3
 8007444:	d9f3      	bls.n	800742e <_printf_i+0xf2>
 8007446:	2f08      	cmp	r7, #8
 8007448:	d109      	bne.n	800745e <_printf_i+0x122>
 800744a:	6823      	ldr	r3, [r4, #0]
 800744c:	07db      	lsls	r3, r3, #31
 800744e:	d506      	bpl.n	800745e <_printf_i+0x122>
 8007450:	6863      	ldr	r3, [r4, #4]
 8007452:	6922      	ldr	r2, [r4, #16]
 8007454:	4293      	cmp	r3, r2
 8007456:	dc02      	bgt.n	800745e <_printf_i+0x122>
 8007458:	2330      	movs	r3, #48	; 0x30
 800745a:	3e01      	subs	r6, #1
 800745c:	7033      	strb	r3, [r6, #0]
 800745e:	9b04      	ldr	r3, [sp, #16]
 8007460:	1b9b      	subs	r3, r3, r6
 8007462:	6123      	str	r3, [r4, #16]
 8007464:	9b07      	ldr	r3, [sp, #28]
 8007466:	0021      	movs	r1, r4
 8007468:	9300      	str	r3, [sp, #0]
 800746a:	9805      	ldr	r0, [sp, #20]
 800746c:	9b06      	ldr	r3, [sp, #24]
 800746e:	aa09      	add	r2, sp, #36	; 0x24
 8007470:	f7ff fef4 	bl	800725c <_printf_common>
 8007474:	1c43      	adds	r3, r0, #1
 8007476:	d14c      	bne.n	8007512 <_printf_i+0x1d6>
 8007478:	2001      	movs	r0, #1
 800747a:	4240      	negs	r0, r0
 800747c:	b00b      	add	sp, #44	; 0x2c
 800747e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007480:	3145      	adds	r1, #69	; 0x45
 8007482:	700a      	strb	r2, [r1, #0]
 8007484:	4a34      	ldr	r2, [pc, #208]	; (8007558 <_printf_i+0x21c>)
 8007486:	9203      	str	r2, [sp, #12]
 8007488:	681a      	ldr	r2, [r3, #0]
 800748a:	6821      	ldr	r1, [r4, #0]
 800748c:	ca20      	ldmia	r2!, {r5}
 800748e:	601a      	str	r2, [r3, #0]
 8007490:	0608      	lsls	r0, r1, #24
 8007492:	d516      	bpl.n	80074c2 <_printf_i+0x186>
 8007494:	07cb      	lsls	r3, r1, #31
 8007496:	d502      	bpl.n	800749e <_printf_i+0x162>
 8007498:	2320      	movs	r3, #32
 800749a:	4319      	orrs	r1, r3
 800749c:	6021      	str	r1, [r4, #0]
 800749e:	2710      	movs	r7, #16
 80074a0:	2d00      	cmp	r5, #0
 80074a2:	d1b2      	bne.n	800740a <_printf_i+0xce>
 80074a4:	2320      	movs	r3, #32
 80074a6:	6822      	ldr	r2, [r4, #0]
 80074a8:	439a      	bics	r2, r3
 80074aa:	6022      	str	r2, [r4, #0]
 80074ac:	e7ad      	b.n	800740a <_printf_i+0xce>
 80074ae:	2220      	movs	r2, #32
 80074b0:	6809      	ldr	r1, [r1, #0]
 80074b2:	430a      	orrs	r2, r1
 80074b4:	6022      	str	r2, [r4, #0]
 80074b6:	0022      	movs	r2, r4
 80074b8:	2178      	movs	r1, #120	; 0x78
 80074ba:	3245      	adds	r2, #69	; 0x45
 80074bc:	7011      	strb	r1, [r2, #0]
 80074be:	4a27      	ldr	r2, [pc, #156]	; (800755c <_printf_i+0x220>)
 80074c0:	e7e1      	b.n	8007486 <_printf_i+0x14a>
 80074c2:	0648      	lsls	r0, r1, #25
 80074c4:	d5e6      	bpl.n	8007494 <_printf_i+0x158>
 80074c6:	b2ad      	uxth	r5, r5
 80074c8:	e7e4      	b.n	8007494 <_printf_i+0x158>
 80074ca:	681a      	ldr	r2, [r3, #0]
 80074cc:	680d      	ldr	r5, [r1, #0]
 80074ce:	1d10      	adds	r0, r2, #4
 80074d0:	6949      	ldr	r1, [r1, #20]
 80074d2:	6018      	str	r0, [r3, #0]
 80074d4:	6813      	ldr	r3, [r2, #0]
 80074d6:	062e      	lsls	r6, r5, #24
 80074d8:	d501      	bpl.n	80074de <_printf_i+0x1a2>
 80074da:	6019      	str	r1, [r3, #0]
 80074dc:	e002      	b.n	80074e4 <_printf_i+0x1a8>
 80074de:	066d      	lsls	r5, r5, #25
 80074e0:	d5fb      	bpl.n	80074da <_printf_i+0x19e>
 80074e2:	8019      	strh	r1, [r3, #0]
 80074e4:	2300      	movs	r3, #0
 80074e6:	9e04      	ldr	r6, [sp, #16]
 80074e8:	6123      	str	r3, [r4, #16]
 80074ea:	e7bb      	b.n	8007464 <_printf_i+0x128>
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	1d11      	adds	r1, r2, #4
 80074f0:	6019      	str	r1, [r3, #0]
 80074f2:	6816      	ldr	r6, [r2, #0]
 80074f4:	2100      	movs	r1, #0
 80074f6:	0030      	movs	r0, r6
 80074f8:	6862      	ldr	r2, [r4, #4]
 80074fa:	f002 fb71 	bl	8009be0 <memchr>
 80074fe:	2800      	cmp	r0, #0
 8007500:	d001      	beq.n	8007506 <_printf_i+0x1ca>
 8007502:	1b80      	subs	r0, r0, r6
 8007504:	6060      	str	r0, [r4, #4]
 8007506:	6863      	ldr	r3, [r4, #4]
 8007508:	6123      	str	r3, [r4, #16]
 800750a:	2300      	movs	r3, #0
 800750c:	9a04      	ldr	r2, [sp, #16]
 800750e:	7013      	strb	r3, [r2, #0]
 8007510:	e7a8      	b.n	8007464 <_printf_i+0x128>
 8007512:	6923      	ldr	r3, [r4, #16]
 8007514:	0032      	movs	r2, r6
 8007516:	9906      	ldr	r1, [sp, #24]
 8007518:	9805      	ldr	r0, [sp, #20]
 800751a:	9d07      	ldr	r5, [sp, #28]
 800751c:	47a8      	blx	r5
 800751e:	1c43      	adds	r3, r0, #1
 8007520:	d0aa      	beq.n	8007478 <_printf_i+0x13c>
 8007522:	6823      	ldr	r3, [r4, #0]
 8007524:	079b      	lsls	r3, r3, #30
 8007526:	d415      	bmi.n	8007554 <_printf_i+0x218>
 8007528:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800752a:	68e0      	ldr	r0, [r4, #12]
 800752c:	4298      	cmp	r0, r3
 800752e:	daa5      	bge.n	800747c <_printf_i+0x140>
 8007530:	0018      	movs	r0, r3
 8007532:	e7a3      	b.n	800747c <_printf_i+0x140>
 8007534:	0022      	movs	r2, r4
 8007536:	2301      	movs	r3, #1
 8007538:	9906      	ldr	r1, [sp, #24]
 800753a:	9805      	ldr	r0, [sp, #20]
 800753c:	9e07      	ldr	r6, [sp, #28]
 800753e:	3219      	adds	r2, #25
 8007540:	47b0      	blx	r6
 8007542:	1c43      	adds	r3, r0, #1
 8007544:	d098      	beq.n	8007478 <_printf_i+0x13c>
 8007546:	3501      	adds	r5, #1
 8007548:	68e3      	ldr	r3, [r4, #12]
 800754a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800754c:	1a9b      	subs	r3, r3, r2
 800754e:	42ab      	cmp	r3, r5
 8007550:	dcf0      	bgt.n	8007534 <_printf_i+0x1f8>
 8007552:	e7e9      	b.n	8007528 <_printf_i+0x1ec>
 8007554:	2500      	movs	r5, #0
 8007556:	e7f7      	b.n	8007548 <_printf_i+0x20c>
 8007558:	0800b7a2 	.word	0x0800b7a2
 800755c:	0800b7b3 	.word	0x0800b7b3

08007560 <_scanf_float>:
 8007560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007562:	b08b      	sub	sp, #44	; 0x2c
 8007564:	0015      	movs	r5, r2
 8007566:	9001      	str	r0, [sp, #4]
 8007568:	22ae      	movs	r2, #174	; 0xae
 800756a:	2000      	movs	r0, #0
 800756c:	9306      	str	r3, [sp, #24]
 800756e:	688b      	ldr	r3, [r1, #8]
 8007570:	000e      	movs	r6, r1
 8007572:	1e59      	subs	r1, r3, #1
 8007574:	0052      	lsls	r2, r2, #1
 8007576:	9005      	str	r0, [sp, #20]
 8007578:	4291      	cmp	r1, r2
 800757a:	d905      	bls.n	8007588 <_scanf_float+0x28>
 800757c:	3b5e      	subs	r3, #94	; 0x5e
 800757e:	3bff      	subs	r3, #255	; 0xff
 8007580:	9305      	str	r3, [sp, #20]
 8007582:	235e      	movs	r3, #94	; 0x5e
 8007584:	33ff      	adds	r3, #255	; 0xff
 8007586:	60b3      	str	r3, [r6, #8]
 8007588:	23f0      	movs	r3, #240	; 0xf0
 800758a:	6832      	ldr	r2, [r6, #0]
 800758c:	00db      	lsls	r3, r3, #3
 800758e:	4313      	orrs	r3, r2
 8007590:	6033      	str	r3, [r6, #0]
 8007592:	0033      	movs	r3, r6
 8007594:	2400      	movs	r4, #0
 8007596:	331c      	adds	r3, #28
 8007598:	001f      	movs	r7, r3
 800759a:	9303      	str	r3, [sp, #12]
 800759c:	9402      	str	r4, [sp, #8]
 800759e:	9408      	str	r4, [sp, #32]
 80075a0:	9407      	str	r4, [sp, #28]
 80075a2:	9400      	str	r4, [sp, #0]
 80075a4:	9404      	str	r4, [sp, #16]
 80075a6:	68b2      	ldr	r2, [r6, #8]
 80075a8:	2a00      	cmp	r2, #0
 80075aa:	d00a      	beq.n	80075c2 <_scanf_float+0x62>
 80075ac:	682b      	ldr	r3, [r5, #0]
 80075ae:	781b      	ldrb	r3, [r3, #0]
 80075b0:	2b4e      	cmp	r3, #78	; 0x4e
 80075b2:	d844      	bhi.n	800763e <_scanf_float+0xde>
 80075b4:	0018      	movs	r0, r3
 80075b6:	2b40      	cmp	r3, #64	; 0x40
 80075b8:	d82c      	bhi.n	8007614 <_scanf_float+0xb4>
 80075ba:	382b      	subs	r0, #43	; 0x2b
 80075bc:	b2c1      	uxtb	r1, r0
 80075be:	290e      	cmp	r1, #14
 80075c0:	d92a      	bls.n	8007618 <_scanf_float+0xb8>
 80075c2:	9b00      	ldr	r3, [sp, #0]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d003      	beq.n	80075d0 <_scanf_float+0x70>
 80075c8:	6832      	ldr	r2, [r6, #0]
 80075ca:	4ba4      	ldr	r3, [pc, #656]	; (800785c <_scanf_float+0x2fc>)
 80075cc:	4013      	ands	r3, r2
 80075ce:	6033      	str	r3, [r6, #0]
 80075d0:	9b02      	ldr	r3, [sp, #8]
 80075d2:	3b01      	subs	r3, #1
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	d900      	bls.n	80075da <_scanf_float+0x7a>
 80075d8:	e0f9      	b.n	80077ce <_scanf_float+0x26e>
 80075da:	24be      	movs	r4, #190	; 0xbe
 80075dc:	0064      	lsls	r4, r4, #1
 80075de:	9b03      	ldr	r3, [sp, #12]
 80075e0:	429f      	cmp	r7, r3
 80075e2:	d900      	bls.n	80075e6 <_scanf_float+0x86>
 80075e4:	e0e9      	b.n	80077ba <_scanf_float+0x25a>
 80075e6:	2301      	movs	r3, #1
 80075e8:	9302      	str	r3, [sp, #8]
 80075ea:	e185      	b.n	80078f8 <_scanf_float+0x398>
 80075ec:	0018      	movs	r0, r3
 80075ee:	3861      	subs	r0, #97	; 0x61
 80075f0:	280d      	cmp	r0, #13
 80075f2:	d8e6      	bhi.n	80075c2 <_scanf_float+0x62>
 80075f4:	f7f8 fd98 	bl	8000128 <__gnu_thumb1_case_shi>
 80075f8:	ffe50083 	.word	0xffe50083
 80075fc:	ffe5ffe5 	.word	0xffe5ffe5
 8007600:	00a200b6 	.word	0x00a200b6
 8007604:	ffe5ffe5 	.word	0xffe5ffe5
 8007608:	ffe50089 	.word	0xffe50089
 800760c:	ffe5ffe5 	.word	0xffe5ffe5
 8007610:	0065ffe5 	.word	0x0065ffe5
 8007614:	3841      	subs	r0, #65	; 0x41
 8007616:	e7eb      	b.n	80075f0 <_scanf_float+0x90>
 8007618:	280e      	cmp	r0, #14
 800761a:	d8d2      	bhi.n	80075c2 <_scanf_float+0x62>
 800761c:	f7f8 fd84 	bl	8000128 <__gnu_thumb1_case_shi>
 8007620:	ffd1004b 	.word	0xffd1004b
 8007624:	0098004b 	.word	0x0098004b
 8007628:	0020ffd1 	.word	0x0020ffd1
 800762c:	00400040 	.word	0x00400040
 8007630:	00400040 	.word	0x00400040
 8007634:	00400040 	.word	0x00400040
 8007638:	00400040 	.word	0x00400040
 800763c:	0040      	.short	0x0040
 800763e:	2b6e      	cmp	r3, #110	; 0x6e
 8007640:	d809      	bhi.n	8007656 <_scanf_float+0xf6>
 8007642:	2b60      	cmp	r3, #96	; 0x60
 8007644:	d8d2      	bhi.n	80075ec <_scanf_float+0x8c>
 8007646:	2b54      	cmp	r3, #84	; 0x54
 8007648:	d07d      	beq.n	8007746 <_scanf_float+0x1e6>
 800764a:	2b59      	cmp	r3, #89	; 0x59
 800764c:	d1b9      	bne.n	80075c2 <_scanf_float+0x62>
 800764e:	2c07      	cmp	r4, #7
 8007650:	d1b7      	bne.n	80075c2 <_scanf_float+0x62>
 8007652:	2408      	movs	r4, #8
 8007654:	e02c      	b.n	80076b0 <_scanf_float+0x150>
 8007656:	2b74      	cmp	r3, #116	; 0x74
 8007658:	d075      	beq.n	8007746 <_scanf_float+0x1e6>
 800765a:	2b79      	cmp	r3, #121	; 0x79
 800765c:	d0f7      	beq.n	800764e <_scanf_float+0xee>
 800765e:	e7b0      	b.n	80075c2 <_scanf_float+0x62>
 8007660:	6831      	ldr	r1, [r6, #0]
 8007662:	05c8      	lsls	r0, r1, #23
 8007664:	d51c      	bpl.n	80076a0 <_scanf_float+0x140>
 8007666:	2380      	movs	r3, #128	; 0x80
 8007668:	4399      	bics	r1, r3
 800766a:	9b00      	ldr	r3, [sp, #0]
 800766c:	6031      	str	r1, [r6, #0]
 800766e:	3301      	adds	r3, #1
 8007670:	9300      	str	r3, [sp, #0]
 8007672:	9b05      	ldr	r3, [sp, #20]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d003      	beq.n	8007680 <_scanf_float+0x120>
 8007678:	3b01      	subs	r3, #1
 800767a:	3201      	adds	r2, #1
 800767c:	9305      	str	r3, [sp, #20]
 800767e:	60b2      	str	r2, [r6, #8]
 8007680:	68b3      	ldr	r3, [r6, #8]
 8007682:	3b01      	subs	r3, #1
 8007684:	60b3      	str	r3, [r6, #8]
 8007686:	6933      	ldr	r3, [r6, #16]
 8007688:	3301      	adds	r3, #1
 800768a:	6133      	str	r3, [r6, #16]
 800768c:	686b      	ldr	r3, [r5, #4]
 800768e:	3b01      	subs	r3, #1
 8007690:	606b      	str	r3, [r5, #4]
 8007692:	2b00      	cmp	r3, #0
 8007694:	dc00      	bgt.n	8007698 <_scanf_float+0x138>
 8007696:	e086      	b.n	80077a6 <_scanf_float+0x246>
 8007698:	682b      	ldr	r3, [r5, #0]
 800769a:	3301      	adds	r3, #1
 800769c:	602b      	str	r3, [r5, #0]
 800769e:	e782      	b.n	80075a6 <_scanf_float+0x46>
 80076a0:	9a02      	ldr	r2, [sp, #8]
 80076a2:	1912      	adds	r2, r2, r4
 80076a4:	2a00      	cmp	r2, #0
 80076a6:	d18c      	bne.n	80075c2 <_scanf_float+0x62>
 80076a8:	4a6d      	ldr	r2, [pc, #436]	; (8007860 <_scanf_float+0x300>)
 80076aa:	6831      	ldr	r1, [r6, #0]
 80076ac:	400a      	ands	r2, r1
 80076ae:	6032      	str	r2, [r6, #0]
 80076b0:	703b      	strb	r3, [r7, #0]
 80076b2:	3701      	adds	r7, #1
 80076b4:	e7e4      	b.n	8007680 <_scanf_float+0x120>
 80076b6:	2180      	movs	r1, #128	; 0x80
 80076b8:	6832      	ldr	r2, [r6, #0]
 80076ba:	420a      	tst	r2, r1
 80076bc:	d081      	beq.n	80075c2 <_scanf_float+0x62>
 80076be:	438a      	bics	r2, r1
 80076c0:	e7f5      	b.n	80076ae <_scanf_float+0x14e>
 80076c2:	9a02      	ldr	r2, [sp, #8]
 80076c4:	2a00      	cmp	r2, #0
 80076c6:	d10f      	bne.n	80076e8 <_scanf_float+0x188>
 80076c8:	9a00      	ldr	r2, [sp, #0]
 80076ca:	2a00      	cmp	r2, #0
 80076cc:	d10f      	bne.n	80076ee <_scanf_float+0x18e>
 80076ce:	6832      	ldr	r2, [r6, #0]
 80076d0:	21e0      	movs	r1, #224	; 0xe0
 80076d2:	0010      	movs	r0, r2
 80076d4:	00c9      	lsls	r1, r1, #3
 80076d6:	4008      	ands	r0, r1
 80076d8:	4288      	cmp	r0, r1
 80076da:	d108      	bne.n	80076ee <_scanf_float+0x18e>
 80076dc:	4961      	ldr	r1, [pc, #388]	; (8007864 <_scanf_float+0x304>)
 80076de:	400a      	ands	r2, r1
 80076e0:	6032      	str	r2, [r6, #0]
 80076e2:	2201      	movs	r2, #1
 80076e4:	9202      	str	r2, [sp, #8]
 80076e6:	e7e3      	b.n	80076b0 <_scanf_float+0x150>
 80076e8:	9a02      	ldr	r2, [sp, #8]
 80076ea:	2a02      	cmp	r2, #2
 80076ec:	d059      	beq.n	80077a2 <_scanf_float+0x242>
 80076ee:	2c01      	cmp	r4, #1
 80076f0:	d002      	beq.n	80076f8 <_scanf_float+0x198>
 80076f2:	2c04      	cmp	r4, #4
 80076f4:	d000      	beq.n	80076f8 <_scanf_float+0x198>
 80076f6:	e764      	b.n	80075c2 <_scanf_float+0x62>
 80076f8:	3401      	adds	r4, #1
 80076fa:	b2e4      	uxtb	r4, r4
 80076fc:	e7d8      	b.n	80076b0 <_scanf_float+0x150>
 80076fe:	9a02      	ldr	r2, [sp, #8]
 8007700:	2a01      	cmp	r2, #1
 8007702:	d000      	beq.n	8007706 <_scanf_float+0x1a6>
 8007704:	e75d      	b.n	80075c2 <_scanf_float+0x62>
 8007706:	2202      	movs	r2, #2
 8007708:	e7ec      	b.n	80076e4 <_scanf_float+0x184>
 800770a:	2c00      	cmp	r4, #0
 800770c:	d110      	bne.n	8007730 <_scanf_float+0x1d0>
 800770e:	9a00      	ldr	r2, [sp, #0]
 8007710:	2a00      	cmp	r2, #0
 8007712:	d000      	beq.n	8007716 <_scanf_float+0x1b6>
 8007714:	e758      	b.n	80075c8 <_scanf_float+0x68>
 8007716:	6832      	ldr	r2, [r6, #0]
 8007718:	21e0      	movs	r1, #224	; 0xe0
 800771a:	0010      	movs	r0, r2
 800771c:	00c9      	lsls	r1, r1, #3
 800771e:	4008      	ands	r0, r1
 8007720:	4288      	cmp	r0, r1
 8007722:	d000      	beq.n	8007726 <_scanf_float+0x1c6>
 8007724:	e754      	b.n	80075d0 <_scanf_float+0x70>
 8007726:	494f      	ldr	r1, [pc, #316]	; (8007864 <_scanf_float+0x304>)
 8007728:	3401      	adds	r4, #1
 800772a:	400a      	ands	r2, r1
 800772c:	6032      	str	r2, [r6, #0]
 800772e:	e7bf      	b.n	80076b0 <_scanf_float+0x150>
 8007730:	21fd      	movs	r1, #253	; 0xfd
 8007732:	1ee2      	subs	r2, r4, #3
 8007734:	420a      	tst	r2, r1
 8007736:	d000      	beq.n	800773a <_scanf_float+0x1da>
 8007738:	e743      	b.n	80075c2 <_scanf_float+0x62>
 800773a:	e7dd      	b.n	80076f8 <_scanf_float+0x198>
 800773c:	2c02      	cmp	r4, #2
 800773e:	d000      	beq.n	8007742 <_scanf_float+0x1e2>
 8007740:	e73f      	b.n	80075c2 <_scanf_float+0x62>
 8007742:	2403      	movs	r4, #3
 8007744:	e7b4      	b.n	80076b0 <_scanf_float+0x150>
 8007746:	2c06      	cmp	r4, #6
 8007748:	d000      	beq.n	800774c <_scanf_float+0x1ec>
 800774a:	e73a      	b.n	80075c2 <_scanf_float+0x62>
 800774c:	2407      	movs	r4, #7
 800774e:	e7af      	b.n	80076b0 <_scanf_float+0x150>
 8007750:	6832      	ldr	r2, [r6, #0]
 8007752:	0591      	lsls	r1, r2, #22
 8007754:	d400      	bmi.n	8007758 <_scanf_float+0x1f8>
 8007756:	e734      	b.n	80075c2 <_scanf_float+0x62>
 8007758:	4943      	ldr	r1, [pc, #268]	; (8007868 <_scanf_float+0x308>)
 800775a:	400a      	ands	r2, r1
 800775c:	6032      	str	r2, [r6, #0]
 800775e:	9a00      	ldr	r2, [sp, #0]
 8007760:	9204      	str	r2, [sp, #16]
 8007762:	e7a5      	b.n	80076b0 <_scanf_float+0x150>
 8007764:	21a0      	movs	r1, #160	; 0xa0
 8007766:	2080      	movs	r0, #128	; 0x80
 8007768:	6832      	ldr	r2, [r6, #0]
 800776a:	00c9      	lsls	r1, r1, #3
 800776c:	4011      	ands	r1, r2
 800776e:	00c0      	lsls	r0, r0, #3
 8007770:	4281      	cmp	r1, r0
 8007772:	d006      	beq.n	8007782 <_scanf_float+0x222>
 8007774:	4202      	tst	r2, r0
 8007776:	d100      	bne.n	800777a <_scanf_float+0x21a>
 8007778:	e723      	b.n	80075c2 <_scanf_float+0x62>
 800777a:	9900      	ldr	r1, [sp, #0]
 800777c:	2900      	cmp	r1, #0
 800777e:	d100      	bne.n	8007782 <_scanf_float+0x222>
 8007780:	e726      	b.n	80075d0 <_scanf_float+0x70>
 8007782:	0591      	lsls	r1, r2, #22
 8007784:	d404      	bmi.n	8007790 <_scanf_float+0x230>
 8007786:	9900      	ldr	r1, [sp, #0]
 8007788:	9804      	ldr	r0, [sp, #16]
 800778a:	9708      	str	r7, [sp, #32]
 800778c:	1a09      	subs	r1, r1, r0
 800778e:	9107      	str	r1, [sp, #28]
 8007790:	4934      	ldr	r1, [pc, #208]	; (8007864 <_scanf_float+0x304>)
 8007792:	400a      	ands	r2, r1
 8007794:	21c0      	movs	r1, #192	; 0xc0
 8007796:	0049      	lsls	r1, r1, #1
 8007798:	430a      	orrs	r2, r1
 800779a:	6032      	str	r2, [r6, #0]
 800779c:	2200      	movs	r2, #0
 800779e:	9200      	str	r2, [sp, #0]
 80077a0:	e786      	b.n	80076b0 <_scanf_float+0x150>
 80077a2:	2203      	movs	r2, #3
 80077a4:	e79e      	b.n	80076e4 <_scanf_float+0x184>
 80077a6:	23c0      	movs	r3, #192	; 0xc0
 80077a8:	005b      	lsls	r3, r3, #1
 80077aa:	0029      	movs	r1, r5
 80077ac:	58f3      	ldr	r3, [r6, r3]
 80077ae:	9801      	ldr	r0, [sp, #4]
 80077b0:	4798      	blx	r3
 80077b2:	2800      	cmp	r0, #0
 80077b4:	d100      	bne.n	80077b8 <_scanf_float+0x258>
 80077b6:	e6f6      	b.n	80075a6 <_scanf_float+0x46>
 80077b8:	e703      	b.n	80075c2 <_scanf_float+0x62>
 80077ba:	3f01      	subs	r7, #1
 80077bc:	5933      	ldr	r3, [r6, r4]
 80077be:	002a      	movs	r2, r5
 80077c0:	7839      	ldrb	r1, [r7, #0]
 80077c2:	9801      	ldr	r0, [sp, #4]
 80077c4:	4798      	blx	r3
 80077c6:	6933      	ldr	r3, [r6, #16]
 80077c8:	3b01      	subs	r3, #1
 80077ca:	6133      	str	r3, [r6, #16]
 80077cc:	e707      	b.n	80075de <_scanf_float+0x7e>
 80077ce:	1e63      	subs	r3, r4, #1
 80077d0:	2b06      	cmp	r3, #6
 80077d2:	d80e      	bhi.n	80077f2 <_scanf_float+0x292>
 80077d4:	9702      	str	r7, [sp, #8]
 80077d6:	2c02      	cmp	r4, #2
 80077d8:	d920      	bls.n	800781c <_scanf_float+0x2bc>
 80077da:	1be3      	subs	r3, r4, r7
 80077dc:	b2db      	uxtb	r3, r3
 80077de:	9305      	str	r3, [sp, #20]
 80077e0:	9b02      	ldr	r3, [sp, #8]
 80077e2:	9a05      	ldr	r2, [sp, #20]
 80077e4:	189b      	adds	r3, r3, r2
 80077e6:	b2db      	uxtb	r3, r3
 80077e8:	2b03      	cmp	r3, #3
 80077ea:	d827      	bhi.n	800783c <_scanf_float+0x2dc>
 80077ec:	3c03      	subs	r4, #3
 80077ee:	b2e4      	uxtb	r4, r4
 80077f0:	1b3f      	subs	r7, r7, r4
 80077f2:	6833      	ldr	r3, [r6, #0]
 80077f4:	05da      	lsls	r2, r3, #23
 80077f6:	d554      	bpl.n	80078a2 <_scanf_float+0x342>
 80077f8:	055b      	lsls	r3, r3, #21
 80077fa:	d537      	bpl.n	800786c <_scanf_float+0x30c>
 80077fc:	24be      	movs	r4, #190	; 0xbe
 80077fe:	0064      	lsls	r4, r4, #1
 8007800:	9b03      	ldr	r3, [sp, #12]
 8007802:	429f      	cmp	r7, r3
 8007804:	d800      	bhi.n	8007808 <_scanf_float+0x2a8>
 8007806:	e6ee      	b.n	80075e6 <_scanf_float+0x86>
 8007808:	3f01      	subs	r7, #1
 800780a:	5933      	ldr	r3, [r6, r4]
 800780c:	002a      	movs	r2, r5
 800780e:	7839      	ldrb	r1, [r7, #0]
 8007810:	9801      	ldr	r0, [sp, #4]
 8007812:	4798      	blx	r3
 8007814:	6933      	ldr	r3, [r6, #16]
 8007816:	3b01      	subs	r3, #1
 8007818:	6133      	str	r3, [r6, #16]
 800781a:	e7f1      	b.n	8007800 <_scanf_float+0x2a0>
 800781c:	24be      	movs	r4, #190	; 0xbe
 800781e:	0064      	lsls	r4, r4, #1
 8007820:	9b03      	ldr	r3, [sp, #12]
 8007822:	429f      	cmp	r7, r3
 8007824:	d800      	bhi.n	8007828 <_scanf_float+0x2c8>
 8007826:	e6de      	b.n	80075e6 <_scanf_float+0x86>
 8007828:	3f01      	subs	r7, #1
 800782a:	5933      	ldr	r3, [r6, r4]
 800782c:	002a      	movs	r2, r5
 800782e:	7839      	ldrb	r1, [r7, #0]
 8007830:	9801      	ldr	r0, [sp, #4]
 8007832:	4798      	blx	r3
 8007834:	6933      	ldr	r3, [r6, #16]
 8007836:	3b01      	subs	r3, #1
 8007838:	6133      	str	r3, [r6, #16]
 800783a:	e7f1      	b.n	8007820 <_scanf_float+0x2c0>
 800783c:	9b02      	ldr	r3, [sp, #8]
 800783e:	002a      	movs	r2, r5
 8007840:	3b01      	subs	r3, #1
 8007842:	7819      	ldrb	r1, [r3, #0]
 8007844:	9302      	str	r3, [sp, #8]
 8007846:	23be      	movs	r3, #190	; 0xbe
 8007848:	005b      	lsls	r3, r3, #1
 800784a:	58f3      	ldr	r3, [r6, r3]
 800784c:	9801      	ldr	r0, [sp, #4]
 800784e:	9309      	str	r3, [sp, #36]	; 0x24
 8007850:	4798      	blx	r3
 8007852:	6933      	ldr	r3, [r6, #16]
 8007854:	3b01      	subs	r3, #1
 8007856:	6133      	str	r3, [r6, #16]
 8007858:	e7c2      	b.n	80077e0 <_scanf_float+0x280>
 800785a:	46c0      	nop			; (mov r8, r8)
 800785c:	fffffeff 	.word	0xfffffeff
 8007860:	fffffe7f 	.word	0xfffffe7f
 8007864:	fffff87f 	.word	0xfffff87f
 8007868:	fffffd7f 	.word	0xfffffd7f
 800786c:	6933      	ldr	r3, [r6, #16]
 800786e:	1e7c      	subs	r4, r7, #1
 8007870:	7821      	ldrb	r1, [r4, #0]
 8007872:	3b01      	subs	r3, #1
 8007874:	6133      	str	r3, [r6, #16]
 8007876:	2965      	cmp	r1, #101	; 0x65
 8007878:	d00c      	beq.n	8007894 <_scanf_float+0x334>
 800787a:	2945      	cmp	r1, #69	; 0x45
 800787c:	d00a      	beq.n	8007894 <_scanf_float+0x334>
 800787e:	23be      	movs	r3, #190	; 0xbe
 8007880:	005b      	lsls	r3, r3, #1
 8007882:	58f3      	ldr	r3, [r6, r3]
 8007884:	002a      	movs	r2, r5
 8007886:	9801      	ldr	r0, [sp, #4]
 8007888:	4798      	blx	r3
 800788a:	6933      	ldr	r3, [r6, #16]
 800788c:	1ebc      	subs	r4, r7, #2
 800788e:	3b01      	subs	r3, #1
 8007890:	7821      	ldrb	r1, [r4, #0]
 8007892:	6133      	str	r3, [r6, #16]
 8007894:	23be      	movs	r3, #190	; 0xbe
 8007896:	005b      	lsls	r3, r3, #1
 8007898:	002a      	movs	r2, r5
 800789a:	58f3      	ldr	r3, [r6, r3]
 800789c:	9801      	ldr	r0, [sp, #4]
 800789e:	4798      	blx	r3
 80078a0:	0027      	movs	r7, r4
 80078a2:	6832      	ldr	r2, [r6, #0]
 80078a4:	2310      	movs	r3, #16
 80078a6:	0011      	movs	r1, r2
 80078a8:	4019      	ands	r1, r3
 80078aa:	9102      	str	r1, [sp, #8]
 80078ac:	421a      	tst	r2, r3
 80078ae:	d158      	bne.n	8007962 <_scanf_float+0x402>
 80078b0:	23c0      	movs	r3, #192	; 0xc0
 80078b2:	7039      	strb	r1, [r7, #0]
 80078b4:	6832      	ldr	r2, [r6, #0]
 80078b6:	00db      	lsls	r3, r3, #3
 80078b8:	4013      	ands	r3, r2
 80078ba:	2280      	movs	r2, #128	; 0x80
 80078bc:	00d2      	lsls	r2, r2, #3
 80078be:	4293      	cmp	r3, r2
 80078c0:	d11d      	bne.n	80078fe <_scanf_float+0x39e>
 80078c2:	9b04      	ldr	r3, [sp, #16]
 80078c4:	9a00      	ldr	r2, [sp, #0]
 80078c6:	9900      	ldr	r1, [sp, #0]
 80078c8:	1a9a      	subs	r2, r3, r2
 80078ca:	428b      	cmp	r3, r1
 80078cc:	d124      	bne.n	8007918 <_scanf_float+0x3b8>
 80078ce:	2200      	movs	r2, #0
 80078d0:	9903      	ldr	r1, [sp, #12]
 80078d2:	9801      	ldr	r0, [sp, #4]
 80078d4:	f000 feae 	bl	8008634 <_strtod_r>
 80078d8:	9b06      	ldr	r3, [sp, #24]
 80078da:	000d      	movs	r5, r1
 80078dc:	6831      	ldr	r1, [r6, #0]
 80078de:	0004      	movs	r4, r0
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	078a      	lsls	r2, r1, #30
 80078e4:	d525      	bpl.n	8007932 <_scanf_float+0x3d2>
 80078e6:	1d1a      	adds	r2, r3, #4
 80078e8:	9906      	ldr	r1, [sp, #24]
 80078ea:	600a      	str	r2, [r1, #0]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	601c      	str	r4, [r3, #0]
 80078f0:	605d      	str	r5, [r3, #4]
 80078f2:	68f3      	ldr	r3, [r6, #12]
 80078f4:	3301      	adds	r3, #1
 80078f6:	60f3      	str	r3, [r6, #12]
 80078f8:	9802      	ldr	r0, [sp, #8]
 80078fa:	b00b      	add	sp, #44	; 0x2c
 80078fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078fe:	9b07      	ldr	r3, [sp, #28]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d0e4      	beq.n	80078ce <_scanf_float+0x36e>
 8007904:	9b08      	ldr	r3, [sp, #32]
 8007906:	9a02      	ldr	r2, [sp, #8]
 8007908:	1c59      	adds	r1, r3, #1
 800790a:	9801      	ldr	r0, [sp, #4]
 800790c:	230a      	movs	r3, #10
 800790e:	f000 ff27 	bl	8008760 <_strtol_r>
 8007912:	9b07      	ldr	r3, [sp, #28]
 8007914:	9f08      	ldr	r7, [sp, #32]
 8007916:	1ac2      	subs	r2, r0, r3
 8007918:	0033      	movs	r3, r6
 800791a:	3370      	adds	r3, #112	; 0x70
 800791c:	33ff      	adds	r3, #255	; 0xff
 800791e:	429f      	cmp	r7, r3
 8007920:	d302      	bcc.n	8007928 <_scanf_float+0x3c8>
 8007922:	0037      	movs	r7, r6
 8007924:	376f      	adds	r7, #111	; 0x6f
 8007926:	37ff      	adds	r7, #255	; 0xff
 8007928:	0038      	movs	r0, r7
 800792a:	490f      	ldr	r1, [pc, #60]	; (8007968 <_scanf_float+0x408>)
 800792c:	f000 f836 	bl	800799c <siprintf>
 8007930:	e7cd      	b.n	80078ce <_scanf_float+0x36e>
 8007932:	1d1a      	adds	r2, r3, #4
 8007934:	0749      	lsls	r1, r1, #29
 8007936:	d4d7      	bmi.n	80078e8 <_scanf_float+0x388>
 8007938:	9906      	ldr	r1, [sp, #24]
 800793a:	0020      	movs	r0, r4
 800793c:	600a      	str	r2, [r1, #0]
 800793e:	681f      	ldr	r7, [r3, #0]
 8007940:	0022      	movs	r2, r4
 8007942:	002b      	movs	r3, r5
 8007944:	0029      	movs	r1, r5
 8007946:	f7fb f87d 	bl	8002a44 <__aeabi_dcmpun>
 800794a:	2800      	cmp	r0, #0
 800794c:	d004      	beq.n	8007958 <_scanf_float+0x3f8>
 800794e:	4807      	ldr	r0, [pc, #28]	; (800796c <_scanf_float+0x40c>)
 8007950:	f000 f820 	bl	8007994 <nanf>
 8007954:	6038      	str	r0, [r7, #0]
 8007956:	e7cc      	b.n	80078f2 <_scanf_float+0x392>
 8007958:	0020      	movs	r0, r4
 800795a:	0029      	movs	r1, r5
 800795c:	f7fb f91c 	bl	8002b98 <__aeabi_d2f>
 8007960:	e7f8      	b.n	8007954 <_scanf_float+0x3f4>
 8007962:	2300      	movs	r3, #0
 8007964:	e640      	b.n	80075e8 <_scanf_float+0x88>
 8007966:	46c0      	nop			; (mov r8, r8)
 8007968:	0800b7c4 	.word	0x0800b7c4
 800796c:	0800bad0 	.word	0x0800bad0

08007970 <_sbrk_r>:
 8007970:	2300      	movs	r3, #0
 8007972:	b570      	push	{r4, r5, r6, lr}
 8007974:	4d06      	ldr	r5, [pc, #24]	; (8007990 <_sbrk_r+0x20>)
 8007976:	0004      	movs	r4, r0
 8007978:	0008      	movs	r0, r1
 800797a:	602b      	str	r3, [r5, #0]
 800797c:	f7fc fad8 	bl	8003f30 <_sbrk>
 8007980:	1c43      	adds	r3, r0, #1
 8007982:	d103      	bne.n	800798c <_sbrk_r+0x1c>
 8007984:	682b      	ldr	r3, [r5, #0]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d000      	beq.n	800798c <_sbrk_r+0x1c>
 800798a:	6023      	str	r3, [r4, #0]
 800798c:	bd70      	pop	{r4, r5, r6, pc}
 800798e:	46c0      	nop			; (mov r8, r8)
 8007990:	20000548 	.word	0x20000548

08007994 <nanf>:
 8007994:	4800      	ldr	r0, [pc, #0]	; (8007998 <nanf+0x4>)
 8007996:	4770      	bx	lr
 8007998:	7fc00000 	.word	0x7fc00000

0800799c <siprintf>:
 800799c:	b40e      	push	{r1, r2, r3}
 800799e:	b500      	push	{lr}
 80079a0:	490b      	ldr	r1, [pc, #44]	; (80079d0 <siprintf+0x34>)
 80079a2:	b09c      	sub	sp, #112	; 0x70
 80079a4:	ab1d      	add	r3, sp, #116	; 0x74
 80079a6:	9002      	str	r0, [sp, #8]
 80079a8:	9006      	str	r0, [sp, #24]
 80079aa:	9107      	str	r1, [sp, #28]
 80079ac:	9104      	str	r1, [sp, #16]
 80079ae:	4809      	ldr	r0, [pc, #36]	; (80079d4 <siprintf+0x38>)
 80079b0:	4909      	ldr	r1, [pc, #36]	; (80079d8 <siprintf+0x3c>)
 80079b2:	cb04      	ldmia	r3!, {r2}
 80079b4:	9105      	str	r1, [sp, #20]
 80079b6:	6800      	ldr	r0, [r0, #0]
 80079b8:	a902      	add	r1, sp, #8
 80079ba:	9301      	str	r3, [sp, #4]
 80079bc:	f002 fe84 	bl	800a6c8 <_svfiprintf_r>
 80079c0:	2300      	movs	r3, #0
 80079c2:	9a02      	ldr	r2, [sp, #8]
 80079c4:	7013      	strb	r3, [r2, #0]
 80079c6:	b01c      	add	sp, #112	; 0x70
 80079c8:	bc08      	pop	{r3}
 80079ca:	b003      	add	sp, #12
 80079cc:	4718      	bx	r3
 80079ce:	46c0      	nop			; (mov r8, r8)
 80079d0:	7fffffff 	.word	0x7fffffff
 80079d4:	2000000c 	.word	0x2000000c
 80079d8:	ffff0208 	.word	0xffff0208

080079dc <sulp>:
 80079dc:	b570      	push	{r4, r5, r6, lr}
 80079de:	0016      	movs	r6, r2
 80079e0:	000d      	movs	r5, r1
 80079e2:	f002 fc9d 	bl	800a320 <__ulp>
 80079e6:	2e00      	cmp	r6, #0
 80079e8:	d00d      	beq.n	8007a06 <sulp+0x2a>
 80079ea:	236b      	movs	r3, #107	; 0x6b
 80079ec:	006a      	lsls	r2, r5, #1
 80079ee:	0d52      	lsrs	r2, r2, #21
 80079f0:	1a9b      	subs	r3, r3, r2
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	dd07      	ble.n	8007a06 <sulp+0x2a>
 80079f6:	2400      	movs	r4, #0
 80079f8:	4a03      	ldr	r2, [pc, #12]	; (8007a08 <sulp+0x2c>)
 80079fa:	051b      	lsls	r3, r3, #20
 80079fc:	189d      	adds	r5, r3, r2
 80079fe:	002b      	movs	r3, r5
 8007a00:	0022      	movs	r2, r4
 8007a02:	f7fa fa21 	bl	8001e48 <__aeabi_dmul>
 8007a06:	bd70      	pop	{r4, r5, r6, pc}
 8007a08:	3ff00000 	.word	0x3ff00000

08007a0c <_strtod_l>:
 8007a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a0e:	001d      	movs	r5, r3
 8007a10:	2300      	movs	r3, #0
 8007a12:	b0a5      	sub	sp, #148	; 0x94
 8007a14:	9320      	str	r3, [sp, #128]	; 0x80
 8007a16:	4bac      	ldr	r3, [pc, #688]	; (8007cc8 <_strtod_l+0x2bc>)
 8007a18:	9005      	str	r0, [sp, #20]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	9108      	str	r1, [sp, #32]
 8007a1e:	0018      	movs	r0, r3
 8007a20:	9307      	str	r3, [sp, #28]
 8007a22:	921b      	str	r2, [sp, #108]	; 0x6c
 8007a24:	f7f8 fb6e 	bl	8000104 <strlen>
 8007a28:	2600      	movs	r6, #0
 8007a2a:	0004      	movs	r4, r0
 8007a2c:	2700      	movs	r7, #0
 8007a2e:	9b08      	ldr	r3, [sp, #32]
 8007a30:	931f      	str	r3, [sp, #124]	; 0x7c
 8007a32:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007a34:	7813      	ldrb	r3, [r2, #0]
 8007a36:	2b2b      	cmp	r3, #43	; 0x2b
 8007a38:	d058      	beq.n	8007aec <_strtod_l+0xe0>
 8007a3a:	d844      	bhi.n	8007ac6 <_strtod_l+0xba>
 8007a3c:	2b0d      	cmp	r3, #13
 8007a3e:	d83d      	bhi.n	8007abc <_strtod_l+0xb0>
 8007a40:	2b08      	cmp	r3, #8
 8007a42:	d83d      	bhi.n	8007ac0 <_strtod_l+0xb4>
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d047      	beq.n	8007ad8 <_strtod_l+0xcc>
 8007a48:	2300      	movs	r3, #0
 8007a4a:	930e      	str	r3, [sp, #56]	; 0x38
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007a50:	920a      	str	r2, [sp, #40]	; 0x28
 8007a52:	9306      	str	r3, [sp, #24]
 8007a54:	781b      	ldrb	r3, [r3, #0]
 8007a56:	2b30      	cmp	r3, #48	; 0x30
 8007a58:	d000      	beq.n	8007a5c <_strtod_l+0x50>
 8007a5a:	e07f      	b.n	8007b5c <_strtod_l+0x150>
 8007a5c:	9b06      	ldr	r3, [sp, #24]
 8007a5e:	3220      	adds	r2, #32
 8007a60:	785b      	ldrb	r3, [r3, #1]
 8007a62:	4393      	bics	r3, r2
 8007a64:	2b58      	cmp	r3, #88	; 0x58
 8007a66:	d000      	beq.n	8007a6a <_strtod_l+0x5e>
 8007a68:	e06e      	b.n	8007b48 <_strtod_l+0x13c>
 8007a6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a6c:	9502      	str	r5, [sp, #8]
 8007a6e:	9301      	str	r3, [sp, #4]
 8007a70:	ab20      	add	r3, sp, #128	; 0x80
 8007a72:	9300      	str	r3, [sp, #0]
 8007a74:	4a95      	ldr	r2, [pc, #596]	; (8007ccc <_strtod_l+0x2c0>)
 8007a76:	ab21      	add	r3, sp, #132	; 0x84
 8007a78:	9805      	ldr	r0, [sp, #20]
 8007a7a:	a91f      	add	r1, sp, #124	; 0x7c
 8007a7c:	f001 fd90 	bl	80095a0 <__gethex>
 8007a80:	2307      	movs	r3, #7
 8007a82:	0005      	movs	r5, r0
 8007a84:	0004      	movs	r4, r0
 8007a86:	401d      	ands	r5, r3
 8007a88:	4218      	tst	r0, r3
 8007a8a:	d006      	beq.n	8007a9a <_strtod_l+0x8e>
 8007a8c:	2d06      	cmp	r5, #6
 8007a8e:	d12f      	bne.n	8007af0 <_strtod_l+0xe4>
 8007a90:	9b06      	ldr	r3, [sp, #24]
 8007a92:	3301      	adds	r3, #1
 8007a94:	931f      	str	r3, [sp, #124]	; 0x7c
 8007a96:	2300      	movs	r3, #0
 8007a98:	930e      	str	r3, [sp, #56]	; 0x38
 8007a9a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d002      	beq.n	8007aa6 <_strtod_l+0x9a>
 8007aa0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007aa2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007aa4:	601a      	str	r2, [r3, #0]
 8007aa6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d01c      	beq.n	8007ae6 <_strtod_l+0xda>
 8007aac:	2380      	movs	r3, #128	; 0x80
 8007aae:	0032      	movs	r2, r6
 8007ab0:	061b      	lsls	r3, r3, #24
 8007ab2:	18fb      	adds	r3, r7, r3
 8007ab4:	0010      	movs	r0, r2
 8007ab6:	0019      	movs	r1, r3
 8007ab8:	b025      	add	sp, #148	; 0x94
 8007aba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007abc:	2b20      	cmp	r3, #32
 8007abe:	d1c3      	bne.n	8007a48 <_strtod_l+0x3c>
 8007ac0:	3201      	adds	r2, #1
 8007ac2:	921f      	str	r2, [sp, #124]	; 0x7c
 8007ac4:	e7b5      	b.n	8007a32 <_strtod_l+0x26>
 8007ac6:	2b2d      	cmp	r3, #45	; 0x2d
 8007ac8:	d1be      	bne.n	8007a48 <_strtod_l+0x3c>
 8007aca:	3b2c      	subs	r3, #44	; 0x2c
 8007acc:	930e      	str	r3, [sp, #56]	; 0x38
 8007ace:	1c53      	adds	r3, r2, #1
 8007ad0:	931f      	str	r3, [sp, #124]	; 0x7c
 8007ad2:	7853      	ldrb	r3, [r2, #1]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d1b9      	bne.n	8007a4c <_strtod_l+0x40>
 8007ad8:	9b08      	ldr	r3, [sp, #32]
 8007ada:	931f      	str	r3, [sp, #124]	; 0x7c
 8007adc:	2300      	movs	r3, #0
 8007ade:	930e      	str	r3, [sp, #56]	; 0x38
 8007ae0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d1dc      	bne.n	8007aa0 <_strtod_l+0x94>
 8007ae6:	0032      	movs	r2, r6
 8007ae8:	003b      	movs	r3, r7
 8007aea:	e7e3      	b.n	8007ab4 <_strtod_l+0xa8>
 8007aec:	2300      	movs	r3, #0
 8007aee:	e7ed      	b.n	8007acc <_strtod_l+0xc0>
 8007af0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007af2:	2a00      	cmp	r2, #0
 8007af4:	d007      	beq.n	8007b06 <_strtod_l+0xfa>
 8007af6:	2135      	movs	r1, #53	; 0x35
 8007af8:	a822      	add	r0, sp, #136	; 0x88
 8007afa:	f002 fd12 	bl	800a522 <__copybits>
 8007afe:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007b00:	9805      	ldr	r0, [sp, #20]
 8007b02:	f002 f8cd 	bl	8009ca0 <_Bfree>
 8007b06:	1e68      	subs	r0, r5, #1
 8007b08:	2804      	cmp	r0, #4
 8007b0a:	d806      	bhi.n	8007b1a <_strtod_l+0x10e>
 8007b0c:	f7f8 fb02 	bl	8000114 <__gnu_thumb1_case_uqi>
 8007b10:	1816030b 	.word	0x1816030b
 8007b14:	0b          	.byte	0x0b
 8007b15:	00          	.byte	0x00
 8007b16:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8007b18:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 8007b1a:	0723      	lsls	r3, r4, #28
 8007b1c:	d5bd      	bpl.n	8007a9a <_strtod_l+0x8e>
 8007b1e:	2380      	movs	r3, #128	; 0x80
 8007b20:	061b      	lsls	r3, r3, #24
 8007b22:	431f      	orrs	r7, r3
 8007b24:	e7b9      	b.n	8007a9a <_strtod_l+0x8e>
 8007b26:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007b28:	4a69      	ldr	r2, [pc, #420]	; (8007cd0 <_strtod_l+0x2c4>)
 8007b2a:	496a      	ldr	r1, [pc, #424]	; (8007cd4 <_strtod_l+0x2c8>)
 8007b2c:	401a      	ands	r2, r3
 8007b2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b30:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8007b32:	185b      	adds	r3, r3, r1
 8007b34:	051b      	lsls	r3, r3, #20
 8007b36:	431a      	orrs	r2, r3
 8007b38:	0017      	movs	r7, r2
 8007b3a:	e7ee      	b.n	8007b1a <_strtod_l+0x10e>
 8007b3c:	4f66      	ldr	r7, [pc, #408]	; (8007cd8 <_strtod_l+0x2cc>)
 8007b3e:	e7ec      	b.n	8007b1a <_strtod_l+0x10e>
 8007b40:	2601      	movs	r6, #1
 8007b42:	4f66      	ldr	r7, [pc, #408]	; (8007cdc <_strtod_l+0x2d0>)
 8007b44:	4276      	negs	r6, r6
 8007b46:	e7e8      	b.n	8007b1a <_strtod_l+0x10e>
 8007b48:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007b4a:	1c5a      	adds	r2, r3, #1
 8007b4c:	921f      	str	r2, [sp, #124]	; 0x7c
 8007b4e:	785b      	ldrb	r3, [r3, #1]
 8007b50:	2b30      	cmp	r3, #48	; 0x30
 8007b52:	d0f9      	beq.n	8007b48 <_strtod_l+0x13c>
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d0a0      	beq.n	8007a9a <_strtod_l+0x8e>
 8007b58:	2301      	movs	r3, #1
 8007b5a:	930a      	str	r3, [sp, #40]	; 0x28
 8007b5c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007b5e:	220a      	movs	r2, #10
 8007b60:	9310      	str	r3, [sp, #64]	; 0x40
 8007b62:	2300      	movs	r3, #0
 8007b64:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b66:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b68:	9309      	str	r3, [sp, #36]	; 0x24
 8007b6a:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8007b6c:	7805      	ldrb	r5, [r0, #0]
 8007b6e:	002b      	movs	r3, r5
 8007b70:	3b30      	subs	r3, #48	; 0x30
 8007b72:	b2d9      	uxtb	r1, r3
 8007b74:	2909      	cmp	r1, #9
 8007b76:	d927      	bls.n	8007bc8 <_strtod_l+0x1bc>
 8007b78:	0022      	movs	r2, r4
 8007b7a:	9907      	ldr	r1, [sp, #28]
 8007b7c:	f002 feaa 	bl	800a8d4 <strncmp>
 8007b80:	2800      	cmp	r0, #0
 8007b82:	d033      	beq.n	8007bec <_strtod_l+0x1e0>
 8007b84:	2000      	movs	r0, #0
 8007b86:	002b      	movs	r3, r5
 8007b88:	4684      	mov	ip, r0
 8007b8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b8c:	900c      	str	r0, [sp, #48]	; 0x30
 8007b8e:	9206      	str	r2, [sp, #24]
 8007b90:	2220      	movs	r2, #32
 8007b92:	0019      	movs	r1, r3
 8007b94:	4391      	bics	r1, r2
 8007b96:	000a      	movs	r2, r1
 8007b98:	2100      	movs	r1, #0
 8007b9a:	9107      	str	r1, [sp, #28]
 8007b9c:	2a45      	cmp	r2, #69	; 0x45
 8007b9e:	d000      	beq.n	8007ba2 <_strtod_l+0x196>
 8007ba0:	e0c5      	b.n	8007d2e <_strtod_l+0x322>
 8007ba2:	9b06      	ldr	r3, [sp, #24]
 8007ba4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ba6:	4303      	orrs	r3, r0
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	428b      	cmp	r3, r1
 8007bac:	d094      	beq.n	8007ad8 <_strtod_l+0xcc>
 8007bae:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007bb0:	9308      	str	r3, [sp, #32]
 8007bb2:	3301      	adds	r3, #1
 8007bb4:	931f      	str	r3, [sp, #124]	; 0x7c
 8007bb6:	9b08      	ldr	r3, [sp, #32]
 8007bb8:	785b      	ldrb	r3, [r3, #1]
 8007bba:	2b2b      	cmp	r3, #43	; 0x2b
 8007bbc:	d076      	beq.n	8007cac <_strtod_l+0x2a0>
 8007bbe:	000c      	movs	r4, r1
 8007bc0:	2b2d      	cmp	r3, #45	; 0x2d
 8007bc2:	d179      	bne.n	8007cb8 <_strtod_l+0x2ac>
 8007bc4:	2401      	movs	r4, #1
 8007bc6:	e072      	b.n	8007cae <_strtod_l+0x2a2>
 8007bc8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007bca:	2908      	cmp	r1, #8
 8007bcc:	dc09      	bgt.n	8007be2 <_strtod_l+0x1d6>
 8007bce:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007bd0:	4351      	muls	r1, r2
 8007bd2:	185b      	adds	r3, r3, r1
 8007bd4:	930b      	str	r3, [sp, #44]	; 0x2c
 8007bd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bd8:	3001      	adds	r0, #1
 8007bda:	3301      	adds	r3, #1
 8007bdc:	9309      	str	r3, [sp, #36]	; 0x24
 8007bde:	901f      	str	r0, [sp, #124]	; 0x7c
 8007be0:	e7c3      	b.n	8007b6a <_strtod_l+0x15e>
 8007be2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007be4:	4351      	muls	r1, r2
 8007be6:	185b      	adds	r3, r3, r1
 8007be8:	930f      	str	r3, [sp, #60]	; 0x3c
 8007bea:	e7f4      	b.n	8007bd6 <_strtod_l+0x1ca>
 8007bec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007bee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bf0:	191c      	adds	r4, r3, r4
 8007bf2:	941f      	str	r4, [sp, #124]	; 0x7c
 8007bf4:	7823      	ldrb	r3, [r4, #0]
 8007bf6:	2a00      	cmp	r2, #0
 8007bf8:	d039      	beq.n	8007c6e <_strtod_l+0x262>
 8007bfa:	900c      	str	r0, [sp, #48]	; 0x30
 8007bfc:	9206      	str	r2, [sp, #24]
 8007bfe:	001a      	movs	r2, r3
 8007c00:	3a30      	subs	r2, #48	; 0x30
 8007c02:	2a09      	cmp	r2, #9
 8007c04:	d912      	bls.n	8007c2c <_strtod_l+0x220>
 8007c06:	2201      	movs	r2, #1
 8007c08:	4694      	mov	ip, r2
 8007c0a:	e7c1      	b.n	8007b90 <_strtod_l+0x184>
 8007c0c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007c0e:	3001      	adds	r0, #1
 8007c10:	1c5a      	adds	r2, r3, #1
 8007c12:	921f      	str	r2, [sp, #124]	; 0x7c
 8007c14:	785b      	ldrb	r3, [r3, #1]
 8007c16:	2b30      	cmp	r3, #48	; 0x30
 8007c18:	d0f8      	beq.n	8007c0c <_strtod_l+0x200>
 8007c1a:	001a      	movs	r2, r3
 8007c1c:	3a31      	subs	r2, #49	; 0x31
 8007c1e:	2a08      	cmp	r2, #8
 8007c20:	d83f      	bhi.n	8007ca2 <_strtod_l+0x296>
 8007c22:	900c      	str	r0, [sp, #48]	; 0x30
 8007c24:	2000      	movs	r0, #0
 8007c26:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007c28:	9006      	str	r0, [sp, #24]
 8007c2a:	9210      	str	r2, [sp, #64]	; 0x40
 8007c2c:	001a      	movs	r2, r3
 8007c2e:	1c41      	adds	r1, r0, #1
 8007c30:	3a30      	subs	r2, #48	; 0x30
 8007c32:	2b30      	cmp	r3, #48	; 0x30
 8007c34:	d015      	beq.n	8007c62 <_strtod_l+0x256>
 8007c36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c38:	185b      	adds	r3, r3, r1
 8007c3a:	210a      	movs	r1, #10
 8007c3c:	930c      	str	r3, [sp, #48]	; 0x30
 8007c3e:	9b06      	ldr	r3, [sp, #24]
 8007c40:	18c4      	adds	r4, r0, r3
 8007c42:	42a3      	cmp	r3, r4
 8007c44:	d115      	bne.n	8007c72 <_strtod_l+0x266>
 8007c46:	9906      	ldr	r1, [sp, #24]
 8007c48:	9b06      	ldr	r3, [sp, #24]
 8007c4a:	3101      	adds	r1, #1
 8007c4c:	1809      	adds	r1, r1, r0
 8007c4e:	181b      	adds	r3, r3, r0
 8007c50:	9106      	str	r1, [sp, #24]
 8007c52:	2b08      	cmp	r3, #8
 8007c54:	dc1b      	bgt.n	8007c8e <_strtod_l+0x282>
 8007c56:	230a      	movs	r3, #10
 8007c58:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007c5a:	434b      	muls	r3, r1
 8007c5c:	2100      	movs	r1, #0
 8007c5e:	18d3      	adds	r3, r2, r3
 8007c60:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c62:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007c64:	0008      	movs	r0, r1
 8007c66:	1c5a      	adds	r2, r3, #1
 8007c68:	921f      	str	r2, [sp, #124]	; 0x7c
 8007c6a:	785b      	ldrb	r3, [r3, #1]
 8007c6c:	e7c7      	b.n	8007bfe <_strtod_l+0x1f2>
 8007c6e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c70:	e7d1      	b.n	8007c16 <_strtod_l+0x20a>
 8007c72:	2b08      	cmp	r3, #8
 8007c74:	dc04      	bgt.n	8007c80 <_strtod_l+0x274>
 8007c76:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8007c78:	434d      	muls	r5, r1
 8007c7a:	950b      	str	r5, [sp, #44]	; 0x2c
 8007c7c:	3301      	adds	r3, #1
 8007c7e:	e7e0      	b.n	8007c42 <_strtod_l+0x236>
 8007c80:	1c5d      	adds	r5, r3, #1
 8007c82:	2d10      	cmp	r5, #16
 8007c84:	dcfa      	bgt.n	8007c7c <_strtod_l+0x270>
 8007c86:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007c88:	434d      	muls	r5, r1
 8007c8a:	950f      	str	r5, [sp, #60]	; 0x3c
 8007c8c:	e7f6      	b.n	8007c7c <_strtod_l+0x270>
 8007c8e:	9b06      	ldr	r3, [sp, #24]
 8007c90:	2100      	movs	r1, #0
 8007c92:	2b10      	cmp	r3, #16
 8007c94:	dce5      	bgt.n	8007c62 <_strtod_l+0x256>
 8007c96:	230a      	movs	r3, #10
 8007c98:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8007c9a:	4343      	muls	r3, r0
 8007c9c:	18d3      	adds	r3, r2, r3
 8007c9e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ca0:	e7df      	b.n	8007c62 <_strtod_l+0x256>
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	920c      	str	r2, [sp, #48]	; 0x30
 8007ca6:	9206      	str	r2, [sp, #24]
 8007ca8:	3201      	adds	r2, #1
 8007caa:	e7ad      	b.n	8007c08 <_strtod_l+0x1fc>
 8007cac:	2400      	movs	r4, #0
 8007cae:	9b08      	ldr	r3, [sp, #32]
 8007cb0:	3302      	adds	r3, #2
 8007cb2:	931f      	str	r3, [sp, #124]	; 0x7c
 8007cb4:	9b08      	ldr	r3, [sp, #32]
 8007cb6:	789b      	ldrb	r3, [r3, #2]
 8007cb8:	001a      	movs	r2, r3
 8007cba:	3a30      	subs	r2, #48	; 0x30
 8007cbc:	2a09      	cmp	r2, #9
 8007cbe:	d913      	bls.n	8007ce8 <_strtod_l+0x2dc>
 8007cc0:	9a08      	ldr	r2, [sp, #32]
 8007cc2:	921f      	str	r2, [sp, #124]	; 0x7c
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	e031      	b.n	8007d2c <_strtod_l+0x320>
 8007cc8:	0800b918 	.word	0x0800b918
 8007ccc:	0800b7cc 	.word	0x0800b7cc
 8007cd0:	ffefffff 	.word	0xffefffff
 8007cd4:	00000433 	.word	0x00000433
 8007cd8:	7ff00000 	.word	0x7ff00000
 8007cdc:	7fffffff 	.word	0x7fffffff
 8007ce0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007ce2:	1c5a      	adds	r2, r3, #1
 8007ce4:	921f      	str	r2, [sp, #124]	; 0x7c
 8007ce6:	785b      	ldrb	r3, [r3, #1]
 8007ce8:	2b30      	cmp	r3, #48	; 0x30
 8007cea:	d0f9      	beq.n	8007ce0 <_strtod_l+0x2d4>
 8007cec:	2200      	movs	r2, #0
 8007cee:	9207      	str	r2, [sp, #28]
 8007cf0:	001a      	movs	r2, r3
 8007cf2:	3a31      	subs	r2, #49	; 0x31
 8007cf4:	2a08      	cmp	r2, #8
 8007cf6:	d81a      	bhi.n	8007d2e <_strtod_l+0x322>
 8007cf8:	3b30      	subs	r3, #48	; 0x30
 8007cfa:	001a      	movs	r2, r3
 8007cfc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007cfe:	9307      	str	r3, [sp, #28]
 8007d00:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007d02:	1c59      	adds	r1, r3, #1
 8007d04:	911f      	str	r1, [sp, #124]	; 0x7c
 8007d06:	785b      	ldrb	r3, [r3, #1]
 8007d08:	001d      	movs	r5, r3
 8007d0a:	3d30      	subs	r5, #48	; 0x30
 8007d0c:	2d09      	cmp	r5, #9
 8007d0e:	d939      	bls.n	8007d84 <_strtod_l+0x378>
 8007d10:	9d07      	ldr	r5, [sp, #28]
 8007d12:	1b49      	subs	r1, r1, r5
 8007d14:	4db0      	ldr	r5, [pc, #704]	; (8007fd8 <_strtod_l+0x5cc>)
 8007d16:	9507      	str	r5, [sp, #28]
 8007d18:	2908      	cmp	r1, #8
 8007d1a:	dc03      	bgt.n	8007d24 <_strtod_l+0x318>
 8007d1c:	9207      	str	r2, [sp, #28]
 8007d1e:	42aa      	cmp	r2, r5
 8007d20:	dd00      	ble.n	8007d24 <_strtod_l+0x318>
 8007d22:	9507      	str	r5, [sp, #28]
 8007d24:	2c00      	cmp	r4, #0
 8007d26:	d002      	beq.n	8007d2e <_strtod_l+0x322>
 8007d28:	9a07      	ldr	r2, [sp, #28]
 8007d2a:	4252      	negs	r2, r2
 8007d2c:	9207      	str	r2, [sp, #28]
 8007d2e:	9a06      	ldr	r2, [sp, #24]
 8007d30:	2a00      	cmp	r2, #0
 8007d32:	d14b      	bne.n	8007dcc <_strtod_l+0x3c0>
 8007d34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d36:	4310      	orrs	r0, r2
 8007d38:	d000      	beq.n	8007d3c <_strtod_l+0x330>
 8007d3a:	e6ae      	b.n	8007a9a <_strtod_l+0x8e>
 8007d3c:	4662      	mov	r2, ip
 8007d3e:	2a00      	cmp	r2, #0
 8007d40:	d000      	beq.n	8007d44 <_strtod_l+0x338>
 8007d42:	e6c9      	b.n	8007ad8 <_strtod_l+0xcc>
 8007d44:	2b69      	cmp	r3, #105	; 0x69
 8007d46:	d025      	beq.n	8007d94 <_strtod_l+0x388>
 8007d48:	dc21      	bgt.n	8007d8e <_strtod_l+0x382>
 8007d4a:	2b49      	cmp	r3, #73	; 0x49
 8007d4c:	d022      	beq.n	8007d94 <_strtod_l+0x388>
 8007d4e:	2b4e      	cmp	r3, #78	; 0x4e
 8007d50:	d000      	beq.n	8007d54 <_strtod_l+0x348>
 8007d52:	e6c1      	b.n	8007ad8 <_strtod_l+0xcc>
 8007d54:	49a1      	ldr	r1, [pc, #644]	; (8007fdc <_strtod_l+0x5d0>)
 8007d56:	a81f      	add	r0, sp, #124	; 0x7c
 8007d58:	f001 fe70 	bl	8009a3c <__match>
 8007d5c:	2800      	cmp	r0, #0
 8007d5e:	d100      	bne.n	8007d62 <_strtod_l+0x356>
 8007d60:	e6ba      	b.n	8007ad8 <_strtod_l+0xcc>
 8007d62:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007d64:	781b      	ldrb	r3, [r3, #0]
 8007d66:	2b28      	cmp	r3, #40	; 0x28
 8007d68:	d12a      	bne.n	8007dc0 <_strtod_l+0x3b4>
 8007d6a:	499d      	ldr	r1, [pc, #628]	; (8007fe0 <_strtod_l+0x5d4>)
 8007d6c:	aa22      	add	r2, sp, #136	; 0x88
 8007d6e:	a81f      	add	r0, sp, #124	; 0x7c
 8007d70:	f001 fe78 	bl	8009a64 <__hexnan>
 8007d74:	2805      	cmp	r0, #5
 8007d76:	d123      	bne.n	8007dc0 <_strtod_l+0x3b4>
 8007d78:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007d7a:	4a9a      	ldr	r2, [pc, #616]	; (8007fe4 <_strtod_l+0x5d8>)
 8007d7c:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8007d7e:	431a      	orrs	r2, r3
 8007d80:	0017      	movs	r7, r2
 8007d82:	e68a      	b.n	8007a9a <_strtod_l+0x8e>
 8007d84:	210a      	movs	r1, #10
 8007d86:	434a      	muls	r2, r1
 8007d88:	18d2      	adds	r2, r2, r3
 8007d8a:	3a30      	subs	r2, #48	; 0x30
 8007d8c:	e7b8      	b.n	8007d00 <_strtod_l+0x2f4>
 8007d8e:	2b6e      	cmp	r3, #110	; 0x6e
 8007d90:	d0e0      	beq.n	8007d54 <_strtod_l+0x348>
 8007d92:	e6a1      	b.n	8007ad8 <_strtod_l+0xcc>
 8007d94:	4994      	ldr	r1, [pc, #592]	; (8007fe8 <_strtod_l+0x5dc>)
 8007d96:	a81f      	add	r0, sp, #124	; 0x7c
 8007d98:	f001 fe50 	bl	8009a3c <__match>
 8007d9c:	2800      	cmp	r0, #0
 8007d9e:	d100      	bne.n	8007da2 <_strtod_l+0x396>
 8007da0:	e69a      	b.n	8007ad8 <_strtod_l+0xcc>
 8007da2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007da4:	4991      	ldr	r1, [pc, #580]	; (8007fec <_strtod_l+0x5e0>)
 8007da6:	3b01      	subs	r3, #1
 8007da8:	a81f      	add	r0, sp, #124	; 0x7c
 8007daa:	931f      	str	r3, [sp, #124]	; 0x7c
 8007dac:	f001 fe46 	bl	8009a3c <__match>
 8007db0:	2800      	cmp	r0, #0
 8007db2:	d102      	bne.n	8007dba <_strtod_l+0x3ae>
 8007db4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007db6:	3301      	adds	r3, #1
 8007db8:	931f      	str	r3, [sp, #124]	; 0x7c
 8007dba:	2600      	movs	r6, #0
 8007dbc:	4f89      	ldr	r7, [pc, #548]	; (8007fe4 <_strtod_l+0x5d8>)
 8007dbe:	e66c      	b.n	8007a9a <_strtod_l+0x8e>
 8007dc0:	488b      	ldr	r0, [pc, #556]	; (8007ff0 <_strtod_l+0x5e4>)
 8007dc2:	f002 fd81 	bl	800a8c8 <nan>
 8007dc6:	0006      	movs	r6, r0
 8007dc8:	000f      	movs	r7, r1
 8007dca:	e666      	b.n	8007a9a <_strtod_l+0x8e>
 8007dcc:	9b07      	ldr	r3, [sp, #28]
 8007dce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007dd0:	1a9b      	subs	r3, r3, r2
 8007dd2:	930a      	str	r3, [sp, #40]	; 0x28
 8007dd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d101      	bne.n	8007dde <_strtod_l+0x3d2>
 8007dda:	9b06      	ldr	r3, [sp, #24]
 8007ddc:	9309      	str	r3, [sp, #36]	; 0x24
 8007dde:	9c06      	ldr	r4, [sp, #24]
 8007de0:	2c10      	cmp	r4, #16
 8007de2:	dd00      	ble.n	8007de6 <_strtod_l+0x3da>
 8007de4:	2410      	movs	r4, #16
 8007de6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007de8:	f7fa feb0 	bl	8002b4c <__aeabi_ui2d>
 8007dec:	9b06      	ldr	r3, [sp, #24]
 8007dee:	0006      	movs	r6, r0
 8007df0:	000f      	movs	r7, r1
 8007df2:	2b09      	cmp	r3, #9
 8007df4:	dd15      	ble.n	8007e22 <_strtod_l+0x416>
 8007df6:	0022      	movs	r2, r4
 8007df8:	4b7e      	ldr	r3, [pc, #504]	; (8007ff4 <_strtod_l+0x5e8>)
 8007dfa:	3a09      	subs	r2, #9
 8007dfc:	00d2      	lsls	r2, r2, #3
 8007dfe:	189b      	adds	r3, r3, r2
 8007e00:	681a      	ldr	r2, [r3, #0]
 8007e02:	685b      	ldr	r3, [r3, #4]
 8007e04:	f7fa f820 	bl	8001e48 <__aeabi_dmul>
 8007e08:	0006      	movs	r6, r0
 8007e0a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8007e0c:	000f      	movs	r7, r1
 8007e0e:	f7fa fe9d 	bl	8002b4c <__aeabi_ui2d>
 8007e12:	0002      	movs	r2, r0
 8007e14:	000b      	movs	r3, r1
 8007e16:	0030      	movs	r0, r6
 8007e18:	0039      	movs	r1, r7
 8007e1a:	f7f9 f8d7 	bl	8000fcc <__aeabi_dadd>
 8007e1e:	0006      	movs	r6, r0
 8007e20:	000f      	movs	r7, r1
 8007e22:	9b06      	ldr	r3, [sp, #24]
 8007e24:	2b0f      	cmp	r3, #15
 8007e26:	dc39      	bgt.n	8007e9c <_strtod_l+0x490>
 8007e28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d100      	bne.n	8007e30 <_strtod_l+0x424>
 8007e2e:	e634      	b.n	8007a9a <_strtod_l+0x8e>
 8007e30:	dd24      	ble.n	8007e7c <_strtod_l+0x470>
 8007e32:	2b16      	cmp	r3, #22
 8007e34:	dc09      	bgt.n	8007e4a <_strtod_l+0x43e>
 8007e36:	496f      	ldr	r1, [pc, #444]	; (8007ff4 <_strtod_l+0x5e8>)
 8007e38:	00db      	lsls	r3, r3, #3
 8007e3a:	18c9      	adds	r1, r1, r3
 8007e3c:	0032      	movs	r2, r6
 8007e3e:	6808      	ldr	r0, [r1, #0]
 8007e40:	6849      	ldr	r1, [r1, #4]
 8007e42:	003b      	movs	r3, r7
 8007e44:	f7fa f800 	bl	8001e48 <__aeabi_dmul>
 8007e48:	e7bd      	b.n	8007dc6 <_strtod_l+0x3ba>
 8007e4a:	2325      	movs	r3, #37	; 0x25
 8007e4c:	9a06      	ldr	r2, [sp, #24]
 8007e4e:	1a9b      	subs	r3, r3, r2
 8007e50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e52:	4293      	cmp	r3, r2
 8007e54:	db22      	blt.n	8007e9c <_strtod_l+0x490>
 8007e56:	240f      	movs	r4, #15
 8007e58:	9b06      	ldr	r3, [sp, #24]
 8007e5a:	4d66      	ldr	r5, [pc, #408]	; (8007ff4 <_strtod_l+0x5e8>)
 8007e5c:	1ae4      	subs	r4, r4, r3
 8007e5e:	00e1      	lsls	r1, r4, #3
 8007e60:	1869      	adds	r1, r5, r1
 8007e62:	0032      	movs	r2, r6
 8007e64:	6808      	ldr	r0, [r1, #0]
 8007e66:	6849      	ldr	r1, [r1, #4]
 8007e68:	003b      	movs	r3, r7
 8007e6a:	f7f9 ffed 	bl	8001e48 <__aeabi_dmul>
 8007e6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e70:	1b1c      	subs	r4, r3, r4
 8007e72:	00e4      	lsls	r4, r4, #3
 8007e74:	192c      	adds	r4, r5, r4
 8007e76:	6822      	ldr	r2, [r4, #0]
 8007e78:	6863      	ldr	r3, [r4, #4]
 8007e7a:	e7e3      	b.n	8007e44 <_strtod_l+0x438>
 8007e7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e7e:	3316      	adds	r3, #22
 8007e80:	db0c      	blt.n	8007e9c <_strtod_l+0x490>
 8007e82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e84:	9a07      	ldr	r2, [sp, #28]
 8007e86:	0030      	movs	r0, r6
 8007e88:	1a9a      	subs	r2, r3, r2
 8007e8a:	4b5a      	ldr	r3, [pc, #360]	; (8007ff4 <_strtod_l+0x5e8>)
 8007e8c:	00d2      	lsls	r2, r2, #3
 8007e8e:	189b      	adds	r3, r3, r2
 8007e90:	0039      	movs	r1, r7
 8007e92:	681a      	ldr	r2, [r3, #0]
 8007e94:	685b      	ldr	r3, [r3, #4]
 8007e96:	f7f9 fbd5 	bl	8001644 <__aeabi_ddiv>
 8007e9a:	e794      	b.n	8007dc6 <_strtod_l+0x3ba>
 8007e9c:	9b06      	ldr	r3, [sp, #24]
 8007e9e:	1b1c      	subs	r4, r3, r4
 8007ea0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ea2:	18e4      	adds	r4, r4, r3
 8007ea4:	2c00      	cmp	r4, #0
 8007ea6:	dd72      	ble.n	8007f8e <_strtod_l+0x582>
 8007ea8:	230f      	movs	r3, #15
 8007eaa:	0021      	movs	r1, r4
 8007eac:	4019      	ands	r1, r3
 8007eae:	421c      	tst	r4, r3
 8007eb0:	d00a      	beq.n	8007ec8 <_strtod_l+0x4bc>
 8007eb2:	00cb      	lsls	r3, r1, #3
 8007eb4:	494f      	ldr	r1, [pc, #316]	; (8007ff4 <_strtod_l+0x5e8>)
 8007eb6:	0032      	movs	r2, r6
 8007eb8:	18c9      	adds	r1, r1, r3
 8007eba:	6808      	ldr	r0, [r1, #0]
 8007ebc:	6849      	ldr	r1, [r1, #4]
 8007ebe:	003b      	movs	r3, r7
 8007ec0:	f7f9 ffc2 	bl	8001e48 <__aeabi_dmul>
 8007ec4:	0006      	movs	r6, r0
 8007ec6:	000f      	movs	r7, r1
 8007ec8:	230f      	movs	r3, #15
 8007eca:	439c      	bics	r4, r3
 8007ecc:	d04a      	beq.n	8007f64 <_strtod_l+0x558>
 8007ece:	3326      	adds	r3, #38	; 0x26
 8007ed0:	33ff      	adds	r3, #255	; 0xff
 8007ed2:	429c      	cmp	r4, r3
 8007ed4:	dd22      	ble.n	8007f1c <_strtod_l+0x510>
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	9306      	str	r3, [sp, #24]
 8007eda:	9307      	str	r3, [sp, #28]
 8007edc:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ede:	9309      	str	r3, [sp, #36]	; 0x24
 8007ee0:	2322      	movs	r3, #34	; 0x22
 8007ee2:	2600      	movs	r6, #0
 8007ee4:	9a05      	ldr	r2, [sp, #20]
 8007ee6:	4f3f      	ldr	r7, [pc, #252]	; (8007fe4 <_strtod_l+0x5d8>)
 8007ee8:	6013      	str	r3, [r2, #0]
 8007eea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007eec:	42b3      	cmp	r3, r6
 8007eee:	d100      	bne.n	8007ef2 <_strtod_l+0x4e6>
 8007ef0:	e5d3      	b.n	8007a9a <_strtod_l+0x8e>
 8007ef2:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007ef4:	9805      	ldr	r0, [sp, #20]
 8007ef6:	f001 fed3 	bl	8009ca0 <_Bfree>
 8007efa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007efc:	9805      	ldr	r0, [sp, #20]
 8007efe:	f001 fecf 	bl	8009ca0 <_Bfree>
 8007f02:	9907      	ldr	r1, [sp, #28]
 8007f04:	9805      	ldr	r0, [sp, #20]
 8007f06:	f001 fecb 	bl	8009ca0 <_Bfree>
 8007f0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007f0c:	9805      	ldr	r0, [sp, #20]
 8007f0e:	f001 fec7 	bl	8009ca0 <_Bfree>
 8007f12:	9906      	ldr	r1, [sp, #24]
 8007f14:	9805      	ldr	r0, [sp, #20]
 8007f16:	f001 fec3 	bl	8009ca0 <_Bfree>
 8007f1a:	e5be      	b.n	8007a9a <_strtod_l+0x8e>
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	0030      	movs	r0, r6
 8007f20:	0039      	movs	r1, r7
 8007f22:	4d35      	ldr	r5, [pc, #212]	; (8007ff8 <_strtod_l+0x5ec>)
 8007f24:	1124      	asrs	r4, r4, #4
 8007f26:	9308      	str	r3, [sp, #32]
 8007f28:	2c01      	cmp	r4, #1
 8007f2a:	dc1e      	bgt.n	8007f6a <_strtod_l+0x55e>
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d001      	beq.n	8007f34 <_strtod_l+0x528>
 8007f30:	0006      	movs	r6, r0
 8007f32:	000f      	movs	r7, r1
 8007f34:	4b31      	ldr	r3, [pc, #196]	; (8007ffc <_strtod_l+0x5f0>)
 8007f36:	0032      	movs	r2, r6
 8007f38:	18ff      	adds	r7, r7, r3
 8007f3a:	9b08      	ldr	r3, [sp, #32]
 8007f3c:	00dd      	lsls	r5, r3, #3
 8007f3e:	4b2e      	ldr	r3, [pc, #184]	; (8007ff8 <_strtod_l+0x5ec>)
 8007f40:	195d      	adds	r5, r3, r5
 8007f42:	6828      	ldr	r0, [r5, #0]
 8007f44:	6869      	ldr	r1, [r5, #4]
 8007f46:	003b      	movs	r3, r7
 8007f48:	f7f9 ff7e 	bl	8001e48 <__aeabi_dmul>
 8007f4c:	4b25      	ldr	r3, [pc, #148]	; (8007fe4 <_strtod_l+0x5d8>)
 8007f4e:	4a2c      	ldr	r2, [pc, #176]	; (8008000 <_strtod_l+0x5f4>)
 8007f50:	0006      	movs	r6, r0
 8007f52:	400b      	ands	r3, r1
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d8be      	bhi.n	8007ed6 <_strtod_l+0x4ca>
 8007f58:	4a2a      	ldr	r2, [pc, #168]	; (8008004 <_strtod_l+0x5f8>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d913      	bls.n	8007f86 <_strtod_l+0x57a>
 8007f5e:	2601      	movs	r6, #1
 8007f60:	4f29      	ldr	r7, [pc, #164]	; (8008008 <_strtod_l+0x5fc>)
 8007f62:	4276      	negs	r6, r6
 8007f64:	2300      	movs	r3, #0
 8007f66:	9308      	str	r3, [sp, #32]
 8007f68:	e087      	b.n	800807a <_strtod_l+0x66e>
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	4214      	tst	r4, r2
 8007f6e:	d004      	beq.n	8007f7a <_strtod_l+0x56e>
 8007f70:	682a      	ldr	r2, [r5, #0]
 8007f72:	686b      	ldr	r3, [r5, #4]
 8007f74:	f7f9 ff68 	bl	8001e48 <__aeabi_dmul>
 8007f78:	2301      	movs	r3, #1
 8007f7a:	9a08      	ldr	r2, [sp, #32]
 8007f7c:	1064      	asrs	r4, r4, #1
 8007f7e:	3201      	adds	r2, #1
 8007f80:	9208      	str	r2, [sp, #32]
 8007f82:	3508      	adds	r5, #8
 8007f84:	e7d0      	b.n	8007f28 <_strtod_l+0x51c>
 8007f86:	23d4      	movs	r3, #212	; 0xd4
 8007f88:	049b      	lsls	r3, r3, #18
 8007f8a:	18cf      	adds	r7, r1, r3
 8007f8c:	e7ea      	b.n	8007f64 <_strtod_l+0x558>
 8007f8e:	2c00      	cmp	r4, #0
 8007f90:	d0e8      	beq.n	8007f64 <_strtod_l+0x558>
 8007f92:	4264      	negs	r4, r4
 8007f94:	220f      	movs	r2, #15
 8007f96:	0023      	movs	r3, r4
 8007f98:	4013      	ands	r3, r2
 8007f9a:	4214      	tst	r4, r2
 8007f9c:	d00a      	beq.n	8007fb4 <_strtod_l+0x5a8>
 8007f9e:	00da      	lsls	r2, r3, #3
 8007fa0:	4b14      	ldr	r3, [pc, #80]	; (8007ff4 <_strtod_l+0x5e8>)
 8007fa2:	0030      	movs	r0, r6
 8007fa4:	189b      	adds	r3, r3, r2
 8007fa6:	0039      	movs	r1, r7
 8007fa8:	681a      	ldr	r2, [r3, #0]
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	f7f9 fb4a 	bl	8001644 <__aeabi_ddiv>
 8007fb0:	0006      	movs	r6, r0
 8007fb2:	000f      	movs	r7, r1
 8007fb4:	1124      	asrs	r4, r4, #4
 8007fb6:	d0d5      	beq.n	8007f64 <_strtod_l+0x558>
 8007fb8:	2c1f      	cmp	r4, #31
 8007fba:	dd27      	ble.n	800800c <_strtod_l+0x600>
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	9306      	str	r3, [sp, #24]
 8007fc0:	9307      	str	r3, [sp, #28]
 8007fc2:	930b      	str	r3, [sp, #44]	; 0x2c
 8007fc4:	9309      	str	r3, [sp, #36]	; 0x24
 8007fc6:	2322      	movs	r3, #34	; 0x22
 8007fc8:	9a05      	ldr	r2, [sp, #20]
 8007fca:	2600      	movs	r6, #0
 8007fcc:	6013      	str	r3, [r2, #0]
 8007fce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fd0:	2700      	movs	r7, #0
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d18d      	bne.n	8007ef2 <_strtod_l+0x4e6>
 8007fd6:	e560      	b.n	8007a9a <_strtod_l+0x8e>
 8007fd8:	00004e1f 	.word	0x00004e1f
 8007fdc:	0800b79d 	.word	0x0800b79d
 8007fe0:	0800b7e0 	.word	0x0800b7e0
 8007fe4:	7ff00000 	.word	0x7ff00000
 8007fe8:	0800b795 	.word	0x0800b795
 8007fec:	0800b823 	.word	0x0800b823
 8007ff0:	0800bad0 	.word	0x0800bad0
 8007ff4:	0800b9b0 	.word	0x0800b9b0
 8007ff8:	0800b988 	.word	0x0800b988
 8007ffc:	fcb00000 	.word	0xfcb00000
 8008000:	7ca00000 	.word	0x7ca00000
 8008004:	7c900000 	.word	0x7c900000
 8008008:	7fefffff 	.word	0x7fefffff
 800800c:	2310      	movs	r3, #16
 800800e:	0022      	movs	r2, r4
 8008010:	401a      	ands	r2, r3
 8008012:	9208      	str	r2, [sp, #32]
 8008014:	421c      	tst	r4, r3
 8008016:	d001      	beq.n	800801c <_strtod_l+0x610>
 8008018:	335a      	adds	r3, #90	; 0x5a
 800801a:	9308      	str	r3, [sp, #32]
 800801c:	0030      	movs	r0, r6
 800801e:	0039      	movs	r1, r7
 8008020:	2300      	movs	r3, #0
 8008022:	4dc5      	ldr	r5, [pc, #788]	; (8008338 <_strtod_l+0x92c>)
 8008024:	2201      	movs	r2, #1
 8008026:	4214      	tst	r4, r2
 8008028:	d004      	beq.n	8008034 <_strtod_l+0x628>
 800802a:	682a      	ldr	r2, [r5, #0]
 800802c:	686b      	ldr	r3, [r5, #4]
 800802e:	f7f9 ff0b 	bl	8001e48 <__aeabi_dmul>
 8008032:	2301      	movs	r3, #1
 8008034:	1064      	asrs	r4, r4, #1
 8008036:	3508      	adds	r5, #8
 8008038:	2c00      	cmp	r4, #0
 800803a:	d1f3      	bne.n	8008024 <_strtod_l+0x618>
 800803c:	2b00      	cmp	r3, #0
 800803e:	d001      	beq.n	8008044 <_strtod_l+0x638>
 8008040:	0006      	movs	r6, r0
 8008042:	000f      	movs	r7, r1
 8008044:	9b08      	ldr	r3, [sp, #32]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d00f      	beq.n	800806a <_strtod_l+0x65e>
 800804a:	236b      	movs	r3, #107	; 0x6b
 800804c:	007a      	lsls	r2, r7, #1
 800804e:	0d52      	lsrs	r2, r2, #21
 8008050:	0039      	movs	r1, r7
 8008052:	1a9b      	subs	r3, r3, r2
 8008054:	2b00      	cmp	r3, #0
 8008056:	dd08      	ble.n	800806a <_strtod_l+0x65e>
 8008058:	2b1f      	cmp	r3, #31
 800805a:	dc00      	bgt.n	800805e <_strtod_l+0x652>
 800805c:	e124      	b.n	80082a8 <_strtod_l+0x89c>
 800805e:	2600      	movs	r6, #0
 8008060:	2b34      	cmp	r3, #52	; 0x34
 8008062:	dc00      	bgt.n	8008066 <_strtod_l+0x65a>
 8008064:	e119      	b.n	800829a <_strtod_l+0x88e>
 8008066:	27dc      	movs	r7, #220	; 0xdc
 8008068:	04bf      	lsls	r7, r7, #18
 800806a:	2200      	movs	r2, #0
 800806c:	2300      	movs	r3, #0
 800806e:	0030      	movs	r0, r6
 8008070:	0039      	movs	r1, r7
 8008072:	f7f8 f9e9 	bl	8000448 <__aeabi_dcmpeq>
 8008076:	2800      	cmp	r0, #0
 8008078:	d1a0      	bne.n	8007fbc <_strtod_l+0x5b0>
 800807a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800807c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800807e:	9300      	str	r3, [sp, #0]
 8008080:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008082:	9b06      	ldr	r3, [sp, #24]
 8008084:	9805      	ldr	r0, [sp, #20]
 8008086:	f001 fe73 	bl	8009d70 <__s2b>
 800808a:	900b      	str	r0, [sp, #44]	; 0x2c
 800808c:	2800      	cmp	r0, #0
 800808e:	d100      	bne.n	8008092 <_strtod_l+0x686>
 8008090:	e721      	b.n	8007ed6 <_strtod_l+0x4ca>
 8008092:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008094:	9907      	ldr	r1, [sp, #28]
 8008096:	17da      	asrs	r2, r3, #31
 8008098:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800809a:	1a5b      	subs	r3, r3, r1
 800809c:	401a      	ands	r2, r3
 800809e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080a0:	9215      	str	r2, [sp, #84]	; 0x54
 80080a2:	43db      	mvns	r3, r3
 80080a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80080a6:	17db      	asrs	r3, r3, #31
 80080a8:	401a      	ands	r2, r3
 80080aa:	2300      	movs	r3, #0
 80080ac:	921a      	str	r2, [sp, #104]	; 0x68
 80080ae:	9306      	str	r3, [sp, #24]
 80080b0:	9307      	str	r3, [sp, #28]
 80080b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080b4:	9805      	ldr	r0, [sp, #20]
 80080b6:	6859      	ldr	r1, [r3, #4]
 80080b8:	f001 fdae 	bl	8009c18 <_Balloc>
 80080bc:	9009      	str	r0, [sp, #36]	; 0x24
 80080be:	2800      	cmp	r0, #0
 80080c0:	d100      	bne.n	80080c4 <_strtod_l+0x6b8>
 80080c2:	e70d      	b.n	8007ee0 <_strtod_l+0x4d4>
 80080c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80080c8:	691b      	ldr	r3, [r3, #16]
 80080ca:	310c      	adds	r1, #12
 80080cc:	1c9a      	adds	r2, r3, #2
 80080ce:	0092      	lsls	r2, r2, #2
 80080d0:	300c      	adds	r0, #12
 80080d2:	930c      	str	r3, [sp, #48]	; 0x30
 80080d4:	f7fe fce2 	bl	8006a9c <memcpy>
 80080d8:	ab22      	add	r3, sp, #136	; 0x88
 80080da:	9301      	str	r3, [sp, #4]
 80080dc:	ab21      	add	r3, sp, #132	; 0x84
 80080de:	9300      	str	r3, [sp, #0]
 80080e0:	0032      	movs	r2, r6
 80080e2:	003b      	movs	r3, r7
 80080e4:	9805      	ldr	r0, [sp, #20]
 80080e6:	9612      	str	r6, [sp, #72]	; 0x48
 80080e8:	9713      	str	r7, [sp, #76]	; 0x4c
 80080ea:	f002 f98d 	bl	800a408 <__d2b>
 80080ee:	9020      	str	r0, [sp, #128]	; 0x80
 80080f0:	2800      	cmp	r0, #0
 80080f2:	d100      	bne.n	80080f6 <_strtod_l+0x6ea>
 80080f4:	e6f4      	b.n	8007ee0 <_strtod_l+0x4d4>
 80080f6:	2101      	movs	r1, #1
 80080f8:	9805      	ldr	r0, [sp, #20]
 80080fa:	f001 fecd 	bl	8009e98 <__i2b>
 80080fe:	9007      	str	r0, [sp, #28]
 8008100:	2800      	cmp	r0, #0
 8008102:	d100      	bne.n	8008106 <_strtod_l+0x6fa>
 8008104:	e6ec      	b.n	8007ee0 <_strtod_l+0x4d4>
 8008106:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008108:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800810a:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800810c:	1ad4      	subs	r4, r2, r3
 800810e:	2b00      	cmp	r3, #0
 8008110:	db01      	blt.n	8008116 <_strtod_l+0x70a>
 8008112:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8008114:	195d      	adds	r5, r3, r5
 8008116:	9908      	ldr	r1, [sp, #32]
 8008118:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800811a:	1a5b      	subs	r3, r3, r1
 800811c:	2136      	movs	r1, #54	; 0x36
 800811e:	189b      	adds	r3, r3, r2
 8008120:	1a8a      	subs	r2, r1, r2
 8008122:	4986      	ldr	r1, [pc, #536]	; (800833c <_strtod_l+0x930>)
 8008124:	2001      	movs	r0, #1
 8008126:	468c      	mov	ip, r1
 8008128:	2100      	movs	r1, #0
 800812a:	3b01      	subs	r3, #1
 800812c:	9110      	str	r1, [sp, #64]	; 0x40
 800812e:	9014      	str	r0, [sp, #80]	; 0x50
 8008130:	4563      	cmp	r3, ip
 8008132:	da07      	bge.n	8008144 <_strtod_l+0x738>
 8008134:	4661      	mov	r1, ip
 8008136:	1ac9      	subs	r1, r1, r3
 8008138:	1a52      	subs	r2, r2, r1
 800813a:	291f      	cmp	r1, #31
 800813c:	dd00      	ble.n	8008140 <_strtod_l+0x734>
 800813e:	e0b8      	b.n	80082b2 <_strtod_l+0x8a6>
 8008140:	4088      	lsls	r0, r1
 8008142:	9014      	str	r0, [sp, #80]	; 0x50
 8008144:	18ab      	adds	r3, r5, r2
 8008146:	930c      	str	r3, [sp, #48]	; 0x30
 8008148:	18a4      	adds	r4, r4, r2
 800814a:	9b08      	ldr	r3, [sp, #32]
 800814c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800814e:	191c      	adds	r4, r3, r4
 8008150:	002b      	movs	r3, r5
 8008152:	4295      	cmp	r5, r2
 8008154:	dd00      	ble.n	8008158 <_strtod_l+0x74c>
 8008156:	0013      	movs	r3, r2
 8008158:	42a3      	cmp	r3, r4
 800815a:	dd00      	ble.n	800815e <_strtod_l+0x752>
 800815c:	0023      	movs	r3, r4
 800815e:	2b00      	cmp	r3, #0
 8008160:	dd04      	ble.n	800816c <_strtod_l+0x760>
 8008162:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008164:	1ae4      	subs	r4, r4, r3
 8008166:	1ad2      	subs	r2, r2, r3
 8008168:	920c      	str	r2, [sp, #48]	; 0x30
 800816a:	1aed      	subs	r5, r5, r3
 800816c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800816e:	2b00      	cmp	r3, #0
 8008170:	dd17      	ble.n	80081a2 <_strtod_l+0x796>
 8008172:	001a      	movs	r2, r3
 8008174:	9907      	ldr	r1, [sp, #28]
 8008176:	9805      	ldr	r0, [sp, #20]
 8008178:	f001 ff54 	bl	800a024 <__pow5mult>
 800817c:	9007      	str	r0, [sp, #28]
 800817e:	2800      	cmp	r0, #0
 8008180:	d100      	bne.n	8008184 <_strtod_l+0x778>
 8008182:	e6ad      	b.n	8007ee0 <_strtod_l+0x4d4>
 8008184:	0001      	movs	r1, r0
 8008186:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008188:	9805      	ldr	r0, [sp, #20]
 800818a:	f001 fe9b 	bl	8009ec4 <__multiply>
 800818e:	900f      	str	r0, [sp, #60]	; 0x3c
 8008190:	2800      	cmp	r0, #0
 8008192:	d100      	bne.n	8008196 <_strtod_l+0x78a>
 8008194:	e6a4      	b.n	8007ee0 <_strtod_l+0x4d4>
 8008196:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008198:	9805      	ldr	r0, [sp, #20]
 800819a:	f001 fd81 	bl	8009ca0 <_Bfree>
 800819e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80081a0:	9320      	str	r3, [sp, #128]	; 0x80
 80081a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	dd00      	ble.n	80081aa <_strtod_l+0x79e>
 80081a8:	e089      	b.n	80082be <_strtod_l+0x8b2>
 80081aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	dd08      	ble.n	80081c2 <_strtod_l+0x7b6>
 80081b0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80081b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80081b4:	9805      	ldr	r0, [sp, #20]
 80081b6:	f001 ff35 	bl	800a024 <__pow5mult>
 80081ba:	9009      	str	r0, [sp, #36]	; 0x24
 80081bc:	2800      	cmp	r0, #0
 80081be:	d100      	bne.n	80081c2 <_strtod_l+0x7b6>
 80081c0:	e68e      	b.n	8007ee0 <_strtod_l+0x4d4>
 80081c2:	2c00      	cmp	r4, #0
 80081c4:	dd08      	ble.n	80081d8 <_strtod_l+0x7cc>
 80081c6:	0022      	movs	r2, r4
 80081c8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80081ca:	9805      	ldr	r0, [sp, #20]
 80081cc:	f001 ff86 	bl	800a0dc <__lshift>
 80081d0:	9009      	str	r0, [sp, #36]	; 0x24
 80081d2:	2800      	cmp	r0, #0
 80081d4:	d100      	bne.n	80081d8 <_strtod_l+0x7cc>
 80081d6:	e683      	b.n	8007ee0 <_strtod_l+0x4d4>
 80081d8:	2d00      	cmp	r5, #0
 80081da:	dd08      	ble.n	80081ee <_strtod_l+0x7e2>
 80081dc:	002a      	movs	r2, r5
 80081de:	9907      	ldr	r1, [sp, #28]
 80081e0:	9805      	ldr	r0, [sp, #20]
 80081e2:	f001 ff7b 	bl	800a0dc <__lshift>
 80081e6:	9007      	str	r0, [sp, #28]
 80081e8:	2800      	cmp	r0, #0
 80081ea:	d100      	bne.n	80081ee <_strtod_l+0x7e2>
 80081ec:	e678      	b.n	8007ee0 <_strtod_l+0x4d4>
 80081ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081f0:	9920      	ldr	r1, [sp, #128]	; 0x80
 80081f2:	9805      	ldr	r0, [sp, #20]
 80081f4:	f001 fffc 	bl	800a1f0 <__mdiff>
 80081f8:	9006      	str	r0, [sp, #24]
 80081fa:	2800      	cmp	r0, #0
 80081fc:	d100      	bne.n	8008200 <_strtod_l+0x7f4>
 80081fe:	e66f      	b.n	8007ee0 <_strtod_l+0x4d4>
 8008200:	2200      	movs	r2, #0
 8008202:	68c3      	ldr	r3, [r0, #12]
 8008204:	9907      	ldr	r1, [sp, #28]
 8008206:	60c2      	str	r2, [r0, #12]
 8008208:	930f      	str	r3, [sp, #60]	; 0x3c
 800820a:	f001 ffd5 	bl	800a1b8 <__mcmp>
 800820e:	2800      	cmp	r0, #0
 8008210:	da5f      	bge.n	80082d2 <_strtod_l+0x8c6>
 8008212:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008214:	4333      	orrs	r3, r6
 8008216:	d000      	beq.n	800821a <_strtod_l+0x80e>
 8008218:	e08a      	b.n	8008330 <_strtod_l+0x924>
 800821a:	033b      	lsls	r3, r7, #12
 800821c:	d000      	beq.n	8008220 <_strtod_l+0x814>
 800821e:	e087      	b.n	8008330 <_strtod_l+0x924>
 8008220:	22d6      	movs	r2, #214	; 0xd6
 8008222:	4b47      	ldr	r3, [pc, #284]	; (8008340 <_strtod_l+0x934>)
 8008224:	04d2      	lsls	r2, r2, #19
 8008226:	403b      	ands	r3, r7
 8008228:	4293      	cmp	r3, r2
 800822a:	d800      	bhi.n	800822e <_strtod_l+0x822>
 800822c:	e080      	b.n	8008330 <_strtod_l+0x924>
 800822e:	9b06      	ldr	r3, [sp, #24]
 8008230:	695b      	ldr	r3, [r3, #20]
 8008232:	930a      	str	r3, [sp, #40]	; 0x28
 8008234:	2b00      	cmp	r3, #0
 8008236:	d104      	bne.n	8008242 <_strtod_l+0x836>
 8008238:	9b06      	ldr	r3, [sp, #24]
 800823a:	691b      	ldr	r3, [r3, #16]
 800823c:	930a      	str	r3, [sp, #40]	; 0x28
 800823e:	2b01      	cmp	r3, #1
 8008240:	dd76      	ble.n	8008330 <_strtod_l+0x924>
 8008242:	9906      	ldr	r1, [sp, #24]
 8008244:	2201      	movs	r2, #1
 8008246:	9805      	ldr	r0, [sp, #20]
 8008248:	f001 ff48 	bl	800a0dc <__lshift>
 800824c:	9907      	ldr	r1, [sp, #28]
 800824e:	9006      	str	r0, [sp, #24]
 8008250:	f001 ffb2 	bl	800a1b8 <__mcmp>
 8008254:	2800      	cmp	r0, #0
 8008256:	dd6b      	ble.n	8008330 <_strtod_l+0x924>
 8008258:	9908      	ldr	r1, [sp, #32]
 800825a:	003b      	movs	r3, r7
 800825c:	4a38      	ldr	r2, [pc, #224]	; (8008340 <_strtod_l+0x934>)
 800825e:	2900      	cmp	r1, #0
 8008260:	d100      	bne.n	8008264 <_strtod_l+0x858>
 8008262:	e092      	b.n	800838a <_strtod_l+0x97e>
 8008264:	0011      	movs	r1, r2
 8008266:	20d6      	movs	r0, #214	; 0xd6
 8008268:	4039      	ands	r1, r7
 800826a:	04c0      	lsls	r0, r0, #19
 800826c:	4281      	cmp	r1, r0
 800826e:	dd00      	ble.n	8008272 <_strtod_l+0x866>
 8008270:	e08b      	b.n	800838a <_strtod_l+0x97e>
 8008272:	23dc      	movs	r3, #220	; 0xdc
 8008274:	049b      	lsls	r3, r3, #18
 8008276:	4299      	cmp	r1, r3
 8008278:	dc00      	bgt.n	800827c <_strtod_l+0x870>
 800827a:	e6a4      	b.n	8007fc6 <_strtod_l+0x5ba>
 800827c:	0030      	movs	r0, r6
 800827e:	0039      	movs	r1, r7
 8008280:	2200      	movs	r2, #0
 8008282:	4b30      	ldr	r3, [pc, #192]	; (8008344 <_strtod_l+0x938>)
 8008284:	f7f9 fde0 	bl	8001e48 <__aeabi_dmul>
 8008288:	0006      	movs	r6, r0
 800828a:	000f      	movs	r7, r1
 800828c:	4308      	orrs	r0, r1
 800828e:	d000      	beq.n	8008292 <_strtod_l+0x886>
 8008290:	e62f      	b.n	8007ef2 <_strtod_l+0x4e6>
 8008292:	2322      	movs	r3, #34	; 0x22
 8008294:	9a05      	ldr	r2, [sp, #20]
 8008296:	6013      	str	r3, [r2, #0]
 8008298:	e62b      	b.n	8007ef2 <_strtod_l+0x4e6>
 800829a:	234b      	movs	r3, #75	; 0x4b
 800829c:	1a9a      	subs	r2, r3, r2
 800829e:	3b4c      	subs	r3, #76	; 0x4c
 80082a0:	4093      	lsls	r3, r2
 80082a2:	4019      	ands	r1, r3
 80082a4:	000f      	movs	r7, r1
 80082a6:	e6e0      	b.n	800806a <_strtod_l+0x65e>
 80082a8:	2201      	movs	r2, #1
 80082aa:	4252      	negs	r2, r2
 80082ac:	409a      	lsls	r2, r3
 80082ae:	4016      	ands	r6, r2
 80082b0:	e6db      	b.n	800806a <_strtod_l+0x65e>
 80082b2:	4925      	ldr	r1, [pc, #148]	; (8008348 <_strtod_l+0x93c>)
 80082b4:	1acb      	subs	r3, r1, r3
 80082b6:	0001      	movs	r1, r0
 80082b8:	4099      	lsls	r1, r3
 80082ba:	9110      	str	r1, [sp, #64]	; 0x40
 80082bc:	e741      	b.n	8008142 <_strtod_l+0x736>
 80082be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80082c0:	9920      	ldr	r1, [sp, #128]	; 0x80
 80082c2:	9805      	ldr	r0, [sp, #20]
 80082c4:	f001 ff0a 	bl	800a0dc <__lshift>
 80082c8:	9020      	str	r0, [sp, #128]	; 0x80
 80082ca:	2800      	cmp	r0, #0
 80082cc:	d000      	beq.n	80082d0 <_strtod_l+0x8c4>
 80082ce:	e76c      	b.n	80081aa <_strtod_l+0x79e>
 80082d0:	e606      	b.n	8007ee0 <_strtod_l+0x4d4>
 80082d2:	970c      	str	r7, [sp, #48]	; 0x30
 80082d4:	2800      	cmp	r0, #0
 80082d6:	d176      	bne.n	80083c6 <_strtod_l+0x9ba>
 80082d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80082da:	033b      	lsls	r3, r7, #12
 80082dc:	0b1b      	lsrs	r3, r3, #12
 80082de:	2a00      	cmp	r2, #0
 80082e0:	d038      	beq.n	8008354 <_strtod_l+0x948>
 80082e2:	4a1a      	ldr	r2, [pc, #104]	; (800834c <_strtod_l+0x940>)
 80082e4:	4293      	cmp	r3, r2
 80082e6:	d138      	bne.n	800835a <_strtod_l+0x94e>
 80082e8:	2201      	movs	r2, #1
 80082ea:	9b08      	ldr	r3, [sp, #32]
 80082ec:	4252      	negs	r2, r2
 80082ee:	0031      	movs	r1, r6
 80082f0:	0010      	movs	r0, r2
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d00b      	beq.n	800830e <_strtod_l+0x902>
 80082f6:	24d4      	movs	r4, #212	; 0xd4
 80082f8:	4b11      	ldr	r3, [pc, #68]	; (8008340 <_strtod_l+0x934>)
 80082fa:	0010      	movs	r0, r2
 80082fc:	403b      	ands	r3, r7
 80082fe:	04e4      	lsls	r4, r4, #19
 8008300:	42a3      	cmp	r3, r4
 8008302:	d804      	bhi.n	800830e <_strtod_l+0x902>
 8008304:	306c      	adds	r0, #108	; 0x6c
 8008306:	0d1b      	lsrs	r3, r3, #20
 8008308:	1ac3      	subs	r3, r0, r3
 800830a:	409a      	lsls	r2, r3
 800830c:	0010      	movs	r0, r2
 800830e:	4281      	cmp	r1, r0
 8008310:	d123      	bne.n	800835a <_strtod_l+0x94e>
 8008312:	4b0f      	ldr	r3, [pc, #60]	; (8008350 <_strtod_l+0x944>)
 8008314:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008316:	429a      	cmp	r2, r3
 8008318:	d102      	bne.n	8008320 <_strtod_l+0x914>
 800831a:	1c4b      	adds	r3, r1, #1
 800831c:	d100      	bne.n	8008320 <_strtod_l+0x914>
 800831e:	e5df      	b.n	8007ee0 <_strtod_l+0x4d4>
 8008320:	4b07      	ldr	r3, [pc, #28]	; (8008340 <_strtod_l+0x934>)
 8008322:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008324:	2600      	movs	r6, #0
 8008326:	401a      	ands	r2, r3
 8008328:	0013      	movs	r3, r2
 800832a:	2280      	movs	r2, #128	; 0x80
 800832c:	0352      	lsls	r2, r2, #13
 800832e:	189f      	adds	r7, r3, r2
 8008330:	9b08      	ldr	r3, [sp, #32]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d1a2      	bne.n	800827c <_strtod_l+0x870>
 8008336:	e5dc      	b.n	8007ef2 <_strtod_l+0x4e6>
 8008338:	0800b7f8 	.word	0x0800b7f8
 800833c:	fffffc02 	.word	0xfffffc02
 8008340:	7ff00000 	.word	0x7ff00000
 8008344:	39500000 	.word	0x39500000
 8008348:	fffffbe2 	.word	0xfffffbe2
 800834c:	000fffff 	.word	0x000fffff
 8008350:	7fefffff 	.word	0x7fefffff
 8008354:	4333      	orrs	r3, r6
 8008356:	d100      	bne.n	800835a <_strtod_l+0x94e>
 8008358:	e77e      	b.n	8008258 <_strtod_l+0x84c>
 800835a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800835c:	2b00      	cmp	r3, #0
 800835e:	d01d      	beq.n	800839c <_strtod_l+0x990>
 8008360:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008362:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008364:	4213      	tst	r3, r2
 8008366:	d0e3      	beq.n	8008330 <_strtod_l+0x924>
 8008368:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800836a:	0030      	movs	r0, r6
 800836c:	0039      	movs	r1, r7
 800836e:	9a08      	ldr	r2, [sp, #32]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d017      	beq.n	80083a4 <_strtod_l+0x998>
 8008374:	f7ff fb32 	bl	80079dc <sulp>
 8008378:	0002      	movs	r2, r0
 800837a:	000b      	movs	r3, r1
 800837c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800837e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008380:	f7f8 fe24 	bl	8000fcc <__aeabi_dadd>
 8008384:	0006      	movs	r6, r0
 8008386:	000f      	movs	r7, r1
 8008388:	e7d2      	b.n	8008330 <_strtod_l+0x924>
 800838a:	2601      	movs	r6, #1
 800838c:	4013      	ands	r3, r2
 800838e:	4a99      	ldr	r2, [pc, #612]	; (80085f4 <_strtod_l+0xbe8>)
 8008390:	4276      	negs	r6, r6
 8008392:	189b      	adds	r3, r3, r2
 8008394:	4a98      	ldr	r2, [pc, #608]	; (80085f8 <_strtod_l+0xbec>)
 8008396:	431a      	orrs	r2, r3
 8008398:	0017      	movs	r7, r2
 800839a:	e7c9      	b.n	8008330 <_strtod_l+0x924>
 800839c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800839e:	4233      	tst	r3, r6
 80083a0:	d0c6      	beq.n	8008330 <_strtod_l+0x924>
 80083a2:	e7e1      	b.n	8008368 <_strtod_l+0x95c>
 80083a4:	f7ff fb1a 	bl	80079dc <sulp>
 80083a8:	0002      	movs	r2, r0
 80083aa:	000b      	movs	r3, r1
 80083ac:	9812      	ldr	r0, [sp, #72]	; 0x48
 80083ae:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80083b0:	f7f9 ffb6 	bl	8002320 <__aeabi_dsub>
 80083b4:	2200      	movs	r2, #0
 80083b6:	2300      	movs	r3, #0
 80083b8:	0006      	movs	r6, r0
 80083ba:	000f      	movs	r7, r1
 80083bc:	f7f8 f844 	bl	8000448 <__aeabi_dcmpeq>
 80083c0:	2800      	cmp	r0, #0
 80083c2:	d0b5      	beq.n	8008330 <_strtod_l+0x924>
 80083c4:	e5ff      	b.n	8007fc6 <_strtod_l+0x5ba>
 80083c6:	9907      	ldr	r1, [sp, #28]
 80083c8:	9806      	ldr	r0, [sp, #24]
 80083ca:	f002 f881 	bl	800a4d0 <__ratio>
 80083ce:	2380      	movs	r3, #128	; 0x80
 80083d0:	2200      	movs	r2, #0
 80083d2:	05db      	lsls	r3, r3, #23
 80083d4:	0004      	movs	r4, r0
 80083d6:	000d      	movs	r5, r1
 80083d8:	f7f8 f846 	bl	8000468 <__aeabi_dcmple>
 80083dc:	2800      	cmp	r0, #0
 80083de:	d075      	beq.n	80084cc <_strtod_l+0xac0>
 80083e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d047      	beq.n	8008476 <_strtod_l+0xa6a>
 80083e6:	2300      	movs	r3, #0
 80083e8:	4c84      	ldr	r4, [pc, #528]	; (80085fc <_strtod_l+0xbf0>)
 80083ea:	2500      	movs	r5, #0
 80083ec:	9310      	str	r3, [sp, #64]	; 0x40
 80083ee:	9411      	str	r4, [sp, #68]	; 0x44
 80083f0:	4c82      	ldr	r4, [pc, #520]	; (80085fc <_strtod_l+0xbf0>)
 80083f2:	4a83      	ldr	r2, [pc, #524]	; (8008600 <_strtod_l+0xbf4>)
 80083f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083f6:	4013      	ands	r3, r2
 80083f8:	9314      	str	r3, [sp, #80]	; 0x50
 80083fa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80083fc:	4b81      	ldr	r3, [pc, #516]	; (8008604 <_strtod_l+0xbf8>)
 80083fe:	429a      	cmp	r2, r3
 8008400:	d000      	beq.n	8008404 <_strtod_l+0x9f8>
 8008402:	e0ac      	b.n	800855e <_strtod_l+0xb52>
 8008404:	4a80      	ldr	r2, [pc, #512]	; (8008608 <_strtod_l+0xbfc>)
 8008406:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008408:	4694      	mov	ip, r2
 800840a:	4463      	add	r3, ip
 800840c:	001f      	movs	r7, r3
 800840e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008410:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008412:	0030      	movs	r0, r6
 8008414:	0039      	movs	r1, r7
 8008416:	920c      	str	r2, [sp, #48]	; 0x30
 8008418:	930d      	str	r3, [sp, #52]	; 0x34
 800841a:	f001 ff81 	bl	800a320 <__ulp>
 800841e:	0002      	movs	r2, r0
 8008420:	000b      	movs	r3, r1
 8008422:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008424:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008426:	f7f9 fd0f 	bl	8001e48 <__aeabi_dmul>
 800842a:	0032      	movs	r2, r6
 800842c:	003b      	movs	r3, r7
 800842e:	f7f8 fdcd 	bl	8000fcc <__aeabi_dadd>
 8008432:	4a73      	ldr	r2, [pc, #460]	; (8008600 <_strtod_l+0xbf4>)
 8008434:	4b75      	ldr	r3, [pc, #468]	; (800860c <_strtod_l+0xc00>)
 8008436:	0006      	movs	r6, r0
 8008438:	400a      	ands	r2, r1
 800843a:	429a      	cmp	r2, r3
 800843c:	d95e      	bls.n	80084fc <_strtod_l+0xaf0>
 800843e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008440:	4b73      	ldr	r3, [pc, #460]	; (8008610 <_strtod_l+0xc04>)
 8008442:	429a      	cmp	r2, r3
 8008444:	d103      	bne.n	800844e <_strtod_l+0xa42>
 8008446:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008448:	3301      	adds	r3, #1
 800844a:	d100      	bne.n	800844e <_strtod_l+0xa42>
 800844c:	e548      	b.n	8007ee0 <_strtod_l+0x4d4>
 800844e:	2601      	movs	r6, #1
 8008450:	4f6f      	ldr	r7, [pc, #444]	; (8008610 <_strtod_l+0xc04>)
 8008452:	4276      	negs	r6, r6
 8008454:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008456:	9805      	ldr	r0, [sp, #20]
 8008458:	f001 fc22 	bl	8009ca0 <_Bfree>
 800845c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800845e:	9805      	ldr	r0, [sp, #20]
 8008460:	f001 fc1e 	bl	8009ca0 <_Bfree>
 8008464:	9907      	ldr	r1, [sp, #28]
 8008466:	9805      	ldr	r0, [sp, #20]
 8008468:	f001 fc1a 	bl	8009ca0 <_Bfree>
 800846c:	9906      	ldr	r1, [sp, #24]
 800846e:	9805      	ldr	r0, [sp, #20]
 8008470:	f001 fc16 	bl	8009ca0 <_Bfree>
 8008474:	e61d      	b.n	80080b2 <_strtod_l+0x6a6>
 8008476:	2e00      	cmp	r6, #0
 8008478:	d11c      	bne.n	80084b4 <_strtod_l+0xaa8>
 800847a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800847c:	031b      	lsls	r3, r3, #12
 800847e:	d11f      	bne.n	80084c0 <_strtod_l+0xab4>
 8008480:	2200      	movs	r2, #0
 8008482:	0020      	movs	r0, r4
 8008484:	0029      	movs	r1, r5
 8008486:	4b5d      	ldr	r3, [pc, #372]	; (80085fc <_strtod_l+0xbf0>)
 8008488:	f7f7 ffe4 	bl	8000454 <__aeabi_dcmplt>
 800848c:	2800      	cmp	r0, #0
 800848e:	d11a      	bne.n	80084c6 <_strtod_l+0xaba>
 8008490:	0020      	movs	r0, r4
 8008492:	0029      	movs	r1, r5
 8008494:	2200      	movs	r2, #0
 8008496:	4b5f      	ldr	r3, [pc, #380]	; (8008614 <_strtod_l+0xc08>)
 8008498:	f7f9 fcd6 	bl	8001e48 <__aeabi_dmul>
 800849c:	0005      	movs	r5, r0
 800849e:	000c      	movs	r4, r1
 80084a0:	2380      	movs	r3, #128	; 0x80
 80084a2:	061b      	lsls	r3, r3, #24
 80084a4:	18e3      	adds	r3, r4, r3
 80084a6:	951c      	str	r5, [sp, #112]	; 0x70
 80084a8:	931d      	str	r3, [sp, #116]	; 0x74
 80084aa:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80084ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80084ae:	9210      	str	r2, [sp, #64]	; 0x40
 80084b0:	9311      	str	r3, [sp, #68]	; 0x44
 80084b2:	e79e      	b.n	80083f2 <_strtod_l+0x9e6>
 80084b4:	2e01      	cmp	r6, #1
 80084b6:	d103      	bne.n	80084c0 <_strtod_l+0xab4>
 80084b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d100      	bne.n	80084c0 <_strtod_l+0xab4>
 80084be:	e582      	b.n	8007fc6 <_strtod_l+0x5ba>
 80084c0:	2300      	movs	r3, #0
 80084c2:	4c55      	ldr	r4, [pc, #340]	; (8008618 <_strtod_l+0xc0c>)
 80084c4:	e791      	b.n	80083ea <_strtod_l+0x9de>
 80084c6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80084c8:	4c52      	ldr	r4, [pc, #328]	; (8008614 <_strtod_l+0xc08>)
 80084ca:	e7e9      	b.n	80084a0 <_strtod_l+0xa94>
 80084cc:	2200      	movs	r2, #0
 80084ce:	0020      	movs	r0, r4
 80084d0:	0029      	movs	r1, r5
 80084d2:	4b50      	ldr	r3, [pc, #320]	; (8008614 <_strtod_l+0xc08>)
 80084d4:	f7f9 fcb8 	bl	8001e48 <__aeabi_dmul>
 80084d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80084da:	0005      	movs	r5, r0
 80084dc:	000b      	movs	r3, r1
 80084de:	000c      	movs	r4, r1
 80084e0:	2a00      	cmp	r2, #0
 80084e2:	d107      	bne.n	80084f4 <_strtod_l+0xae8>
 80084e4:	2280      	movs	r2, #128	; 0x80
 80084e6:	0612      	lsls	r2, r2, #24
 80084e8:	188b      	adds	r3, r1, r2
 80084ea:	9016      	str	r0, [sp, #88]	; 0x58
 80084ec:	9317      	str	r3, [sp, #92]	; 0x5c
 80084ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80084f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80084f2:	e7dc      	b.n	80084ae <_strtod_l+0xaa2>
 80084f4:	0002      	movs	r2, r0
 80084f6:	9216      	str	r2, [sp, #88]	; 0x58
 80084f8:	9317      	str	r3, [sp, #92]	; 0x5c
 80084fa:	e7f8      	b.n	80084ee <_strtod_l+0xae2>
 80084fc:	23d4      	movs	r3, #212	; 0xd4
 80084fe:	049b      	lsls	r3, r3, #18
 8008500:	18cf      	adds	r7, r1, r3
 8008502:	9b08      	ldr	r3, [sp, #32]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d1a5      	bne.n	8008454 <_strtod_l+0xa48>
 8008508:	4b3d      	ldr	r3, [pc, #244]	; (8008600 <_strtod_l+0xbf4>)
 800850a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800850c:	403b      	ands	r3, r7
 800850e:	429a      	cmp	r2, r3
 8008510:	d1a0      	bne.n	8008454 <_strtod_l+0xa48>
 8008512:	0028      	movs	r0, r5
 8008514:	0021      	movs	r1, r4
 8008516:	f7f8 f855 	bl	80005c4 <__aeabi_d2lz>
 800851a:	f7f8 f88f 	bl	800063c <__aeabi_l2d>
 800851e:	0002      	movs	r2, r0
 8008520:	000b      	movs	r3, r1
 8008522:	0028      	movs	r0, r5
 8008524:	0021      	movs	r1, r4
 8008526:	f7f9 fefb 	bl	8002320 <__aeabi_dsub>
 800852a:	033b      	lsls	r3, r7, #12
 800852c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800852e:	0b1b      	lsrs	r3, r3, #12
 8008530:	4333      	orrs	r3, r6
 8008532:	4313      	orrs	r3, r2
 8008534:	0004      	movs	r4, r0
 8008536:	000d      	movs	r5, r1
 8008538:	4a38      	ldr	r2, [pc, #224]	; (800861c <_strtod_l+0xc10>)
 800853a:	2b00      	cmp	r3, #0
 800853c:	d055      	beq.n	80085ea <_strtod_l+0xbde>
 800853e:	4b38      	ldr	r3, [pc, #224]	; (8008620 <_strtod_l+0xc14>)
 8008540:	f7f7 ff88 	bl	8000454 <__aeabi_dcmplt>
 8008544:	2800      	cmp	r0, #0
 8008546:	d000      	beq.n	800854a <_strtod_l+0xb3e>
 8008548:	e4d3      	b.n	8007ef2 <_strtod_l+0x4e6>
 800854a:	0020      	movs	r0, r4
 800854c:	0029      	movs	r1, r5
 800854e:	4a35      	ldr	r2, [pc, #212]	; (8008624 <_strtod_l+0xc18>)
 8008550:	4b30      	ldr	r3, [pc, #192]	; (8008614 <_strtod_l+0xc08>)
 8008552:	f7f7 ff93 	bl	800047c <__aeabi_dcmpgt>
 8008556:	2800      	cmp	r0, #0
 8008558:	d100      	bne.n	800855c <_strtod_l+0xb50>
 800855a:	e77b      	b.n	8008454 <_strtod_l+0xa48>
 800855c:	e4c9      	b.n	8007ef2 <_strtod_l+0x4e6>
 800855e:	9b08      	ldr	r3, [sp, #32]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d02b      	beq.n	80085bc <_strtod_l+0xbb0>
 8008564:	23d4      	movs	r3, #212	; 0xd4
 8008566:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008568:	04db      	lsls	r3, r3, #19
 800856a:	429a      	cmp	r2, r3
 800856c:	d826      	bhi.n	80085bc <_strtod_l+0xbb0>
 800856e:	0028      	movs	r0, r5
 8008570:	0021      	movs	r1, r4
 8008572:	4a2d      	ldr	r2, [pc, #180]	; (8008628 <_strtod_l+0xc1c>)
 8008574:	4b2d      	ldr	r3, [pc, #180]	; (800862c <_strtod_l+0xc20>)
 8008576:	f7f7 ff77 	bl	8000468 <__aeabi_dcmple>
 800857a:	2800      	cmp	r0, #0
 800857c:	d017      	beq.n	80085ae <_strtod_l+0xba2>
 800857e:	0028      	movs	r0, r5
 8008580:	0021      	movs	r1, r4
 8008582:	f7f8 f801 	bl	8000588 <__aeabi_d2uiz>
 8008586:	2800      	cmp	r0, #0
 8008588:	d100      	bne.n	800858c <_strtod_l+0xb80>
 800858a:	3001      	adds	r0, #1
 800858c:	f7fa fade 	bl	8002b4c <__aeabi_ui2d>
 8008590:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008592:	0005      	movs	r5, r0
 8008594:	000b      	movs	r3, r1
 8008596:	000c      	movs	r4, r1
 8008598:	2a00      	cmp	r2, #0
 800859a:	d122      	bne.n	80085e2 <_strtod_l+0xbd6>
 800859c:	2280      	movs	r2, #128	; 0x80
 800859e:	0612      	lsls	r2, r2, #24
 80085a0:	188b      	adds	r3, r1, r2
 80085a2:	9018      	str	r0, [sp, #96]	; 0x60
 80085a4:	9319      	str	r3, [sp, #100]	; 0x64
 80085a6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80085a8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80085aa:	9210      	str	r2, [sp, #64]	; 0x40
 80085ac:	9311      	str	r3, [sp, #68]	; 0x44
 80085ae:	22d6      	movs	r2, #214	; 0xd6
 80085b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80085b2:	04d2      	lsls	r2, r2, #19
 80085b4:	189b      	adds	r3, r3, r2
 80085b6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80085b8:	1a9b      	subs	r3, r3, r2
 80085ba:	9311      	str	r3, [sp, #68]	; 0x44
 80085bc:	9812      	ldr	r0, [sp, #72]	; 0x48
 80085be:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80085c0:	9e10      	ldr	r6, [sp, #64]	; 0x40
 80085c2:	9f11      	ldr	r7, [sp, #68]	; 0x44
 80085c4:	f001 feac 	bl	800a320 <__ulp>
 80085c8:	0002      	movs	r2, r0
 80085ca:	000b      	movs	r3, r1
 80085cc:	0030      	movs	r0, r6
 80085ce:	0039      	movs	r1, r7
 80085d0:	f7f9 fc3a 	bl	8001e48 <__aeabi_dmul>
 80085d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80085d6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80085d8:	f7f8 fcf8 	bl	8000fcc <__aeabi_dadd>
 80085dc:	0006      	movs	r6, r0
 80085de:	000f      	movs	r7, r1
 80085e0:	e78f      	b.n	8008502 <_strtod_l+0xaf6>
 80085e2:	0002      	movs	r2, r0
 80085e4:	9218      	str	r2, [sp, #96]	; 0x60
 80085e6:	9319      	str	r3, [sp, #100]	; 0x64
 80085e8:	e7dd      	b.n	80085a6 <_strtod_l+0xb9a>
 80085ea:	4b11      	ldr	r3, [pc, #68]	; (8008630 <_strtod_l+0xc24>)
 80085ec:	f7f7 ff32 	bl	8000454 <__aeabi_dcmplt>
 80085f0:	e7b1      	b.n	8008556 <_strtod_l+0xb4a>
 80085f2:	46c0      	nop			; (mov r8, r8)
 80085f4:	fff00000 	.word	0xfff00000
 80085f8:	000fffff 	.word	0x000fffff
 80085fc:	3ff00000 	.word	0x3ff00000
 8008600:	7ff00000 	.word	0x7ff00000
 8008604:	7fe00000 	.word	0x7fe00000
 8008608:	fcb00000 	.word	0xfcb00000
 800860c:	7c9fffff 	.word	0x7c9fffff
 8008610:	7fefffff 	.word	0x7fefffff
 8008614:	3fe00000 	.word	0x3fe00000
 8008618:	bff00000 	.word	0xbff00000
 800861c:	94a03595 	.word	0x94a03595
 8008620:	3fdfffff 	.word	0x3fdfffff
 8008624:	35afe535 	.word	0x35afe535
 8008628:	ffc00000 	.word	0xffc00000
 800862c:	41dfffff 	.word	0x41dfffff
 8008630:	3fcfffff 	.word	0x3fcfffff

08008634 <_strtod_r>:
 8008634:	b510      	push	{r4, lr}
 8008636:	4b02      	ldr	r3, [pc, #8]	; (8008640 <_strtod_r+0xc>)
 8008638:	f7ff f9e8 	bl	8007a0c <_strtod_l>
 800863c:	bd10      	pop	{r4, pc}
 800863e:	46c0      	nop			; (mov r8, r8)
 8008640:	20000074 	.word	0x20000074

08008644 <_strtol_l.constprop.0>:
 8008644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008646:	b087      	sub	sp, #28
 8008648:	001e      	movs	r6, r3
 800864a:	9005      	str	r0, [sp, #20]
 800864c:	9101      	str	r1, [sp, #4]
 800864e:	9202      	str	r2, [sp, #8]
 8008650:	2b01      	cmp	r3, #1
 8008652:	d045      	beq.n	80086e0 <_strtol_l.constprop.0+0x9c>
 8008654:	000b      	movs	r3, r1
 8008656:	2e24      	cmp	r6, #36	; 0x24
 8008658:	d842      	bhi.n	80086e0 <_strtol_l.constprop.0+0x9c>
 800865a:	4a3f      	ldr	r2, [pc, #252]	; (8008758 <_strtol_l.constprop.0+0x114>)
 800865c:	2108      	movs	r1, #8
 800865e:	4694      	mov	ip, r2
 8008660:	001a      	movs	r2, r3
 8008662:	4660      	mov	r0, ip
 8008664:	7814      	ldrb	r4, [r2, #0]
 8008666:	3301      	adds	r3, #1
 8008668:	5d00      	ldrb	r0, [r0, r4]
 800866a:	001d      	movs	r5, r3
 800866c:	0007      	movs	r7, r0
 800866e:	400f      	ands	r7, r1
 8008670:	4208      	tst	r0, r1
 8008672:	d1f5      	bne.n	8008660 <_strtol_l.constprop.0+0x1c>
 8008674:	2c2d      	cmp	r4, #45	; 0x2d
 8008676:	d13a      	bne.n	80086ee <_strtol_l.constprop.0+0xaa>
 8008678:	2701      	movs	r7, #1
 800867a:	781c      	ldrb	r4, [r3, #0]
 800867c:	1c95      	adds	r5, r2, #2
 800867e:	2e00      	cmp	r6, #0
 8008680:	d065      	beq.n	800874e <_strtol_l.constprop.0+0x10a>
 8008682:	2e10      	cmp	r6, #16
 8008684:	d109      	bne.n	800869a <_strtol_l.constprop.0+0x56>
 8008686:	2c30      	cmp	r4, #48	; 0x30
 8008688:	d107      	bne.n	800869a <_strtol_l.constprop.0+0x56>
 800868a:	2220      	movs	r2, #32
 800868c:	782b      	ldrb	r3, [r5, #0]
 800868e:	4393      	bics	r3, r2
 8008690:	2b58      	cmp	r3, #88	; 0x58
 8008692:	d157      	bne.n	8008744 <_strtol_l.constprop.0+0x100>
 8008694:	2610      	movs	r6, #16
 8008696:	786c      	ldrb	r4, [r5, #1]
 8008698:	3502      	adds	r5, #2
 800869a:	4b30      	ldr	r3, [pc, #192]	; (800875c <_strtol_l.constprop.0+0x118>)
 800869c:	0031      	movs	r1, r6
 800869e:	18fb      	adds	r3, r7, r3
 80086a0:	0018      	movs	r0, r3
 80086a2:	9303      	str	r3, [sp, #12]
 80086a4:	f7f7 fdd0 	bl	8000248 <__aeabi_uidivmod>
 80086a8:	2300      	movs	r3, #0
 80086aa:	2201      	movs	r2, #1
 80086ac:	4684      	mov	ip, r0
 80086ae:	0018      	movs	r0, r3
 80086b0:	9104      	str	r1, [sp, #16]
 80086b2:	4252      	negs	r2, r2
 80086b4:	0021      	movs	r1, r4
 80086b6:	3930      	subs	r1, #48	; 0x30
 80086b8:	2909      	cmp	r1, #9
 80086ba:	d81d      	bhi.n	80086f8 <_strtol_l.constprop.0+0xb4>
 80086bc:	000c      	movs	r4, r1
 80086be:	42a6      	cmp	r6, r4
 80086c0:	dd28      	ble.n	8008714 <_strtol_l.constprop.0+0xd0>
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	db24      	blt.n	8008710 <_strtol_l.constprop.0+0xcc>
 80086c6:	0013      	movs	r3, r2
 80086c8:	4584      	cmp	ip, r0
 80086ca:	d306      	bcc.n	80086da <_strtol_l.constprop.0+0x96>
 80086cc:	d102      	bne.n	80086d4 <_strtol_l.constprop.0+0x90>
 80086ce:	9904      	ldr	r1, [sp, #16]
 80086d0:	42a1      	cmp	r1, r4
 80086d2:	db02      	blt.n	80086da <_strtol_l.constprop.0+0x96>
 80086d4:	2301      	movs	r3, #1
 80086d6:	4370      	muls	r0, r6
 80086d8:	1820      	adds	r0, r4, r0
 80086da:	782c      	ldrb	r4, [r5, #0]
 80086dc:	3501      	adds	r5, #1
 80086de:	e7e9      	b.n	80086b4 <_strtol_l.constprop.0+0x70>
 80086e0:	f7fe f9a8 	bl	8006a34 <__errno>
 80086e4:	2316      	movs	r3, #22
 80086e6:	6003      	str	r3, [r0, #0]
 80086e8:	2000      	movs	r0, #0
 80086ea:	b007      	add	sp, #28
 80086ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086ee:	2c2b      	cmp	r4, #43	; 0x2b
 80086f0:	d1c5      	bne.n	800867e <_strtol_l.constprop.0+0x3a>
 80086f2:	781c      	ldrb	r4, [r3, #0]
 80086f4:	1c95      	adds	r5, r2, #2
 80086f6:	e7c2      	b.n	800867e <_strtol_l.constprop.0+0x3a>
 80086f8:	0021      	movs	r1, r4
 80086fa:	3941      	subs	r1, #65	; 0x41
 80086fc:	2919      	cmp	r1, #25
 80086fe:	d801      	bhi.n	8008704 <_strtol_l.constprop.0+0xc0>
 8008700:	3c37      	subs	r4, #55	; 0x37
 8008702:	e7dc      	b.n	80086be <_strtol_l.constprop.0+0x7a>
 8008704:	0021      	movs	r1, r4
 8008706:	3961      	subs	r1, #97	; 0x61
 8008708:	2919      	cmp	r1, #25
 800870a:	d803      	bhi.n	8008714 <_strtol_l.constprop.0+0xd0>
 800870c:	3c57      	subs	r4, #87	; 0x57
 800870e:	e7d6      	b.n	80086be <_strtol_l.constprop.0+0x7a>
 8008710:	0013      	movs	r3, r2
 8008712:	e7e2      	b.n	80086da <_strtol_l.constprop.0+0x96>
 8008714:	2b00      	cmp	r3, #0
 8008716:	da09      	bge.n	800872c <_strtol_l.constprop.0+0xe8>
 8008718:	2322      	movs	r3, #34	; 0x22
 800871a:	9a05      	ldr	r2, [sp, #20]
 800871c:	9803      	ldr	r0, [sp, #12]
 800871e:	6013      	str	r3, [r2, #0]
 8008720:	9b02      	ldr	r3, [sp, #8]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d0e1      	beq.n	80086ea <_strtol_l.constprop.0+0xa6>
 8008726:	1e6b      	subs	r3, r5, #1
 8008728:	9301      	str	r3, [sp, #4]
 800872a:	e007      	b.n	800873c <_strtol_l.constprop.0+0xf8>
 800872c:	2f00      	cmp	r7, #0
 800872e:	d000      	beq.n	8008732 <_strtol_l.constprop.0+0xee>
 8008730:	4240      	negs	r0, r0
 8008732:	9a02      	ldr	r2, [sp, #8]
 8008734:	2a00      	cmp	r2, #0
 8008736:	d0d8      	beq.n	80086ea <_strtol_l.constprop.0+0xa6>
 8008738:	2b00      	cmp	r3, #0
 800873a:	d1f4      	bne.n	8008726 <_strtol_l.constprop.0+0xe2>
 800873c:	9b02      	ldr	r3, [sp, #8]
 800873e:	9a01      	ldr	r2, [sp, #4]
 8008740:	601a      	str	r2, [r3, #0]
 8008742:	e7d2      	b.n	80086ea <_strtol_l.constprop.0+0xa6>
 8008744:	2430      	movs	r4, #48	; 0x30
 8008746:	2e00      	cmp	r6, #0
 8008748:	d1a7      	bne.n	800869a <_strtol_l.constprop.0+0x56>
 800874a:	3608      	adds	r6, #8
 800874c:	e7a5      	b.n	800869a <_strtol_l.constprop.0+0x56>
 800874e:	2c30      	cmp	r4, #48	; 0x30
 8008750:	d09b      	beq.n	800868a <_strtol_l.constprop.0+0x46>
 8008752:	260a      	movs	r6, #10
 8008754:	e7a1      	b.n	800869a <_strtol_l.constprop.0+0x56>
 8008756:	46c0      	nop			; (mov r8, r8)
 8008758:	0800b689 	.word	0x0800b689
 800875c:	7fffffff 	.word	0x7fffffff

08008760 <_strtol_r>:
 8008760:	b510      	push	{r4, lr}
 8008762:	f7ff ff6f 	bl	8008644 <_strtol_l.constprop.0>
 8008766:	bd10      	pop	{r4, pc}

08008768 <strtol>:
 8008768:	b510      	push	{r4, lr}
 800876a:	0013      	movs	r3, r2
 800876c:	000a      	movs	r2, r1
 800876e:	0001      	movs	r1, r0
 8008770:	4802      	ldr	r0, [pc, #8]	; (800877c <strtol+0x14>)
 8008772:	6800      	ldr	r0, [r0, #0]
 8008774:	f7ff ff66 	bl	8008644 <_strtol_l.constprop.0>
 8008778:	bd10      	pop	{r4, pc}
 800877a:	46c0      	nop			; (mov r8, r8)
 800877c:	2000000c 	.word	0x2000000c

08008780 <quorem>:
 8008780:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008782:	0006      	movs	r6, r0
 8008784:	690b      	ldr	r3, [r1, #16]
 8008786:	6932      	ldr	r2, [r6, #16]
 8008788:	b087      	sub	sp, #28
 800878a:	2000      	movs	r0, #0
 800878c:	9103      	str	r1, [sp, #12]
 800878e:	429a      	cmp	r2, r3
 8008790:	db65      	blt.n	800885e <quorem+0xde>
 8008792:	3b01      	subs	r3, #1
 8008794:	009c      	lsls	r4, r3, #2
 8008796:	9300      	str	r3, [sp, #0]
 8008798:	000b      	movs	r3, r1
 800879a:	3314      	adds	r3, #20
 800879c:	9305      	str	r3, [sp, #20]
 800879e:	191b      	adds	r3, r3, r4
 80087a0:	9304      	str	r3, [sp, #16]
 80087a2:	0033      	movs	r3, r6
 80087a4:	3314      	adds	r3, #20
 80087a6:	9302      	str	r3, [sp, #8]
 80087a8:	191c      	adds	r4, r3, r4
 80087aa:	9b04      	ldr	r3, [sp, #16]
 80087ac:	6827      	ldr	r7, [r4, #0]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	0038      	movs	r0, r7
 80087b2:	1c5d      	adds	r5, r3, #1
 80087b4:	0029      	movs	r1, r5
 80087b6:	9301      	str	r3, [sp, #4]
 80087b8:	f7f7 fcc0 	bl	800013c <__udivsi3>
 80087bc:	9001      	str	r0, [sp, #4]
 80087be:	42af      	cmp	r7, r5
 80087c0:	d324      	bcc.n	800880c <quorem+0x8c>
 80087c2:	2500      	movs	r5, #0
 80087c4:	46ac      	mov	ip, r5
 80087c6:	9802      	ldr	r0, [sp, #8]
 80087c8:	9f05      	ldr	r7, [sp, #20]
 80087ca:	cf08      	ldmia	r7!, {r3}
 80087cc:	9a01      	ldr	r2, [sp, #4]
 80087ce:	b299      	uxth	r1, r3
 80087d0:	4351      	muls	r1, r2
 80087d2:	0c1b      	lsrs	r3, r3, #16
 80087d4:	4353      	muls	r3, r2
 80087d6:	1949      	adds	r1, r1, r5
 80087d8:	0c0a      	lsrs	r2, r1, #16
 80087da:	189b      	adds	r3, r3, r2
 80087dc:	6802      	ldr	r2, [r0, #0]
 80087de:	b289      	uxth	r1, r1
 80087e0:	b292      	uxth	r2, r2
 80087e2:	4462      	add	r2, ip
 80087e4:	1a52      	subs	r2, r2, r1
 80087e6:	6801      	ldr	r1, [r0, #0]
 80087e8:	0c1d      	lsrs	r5, r3, #16
 80087ea:	0c09      	lsrs	r1, r1, #16
 80087ec:	b29b      	uxth	r3, r3
 80087ee:	1acb      	subs	r3, r1, r3
 80087f0:	1411      	asrs	r1, r2, #16
 80087f2:	185b      	adds	r3, r3, r1
 80087f4:	1419      	asrs	r1, r3, #16
 80087f6:	b292      	uxth	r2, r2
 80087f8:	041b      	lsls	r3, r3, #16
 80087fa:	431a      	orrs	r2, r3
 80087fc:	9b04      	ldr	r3, [sp, #16]
 80087fe:	468c      	mov	ip, r1
 8008800:	c004      	stmia	r0!, {r2}
 8008802:	42bb      	cmp	r3, r7
 8008804:	d2e1      	bcs.n	80087ca <quorem+0x4a>
 8008806:	6823      	ldr	r3, [r4, #0]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d030      	beq.n	800886e <quorem+0xee>
 800880c:	0030      	movs	r0, r6
 800880e:	9903      	ldr	r1, [sp, #12]
 8008810:	f001 fcd2 	bl	800a1b8 <__mcmp>
 8008814:	2800      	cmp	r0, #0
 8008816:	db21      	blt.n	800885c <quorem+0xdc>
 8008818:	0030      	movs	r0, r6
 800881a:	2400      	movs	r4, #0
 800881c:	9b01      	ldr	r3, [sp, #4]
 800881e:	9903      	ldr	r1, [sp, #12]
 8008820:	3301      	adds	r3, #1
 8008822:	9301      	str	r3, [sp, #4]
 8008824:	3014      	adds	r0, #20
 8008826:	3114      	adds	r1, #20
 8008828:	6803      	ldr	r3, [r0, #0]
 800882a:	c920      	ldmia	r1!, {r5}
 800882c:	b29a      	uxth	r2, r3
 800882e:	1914      	adds	r4, r2, r4
 8008830:	b2aa      	uxth	r2, r5
 8008832:	1aa2      	subs	r2, r4, r2
 8008834:	0c1b      	lsrs	r3, r3, #16
 8008836:	0c2d      	lsrs	r5, r5, #16
 8008838:	1414      	asrs	r4, r2, #16
 800883a:	1b5b      	subs	r3, r3, r5
 800883c:	191b      	adds	r3, r3, r4
 800883e:	141c      	asrs	r4, r3, #16
 8008840:	b292      	uxth	r2, r2
 8008842:	041b      	lsls	r3, r3, #16
 8008844:	4313      	orrs	r3, r2
 8008846:	c008      	stmia	r0!, {r3}
 8008848:	9b04      	ldr	r3, [sp, #16]
 800884a:	428b      	cmp	r3, r1
 800884c:	d2ec      	bcs.n	8008828 <quorem+0xa8>
 800884e:	9b00      	ldr	r3, [sp, #0]
 8008850:	9a02      	ldr	r2, [sp, #8]
 8008852:	009b      	lsls	r3, r3, #2
 8008854:	18d3      	adds	r3, r2, r3
 8008856:	681a      	ldr	r2, [r3, #0]
 8008858:	2a00      	cmp	r2, #0
 800885a:	d015      	beq.n	8008888 <quorem+0x108>
 800885c:	9801      	ldr	r0, [sp, #4]
 800885e:	b007      	add	sp, #28
 8008860:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008862:	6823      	ldr	r3, [r4, #0]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d106      	bne.n	8008876 <quorem+0xf6>
 8008868:	9b00      	ldr	r3, [sp, #0]
 800886a:	3b01      	subs	r3, #1
 800886c:	9300      	str	r3, [sp, #0]
 800886e:	9b02      	ldr	r3, [sp, #8]
 8008870:	3c04      	subs	r4, #4
 8008872:	42a3      	cmp	r3, r4
 8008874:	d3f5      	bcc.n	8008862 <quorem+0xe2>
 8008876:	9b00      	ldr	r3, [sp, #0]
 8008878:	6133      	str	r3, [r6, #16]
 800887a:	e7c7      	b.n	800880c <quorem+0x8c>
 800887c:	681a      	ldr	r2, [r3, #0]
 800887e:	2a00      	cmp	r2, #0
 8008880:	d106      	bne.n	8008890 <quorem+0x110>
 8008882:	9a00      	ldr	r2, [sp, #0]
 8008884:	3a01      	subs	r2, #1
 8008886:	9200      	str	r2, [sp, #0]
 8008888:	9a02      	ldr	r2, [sp, #8]
 800888a:	3b04      	subs	r3, #4
 800888c:	429a      	cmp	r2, r3
 800888e:	d3f5      	bcc.n	800887c <quorem+0xfc>
 8008890:	9b00      	ldr	r3, [sp, #0]
 8008892:	6133      	str	r3, [r6, #16]
 8008894:	e7e2      	b.n	800885c <quorem+0xdc>
	...

08008898 <_dtoa_r>:
 8008898:	b5f0      	push	{r4, r5, r6, r7, lr}
 800889a:	b09d      	sub	sp, #116	; 0x74
 800889c:	9202      	str	r2, [sp, #8]
 800889e:	9303      	str	r3, [sp, #12]
 80088a0:	9b02      	ldr	r3, [sp, #8]
 80088a2:	9c03      	ldr	r4, [sp, #12]
 80088a4:	9308      	str	r3, [sp, #32]
 80088a6:	9409      	str	r4, [sp, #36]	; 0x24
 80088a8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80088aa:	0007      	movs	r7, r0
 80088ac:	9d25      	ldr	r5, [sp, #148]	; 0x94
 80088ae:	2c00      	cmp	r4, #0
 80088b0:	d10e      	bne.n	80088d0 <_dtoa_r+0x38>
 80088b2:	2010      	movs	r0, #16
 80088b4:	f7fe f8e8 	bl	8006a88 <malloc>
 80088b8:	1e02      	subs	r2, r0, #0
 80088ba:	6278      	str	r0, [r7, #36]	; 0x24
 80088bc:	d104      	bne.n	80088c8 <_dtoa_r+0x30>
 80088be:	21ea      	movs	r1, #234	; 0xea
 80088c0:	4bc7      	ldr	r3, [pc, #796]	; (8008be0 <_dtoa_r+0x348>)
 80088c2:	48c8      	ldr	r0, [pc, #800]	; (8008be4 <_dtoa_r+0x34c>)
 80088c4:	f002 f826 	bl	800a914 <__assert_func>
 80088c8:	6044      	str	r4, [r0, #4]
 80088ca:	6084      	str	r4, [r0, #8]
 80088cc:	6004      	str	r4, [r0, #0]
 80088ce:	60c4      	str	r4, [r0, #12]
 80088d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d2:	6819      	ldr	r1, [r3, #0]
 80088d4:	2900      	cmp	r1, #0
 80088d6:	d00a      	beq.n	80088ee <_dtoa_r+0x56>
 80088d8:	685a      	ldr	r2, [r3, #4]
 80088da:	2301      	movs	r3, #1
 80088dc:	4093      	lsls	r3, r2
 80088de:	604a      	str	r2, [r1, #4]
 80088e0:	608b      	str	r3, [r1, #8]
 80088e2:	0038      	movs	r0, r7
 80088e4:	f001 f9dc 	bl	8009ca0 <_Bfree>
 80088e8:	2200      	movs	r2, #0
 80088ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ec:	601a      	str	r2, [r3, #0]
 80088ee:	9b03      	ldr	r3, [sp, #12]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	da20      	bge.n	8008936 <_dtoa_r+0x9e>
 80088f4:	2301      	movs	r3, #1
 80088f6:	602b      	str	r3, [r5, #0]
 80088f8:	9b03      	ldr	r3, [sp, #12]
 80088fa:	005b      	lsls	r3, r3, #1
 80088fc:	085b      	lsrs	r3, r3, #1
 80088fe:	9309      	str	r3, [sp, #36]	; 0x24
 8008900:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008902:	4bb9      	ldr	r3, [pc, #740]	; (8008be8 <_dtoa_r+0x350>)
 8008904:	4ab8      	ldr	r2, [pc, #736]	; (8008be8 <_dtoa_r+0x350>)
 8008906:	402b      	ands	r3, r5
 8008908:	4293      	cmp	r3, r2
 800890a:	d117      	bne.n	800893c <_dtoa_r+0xa4>
 800890c:	4bb7      	ldr	r3, [pc, #732]	; (8008bec <_dtoa_r+0x354>)
 800890e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008910:	0328      	lsls	r0, r5, #12
 8008912:	6013      	str	r3, [r2, #0]
 8008914:	9b02      	ldr	r3, [sp, #8]
 8008916:	0b00      	lsrs	r0, r0, #12
 8008918:	4318      	orrs	r0, r3
 800891a:	d101      	bne.n	8008920 <_dtoa_r+0x88>
 800891c:	f000 fdbf 	bl	800949e <_dtoa_r+0xc06>
 8008920:	48b3      	ldr	r0, [pc, #716]	; (8008bf0 <_dtoa_r+0x358>)
 8008922:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008924:	9006      	str	r0, [sp, #24]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d002      	beq.n	8008930 <_dtoa_r+0x98>
 800892a:	4bb2      	ldr	r3, [pc, #712]	; (8008bf4 <_dtoa_r+0x35c>)
 800892c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800892e:	6013      	str	r3, [r2, #0]
 8008930:	9806      	ldr	r0, [sp, #24]
 8008932:	b01d      	add	sp, #116	; 0x74
 8008934:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008936:	2300      	movs	r3, #0
 8008938:	602b      	str	r3, [r5, #0]
 800893a:	e7e1      	b.n	8008900 <_dtoa_r+0x68>
 800893c:	9b08      	ldr	r3, [sp, #32]
 800893e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8008940:	9312      	str	r3, [sp, #72]	; 0x48
 8008942:	9413      	str	r4, [sp, #76]	; 0x4c
 8008944:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008946:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008948:	2200      	movs	r2, #0
 800894a:	2300      	movs	r3, #0
 800894c:	f7f7 fd7c 	bl	8000448 <__aeabi_dcmpeq>
 8008950:	1e04      	subs	r4, r0, #0
 8008952:	d009      	beq.n	8008968 <_dtoa_r+0xd0>
 8008954:	2301      	movs	r3, #1
 8008956:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008958:	6013      	str	r3, [r2, #0]
 800895a:	4ba7      	ldr	r3, [pc, #668]	; (8008bf8 <_dtoa_r+0x360>)
 800895c:	9306      	str	r3, [sp, #24]
 800895e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008960:	2b00      	cmp	r3, #0
 8008962:	d0e5      	beq.n	8008930 <_dtoa_r+0x98>
 8008964:	4ba5      	ldr	r3, [pc, #660]	; (8008bfc <_dtoa_r+0x364>)
 8008966:	e7e1      	b.n	800892c <_dtoa_r+0x94>
 8008968:	ab1a      	add	r3, sp, #104	; 0x68
 800896a:	9301      	str	r3, [sp, #4]
 800896c:	ab1b      	add	r3, sp, #108	; 0x6c
 800896e:	9300      	str	r3, [sp, #0]
 8008970:	0038      	movs	r0, r7
 8008972:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008974:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008976:	f001 fd47 	bl	800a408 <__d2b>
 800897a:	006e      	lsls	r6, r5, #1
 800897c:	9005      	str	r0, [sp, #20]
 800897e:	0d76      	lsrs	r6, r6, #21
 8008980:	d100      	bne.n	8008984 <_dtoa_r+0xec>
 8008982:	e07c      	b.n	8008a7e <_dtoa_r+0x1e6>
 8008984:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008986:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008988:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800898a:	4a9d      	ldr	r2, [pc, #628]	; (8008c00 <_dtoa_r+0x368>)
 800898c:	031b      	lsls	r3, r3, #12
 800898e:	0b1b      	lsrs	r3, r3, #12
 8008990:	431a      	orrs	r2, r3
 8008992:	0011      	movs	r1, r2
 8008994:	4b9b      	ldr	r3, [pc, #620]	; (8008c04 <_dtoa_r+0x36c>)
 8008996:	9418      	str	r4, [sp, #96]	; 0x60
 8008998:	18f6      	adds	r6, r6, r3
 800899a:	2200      	movs	r2, #0
 800899c:	4b9a      	ldr	r3, [pc, #616]	; (8008c08 <_dtoa_r+0x370>)
 800899e:	f7f9 fcbf 	bl	8002320 <__aeabi_dsub>
 80089a2:	4a9a      	ldr	r2, [pc, #616]	; (8008c0c <_dtoa_r+0x374>)
 80089a4:	4b9a      	ldr	r3, [pc, #616]	; (8008c10 <_dtoa_r+0x378>)
 80089a6:	f7f9 fa4f 	bl	8001e48 <__aeabi_dmul>
 80089aa:	4a9a      	ldr	r2, [pc, #616]	; (8008c14 <_dtoa_r+0x37c>)
 80089ac:	4b9a      	ldr	r3, [pc, #616]	; (8008c18 <_dtoa_r+0x380>)
 80089ae:	f7f8 fb0d 	bl	8000fcc <__aeabi_dadd>
 80089b2:	0004      	movs	r4, r0
 80089b4:	0030      	movs	r0, r6
 80089b6:	000d      	movs	r5, r1
 80089b8:	f7fa f898 	bl	8002aec <__aeabi_i2d>
 80089bc:	4a97      	ldr	r2, [pc, #604]	; (8008c1c <_dtoa_r+0x384>)
 80089be:	4b98      	ldr	r3, [pc, #608]	; (8008c20 <_dtoa_r+0x388>)
 80089c0:	f7f9 fa42 	bl	8001e48 <__aeabi_dmul>
 80089c4:	0002      	movs	r2, r0
 80089c6:	000b      	movs	r3, r1
 80089c8:	0020      	movs	r0, r4
 80089ca:	0029      	movs	r1, r5
 80089cc:	f7f8 fafe 	bl	8000fcc <__aeabi_dadd>
 80089d0:	0004      	movs	r4, r0
 80089d2:	000d      	movs	r5, r1
 80089d4:	f7fa f854 	bl	8002a80 <__aeabi_d2iz>
 80089d8:	2200      	movs	r2, #0
 80089da:	9002      	str	r0, [sp, #8]
 80089dc:	2300      	movs	r3, #0
 80089de:	0020      	movs	r0, r4
 80089e0:	0029      	movs	r1, r5
 80089e2:	f7f7 fd37 	bl	8000454 <__aeabi_dcmplt>
 80089e6:	2800      	cmp	r0, #0
 80089e8:	d00b      	beq.n	8008a02 <_dtoa_r+0x16a>
 80089ea:	9802      	ldr	r0, [sp, #8]
 80089ec:	f7fa f87e 	bl	8002aec <__aeabi_i2d>
 80089f0:	002b      	movs	r3, r5
 80089f2:	0022      	movs	r2, r4
 80089f4:	f7f7 fd28 	bl	8000448 <__aeabi_dcmpeq>
 80089f8:	4243      	negs	r3, r0
 80089fa:	4158      	adcs	r0, r3
 80089fc:	9b02      	ldr	r3, [sp, #8]
 80089fe:	1a1b      	subs	r3, r3, r0
 8008a00:	9302      	str	r3, [sp, #8]
 8008a02:	2301      	movs	r3, #1
 8008a04:	9316      	str	r3, [sp, #88]	; 0x58
 8008a06:	9b02      	ldr	r3, [sp, #8]
 8008a08:	2b16      	cmp	r3, #22
 8008a0a:	d80f      	bhi.n	8008a2c <_dtoa_r+0x194>
 8008a0c:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008a0e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008a10:	00da      	lsls	r2, r3, #3
 8008a12:	4b84      	ldr	r3, [pc, #528]	; (8008c24 <_dtoa_r+0x38c>)
 8008a14:	189b      	adds	r3, r3, r2
 8008a16:	681a      	ldr	r2, [r3, #0]
 8008a18:	685b      	ldr	r3, [r3, #4]
 8008a1a:	f7f7 fd1b 	bl	8000454 <__aeabi_dcmplt>
 8008a1e:	2800      	cmp	r0, #0
 8008a20:	d049      	beq.n	8008ab6 <_dtoa_r+0x21e>
 8008a22:	9b02      	ldr	r3, [sp, #8]
 8008a24:	3b01      	subs	r3, #1
 8008a26:	9302      	str	r3, [sp, #8]
 8008a28:	2300      	movs	r3, #0
 8008a2a:	9316      	str	r3, [sp, #88]	; 0x58
 8008a2c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008a2e:	1b9e      	subs	r6, r3, r6
 8008a30:	2300      	movs	r3, #0
 8008a32:	930a      	str	r3, [sp, #40]	; 0x28
 8008a34:	0033      	movs	r3, r6
 8008a36:	3b01      	subs	r3, #1
 8008a38:	930d      	str	r3, [sp, #52]	; 0x34
 8008a3a:	d504      	bpl.n	8008a46 <_dtoa_r+0x1ae>
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	1b9b      	subs	r3, r3, r6
 8008a40:	930a      	str	r3, [sp, #40]	; 0x28
 8008a42:	2300      	movs	r3, #0
 8008a44:	930d      	str	r3, [sp, #52]	; 0x34
 8008a46:	9b02      	ldr	r3, [sp, #8]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	db36      	blt.n	8008aba <_dtoa_r+0x222>
 8008a4c:	9a02      	ldr	r2, [sp, #8]
 8008a4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a50:	4694      	mov	ip, r2
 8008a52:	4463      	add	r3, ip
 8008a54:	930d      	str	r3, [sp, #52]	; 0x34
 8008a56:	2300      	movs	r3, #0
 8008a58:	9215      	str	r2, [sp, #84]	; 0x54
 8008a5a:	930e      	str	r3, [sp, #56]	; 0x38
 8008a5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a5e:	2401      	movs	r4, #1
 8008a60:	2b09      	cmp	r3, #9
 8008a62:	d864      	bhi.n	8008b2e <_dtoa_r+0x296>
 8008a64:	2b05      	cmp	r3, #5
 8008a66:	dd02      	ble.n	8008a6e <_dtoa_r+0x1d6>
 8008a68:	2400      	movs	r4, #0
 8008a6a:	3b04      	subs	r3, #4
 8008a6c:	9322      	str	r3, [sp, #136]	; 0x88
 8008a6e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a70:	1e98      	subs	r0, r3, #2
 8008a72:	2803      	cmp	r0, #3
 8008a74:	d864      	bhi.n	8008b40 <_dtoa_r+0x2a8>
 8008a76:	f7f7 fb4d 	bl	8000114 <__gnu_thumb1_case_uqi>
 8008a7a:	3829      	.short	0x3829
 8008a7c:	5836      	.short	0x5836
 8008a7e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008a80:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008a82:	189e      	adds	r6, r3, r2
 8008a84:	4b68      	ldr	r3, [pc, #416]	; (8008c28 <_dtoa_r+0x390>)
 8008a86:	18f2      	adds	r2, r6, r3
 8008a88:	2a20      	cmp	r2, #32
 8008a8a:	dd0f      	ble.n	8008aac <_dtoa_r+0x214>
 8008a8c:	2340      	movs	r3, #64	; 0x40
 8008a8e:	1a9b      	subs	r3, r3, r2
 8008a90:	409d      	lsls	r5, r3
 8008a92:	4b66      	ldr	r3, [pc, #408]	; (8008c2c <_dtoa_r+0x394>)
 8008a94:	9802      	ldr	r0, [sp, #8]
 8008a96:	18f3      	adds	r3, r6, r3
 8008a98:	40d8      	lsrs	r0, r3
 8008a9a:	4328      	orrs	r0, r5
 8008a9c:	f7fa f856 	bl	8002b4c <__aeabi_ui2d>
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	4c63      	ldr	r4, [pc, #396]	; (8008c30 <_dtoa_r+0x398>)
 8008aa4:	3e01      	subs	r6, #1
 8008aa6:	1909      	adds	r1, r1, r4
 8008aa8:	9318      	str	r3, [sp, #96]	; 0x60
 8008aaa:	e776      	b.n	800899a <_dtoa_r+0x102>
 8008aac:	2320      	movs	r3, #32
 8008aae:	9802      	ldr	r0, [sp, #8]
 8008ab0:	1a9b      	subs	r3, r3, r2
 8008ab2:	4098      	lsls	r0, r3
 8008ab4:	e7f2      	b.n	8008a9c <_dtoa_r+0x204>
 8008ab6:	9016      	str	r0, [sp, #88]	; 0x58
 8008ab8:	e7b8      	b.n	8008a2c <_dtoa_r+0x194>
 8008aba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008abc:	9a02      	ldr	r2, [sp, #8]
 8008abe:	1a9b      	subs	r3, r3, r2
 8008ac0:	930a      	str	r3, [sp, #40]	; 0x28
 8008ac2:	4253      	negs	r3, r2
 8008ac4:	930e      	str	r3, [sp, #56]	; 0x38
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	9315      	str	r3, [sp, #84]	; 0x54
 8008aca:	e7c7      	b.n	8008a5c <_dtoa_r+0x1c4>
 8008acc:	2300      	movs	r3, #0
 8008ace:	930f      	str	r3, [sp, #60]	; 0x3c
 8008ad0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008ad2:	930c      	str	r3, [sp, #48]	; 0x30
 8008ad4:	9307      	str	r3, [sp, #28]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	dc13      	bgt.n	8008b02 <_dtoa_r+0x26a>
 8008ada:	2301      	movs	r3, #1
 8008adc:	001a      	movs	r2, r3
 8008ade:	930c      	str	r3, [sp, #48]	; 0x30
 8008ae0:	9307      	str	r3, [sp, #28]
 8008ae2:	9223      	str	r2, [sp, #140]	; 0x8c
 8008ae4:	e00d      	b.n	8008b02 <_dtoa_r+0x26a>
 8008ae6:	2301      	movs	r3, #1
 8008ae8:	e7f1      	b.n	8008ace <_dtoa_r+0x236>
 8008aea:	2300      	movs	r3, #0
 8008aec:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008aee:	930f      	str	r3, [sp, #60]	; 0x3c
 8008af0:	4694      	mov	ip, r2
 8008af2:	9b02      	ldr	r3, [sp, #8]
 8008af4:	4463      	add	r3, ip
 8008af6:	930c      	str	r3, [sp, #48]	; 0x30
 8008af8:	3301      	adds	r3, #1
 8008afa:	9307      	str	r3, [sp, #28]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	dc00      	bgt.n	8008b02 <_dtoa_r+0x26a>
 8008b00:	2301      	movs	r3, #1
 8008b02:	2200      	movs	r2, #0
 8008b04:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008b06:	6042      	str	r2, [r0, #4]
 8008b08:	3204      	adds	r2, #4
 8008b0a:	0015      	movs	r5, r2
 8008b0c:	3514      	adds	r5, #20
 8008b0e:	6841      	ldr	r1, [r0, #4]
 8008b10:	429d      	cmp	r5, r3
 8008b12:	d919      	bls.n	8008b48 <_dtoa_r+0x2b0>
 8008b14:	0038      	movs	r0, r7
 8008b16:	f001 f87f 	bl	8009c18 <_Balloc>
 8008b1a:	9006      	str	r0, [sp, #24]
 8008b1c:	2800      	cmp	r0, #0
 8008b1e:	d117      	bne.n	8008b50 <_dtoa_r+0x2b8>
 8008b20:	21d5      	movs	r1, #213	; 0xd5
 8008b22:	0002      	movs	r2, r0
 8008b24:	4b43      	ldr	r3, [pc, #268]	; (8008c34 <_dtoa_r+0x39c>)
 8008b26:	0049      	lsls	r1, r1, #1
 8008b28:	e6cb      	b.n	80088c2 <_dtoa_r+0x2a>
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	e7de      	b.n	8008aec <_dtoa_r+0x254>
 8008b2e:	2300      	movs	r3, #0
 8008b30:	940f      	str	r4, [sp, #60]	; 0x3c
 8008b32:	9322      	str	r3, [sp, #136]	; 0x88
 8008b34:	3b01      	subs	r3, #1
 8008b36:	930c      	str	r3, [sp, #48]	; 0x30
 8008b38:	9307      	str	r3, [sp, #28]
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	3313      	adds	r3, #19
 8008b3e:	e7d0      	b.n	8008ae2 <_dtoa_r+0x24a>
 8008b40:	2301      	movs	r3, #1
 8008b42:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b44:	3b02      	subs	r3, #2
 8008b46:	e7f6      	b.n	8008b36 <_dtoa_r+0x29e>
 8008b48:	3101      	adds	r1, #1
 8008b4a:	6041      	str	r1, [r0, #4]
 8008b4c:	0052      	lsls	r2, r2, #1
 8008b4e:	e7dc      	b.n	8008b0a <_dtoa_r+0x272>
 8008b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b52:	9a06      	ldr	r2, [sp, #24]
 8008b54:	601a      	str	r2, [r3, #0]
 8008b56:	9b07      	ldr	r3, [sp, #28]
 8008b58:	2b0e      	cmp	r3, #14
 8008b5a:	d900      	bls.n	8008b5e <_dtoa_r+0x2c6>
 8008b5c:	e0eb      	b.n	8008d36 <_dtoa_r+0x49e>
 8008b5e:	2c00      	cmp	r4, #0
 8008b60:	d100      	bne.n	8008b64 <_dtoa_r+0x2cc>
 8008b62:	e0e8      	b.n	8008d36 <_dtoa_r+0x49e>
 8008b64:	9b02      	ldr	r3, [sp, #8]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	dd68      	ble.n	8008c3c <_dtoa_r+0x3a4>
 8008b6a:	001a      	movs	r2, r3
 8008b6c:	210f      	movs	r1, #15
 8008b6e:	4b2d      	ldr	r3, [pc, #180]	; (8008c24 <_dtoa_r+0x38c>)
 8008b70:	400a      	ands	r2, r1
 8008b72:	00d2      	lsls	r2, r2, #3
 8008b74:	189b      	adds	r3, r3, r2
 8008b76:	681d      	ldr	r5, [r3, #0]
 8008b78:	685e      	ldr	r6, [r3, #4]
 8008b7a:	9b02      	ldr	r3, [sp, #8]
 8008b7c:	111c      	asrs	r4, r3, #4
 8008b7e:	2302      	movs	r3, #2
 8008b80:	9310      	str	r3, [sp, #64]	; 0x40
 8008b82:	9b02      	ldr	r3, [sp, #8]
 8008b84:	05db      	lsls	r3, r3, #23
 8008b86:	d50b      	bpl.n	8008ba0 <_dtoa_r+0x308>
 8008b88:	4b2b      	ldr	r3, [pc, #172]	; (8008c38 <_dtoa_r+0x3a0>)
 8008b8a:	400c      	ands	r4, r1
 8008b8c:	6a1a      	ldr	r2, [r3, #32]
 8008b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b90:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008b92:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008b94:	f7f8 fd56 	bl	8001644 <__aeabi_ddiv>
 8008b98:	2303      	movs	r3, #3
 8008b9a:	9008      	str	r0, [sp, #32]
 8008b9c:	9109      	str	r1, [sp, #36]	; 0x24
 8008b9e:	9310      	str	r3, [sp, #64]	; 0x40
 8008ba0:	4b25      	ldr	r3, [pc, #148]	; (8008c38 <_dtoa_r+0x3a0>)
 8008ba2:	9314      	str	r3, [sp, #80]	; 0x50
 8008ba4:	2c00      	cmp	r4, #0
 8008ba6:	d108      	bne.n	8008bba <_dtoa_r+0x322>
 8008ba8:	9808      	ldr	r0, [sp, #32]
 8008baa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008bac:	002a      	movs	r2, r5
 8008bae:	0033      	movs	r3, r6
 8008bb0:	f7f8 fd48 	bl	8001644 <__aeabi_ddiv>
 8008bb4:	9008      	str	r0, [sp, #32]
 8008bb6:	9109      	str	r1, [sp, #36]	; 0x24
 8008bb8:	e05c      	b.n	8008c74 <_dtoa_r+0x3dc>
 8008bba:	2301      	movs	r3, #1
 8008bbc:	421c      	tst	r4, r3
 8008bbe:	d00b      	beq.n	8008bd8 <_dtoa_r+0x340>
 8008bc0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008bc2:	0028      	movs	r0, r5
 8008bc4:	3301      	adds	r3, #1
 8008bc6:	9310      	str	r3, [sp, #64]	; 0x40
 8008bc8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008bca:	0031      	movs	r1, r6
 8008bcc:	681a      	ldr	r2, [r3, #0]
 8008bce:	685b      	ldr	r3, [r3, #4]
 8008bd0:	f7f9 f93a 	bl	8001e48 <__aeabi_dmul>
 8008bd4:	0005      	movs	r5, r0
 8008bd6:	000e      	movs	r6, r1
 8008bd8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008bda:	1064      	asrs	r4, r4, #1
 8008bdc:	3308      	adds	r3, #8
 8008bde:	e7e0      	b.n	8008ba2 <_dtoa_r+0x30a>
 8008be0:	0800b82d 	.word	0x0800b82d
 8008be4:	0800b844 	.word	0x0800b844
 8008be8:	7ff00000 	.word	0x7ff00000
 8008bec:	0000270f 	.word	0x0000270f
 8008bf0:	0800b829 	.word	0x0800b829
 8008bf4:	0800b82c 	.word	0x0800b82c
 8008bf8:	0800b7a0 	.word	0x0800b7a0
 8008bfc:	0800b7a1 	.word	0x0800b7a1
 8008c00:	3ff00000 	.word	0x3ff00000
 8008c04:	fffffc01 	.word	0xfffffc01
 8008c08:	3ff80000 	.word	0x3ff80000
 8008c0c:	636f4361 	.word	0x636f4361
 8008c10:	3fd287a7 	.word	0x3fd287a7
 8008c14:	8b60c8b3 	.word	0x8b60c8b3
 8008c18:	3fc68a28 	.word	0x3fc68a28
 8008c1c:	509f79fb 	.word	0x509f79fb
 8008c20:	3fd34413 	.word	0x3fd34413
 8008c24:	0800b9b0 	.word	0x0800b9b0
 8008c28:	00000432 	.word	0x00000432
 8008c2c:	00000412 	.word	0x00000412
 8008c30:	fe100000 	.word	0xfe100000
 8008c34:	0800b89f 	.word	0x0800b89f
 8008c38:	0800b988 	.word	0x0800b988
 8008c3c:	2302      	movs	r3, #2
 8008c3e:	9310      	str	r3, [sp, #64]	; 0x40
 8008c40:	9b02      	ldr	r3, [sp, #8]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d016      	beq.n	8008c74 <_dtoa_r+0x3dc>
 8008c46:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008c48:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008c4a:	425c      	negs	r4, r3
 8008c4c:	230f      	movs	r3, #15
 8008c4e:	4ab6      	ldr	r2, [pc, #728]	; (8008f28 <_dtoa_r+0x690>)
 8008c50:	4023      	ands	r3, r4
 8008c52:	00db      	lsls	r3, r3, #3
 8008c54:	18d3      	adds	r3, r2, r3
 8008c56:	681a      	ldr	r2, [r3, #0]
 8008c58:	685b      	ldr	r3, [r3, #4]
 8008c5a:	f7f9 f8f5 	bl	8001e48 <__aeabi_dmul>
 8008c5e:	2601      	movs	r6, #1
 8008c60:	2300      	movs	r3, #0
 8008c62:	9008      	str	r0, [sp, #32]
 8008c64:	9109      	str	r1, [sp, #36]	; 0x24
 8008c66:	4db1      	ldr	r5, [pc, #708]	; (8008f2c <_dtoa_r+0x694>)
 8008c68:	1124      	asrs	r4, r4, #4
 8008c6a:	2c00      	cmp	r4, #0
 8008c6c:	d000      	beq.n	8008c70 <_dtoa_r+0x3d8>
 8008c6e:	e094      	b.n	8008d9a <_dtoa_r+0x502>
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d19f      	bne.n	8008bb4 <_dtoa_r+0x31c>
 8008c74:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d100      	bne.n	8008c7c <_dtoa_r+0x3e4>
 8008c7a:	e09b      	b.n	8008db4 <_dtoa_r+0x51c>
 8008c7c:	9c08      	ldr	r4, [sp, #32]
 8008c7e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008c80:	2200      	movs	r2, #0
 8008c82:	0020      	movs	r0, r4
 8008c84:	0029      	movs	r1, r5
 8008c86:	4baa      	ldr	r3, [pc, #680]	; (8008f30 <_dtoa_r+0x698>)
 8008c88:	f7f7 fbe4 	bl	8000454 <__aeabi_dcmplt>
 8008c8c:	2800      	cmp	r0, #0
 8008c8e:	d100      	bne.n	8008c92 <_dtoa_r+0x3fa>
 8008c90:	e090      	b.n	8008db4 <_dtoa_r+0x51c>
 8008c92:	9b07      	ldr	r3, [sp, #28]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d100      	bne.n	8008c9a <_dtoa_r+0x402>
 8008c98:	e08c      	b.n	8008db4 <_dtoa_r+0x51c>
 8008c9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	dd46      	ble.n	8008d2e <_dtoa_r+0x496>
 8008ca0:	9b02      	ldr	r3, [sp, #8]
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	0020      	movs	r0, r4
 8008ca6:	0029      	movs	r1, r5
 8008ca8:	1e5e      	subs	r6, r3, #1
 8008caa:	4ba2      	ldr	r3, [pc, #648]	; (8008f34 <_dtoa_r+0x69c>)
 8008cac:	f7f9 f8cc 	bl	8001e48 <__aeabi_dmul>
 8008cb0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008cb2:	9008      	str	r0, [sp, #32]
 8008cb4:	9109      	str	r1, [sp, #36]	; 0x24
 8008cb6:	3301      	adds	r3, #1
 8008cb8:	9310      	str	r3, [sp, #64]	; 0x40
 8008cba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008cbc:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008cbe:	9c08      	ldr	r4, [sp, #32]
 8008cc0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008cc2:	9314      	str	r3, [sp, #80]	; 0x50
 8008cc4:	f7f9 ff12 	bl	8002aec <__aeabi_i2d>
 8008cc8:	0022      	movs	r2, r4
 8008cca:	002b      	movs	r3, r5
 8008ccc:	f7f9 f8bc 	bl	8001e48 <__aeabi_dmul>
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	4b99      	ldr	r3, [pc, #612]	; (8008f38 <_dtoa_r+0x6a0>)
 8008cd4:	f7f8 f97a 	bl	8000fcc <__aeabi_dadd>
 8008cd8:	9010      	str	r0, [sp, #64]	; 0x40
 8008cda:	9111      	str	r1, [sp, #68]	; 0x44
 8008cdc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008cde:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008ce0:	9208      	str	r2, [sp, #32]
 8008ce2:	9309      	str	r3, [sp, #36]	; 0x24
 8008ce4:	4a95      	ldr	r2, [pc, #596]	; (8008f3c <_dtoa_r+0x6a4>)
 8008ce6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008ce8:	4694      	mov	ip, r2
 8008cea:	4463      	add	r3, ip
 8008cec:	9317      	str	r3, [sp, #92]	; 0x5c
 8008cee:	9309      	str	r3, [sp, #36]	; 0x24
 8008cf0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d161      	bne.n	8008dba <_dtoa_r+0x522>
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	0020      	movs	r0, r4
 8008cfa:	0029      	movs	r1, r5
 8008cfc:	4b90      	ldr	r3, [pc, #576]	; (8008f40 <_dtoa_r+0x6a8>)
 8008cfe:	f7f9 fb0f 	bl	8002320 <__aeabi_dsub>
 8008d02:	9a08      	ldr	r2, [sp, #32]
 8008d04:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008d06:	0004      	movs	r4, r0
 8008d08:	000d      	movs	r5, r1
 8008d0a:	f7f7 fbb7 	bl	800047c <__aeabi_dcmpgt>
 8008d0e:	2800      	cmp	r0, #0
 8008d10:	d000      	beq.n	8008d14 <_dtoa_r+0x47c>
 8008d12:	e2af      	b.n	8009274 <_dtoa_r+0x9dc>
 8008d14:	488b      	ldr	r0, [pc, #556]	; (8008f44 <_dtoa_r+0x6ac>)
 8008d16:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008d18:	4684      	mov	ip, r0
 8008d1a:	4461      	add	r1, ip
 8008d1c:	000b      	movs	r3, r1
 8008d1e:	0020      	movs	r0, r4
 8008d20:	0029      	movs	r1, r5
 8008d22:	9a08      	ldr	r2, [sp, #32]
 8008d24:	f7f7 fb96 	bl	8000454 <__aeabi_dcmplt>
 8008d28:	2800      	cmp	r0, #0
 8008d2a:	d000      	beq.n	8008d2e <_dtoa_r+0x496>
 8008d2c:	e29f      	b.n	800926e <_dtoa_r+0x9d6>
 8008d2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d30:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8008d32:	9308      	str	r3, [sp, #32]
 8008d34:	9409      	str	r4, [sp, #36]	; 0x24
 8008d36:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	da00      	bge.n	8008d3e <_dtoa_r+0x4a6>
 8008d3c:	e172      	b.n	8009024 <_dtoa_r+0x78c>
 8008d3e:	9a02      	ldr	r2, [sp, #8]
 8008d40:	2a0e      	cmp	r2, #14
 8008d42:	dd00      	ble.n	8008d46 <_dtoa_r+0x4ae>
 8008d44:	e16e      	b.n	8009024 <_dtoa_r+0x78c>
 8008d46:	4b78      	ldr	r3, [pc, #480]	; (8008f28 <_dtoa_r+0x690>)
 8008d48:	00d2      	lsls	r2, r2, #3
 8008d4a:	189b      	adds	r3, r3, r2
 8008d4c:	685c      	ldr	r4, [r3, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	930a      	str	r3, [sp, #40]	; 0x28
 8008d52:	940b      	str	r4, [sp, #44]	; 0x2c
 8008d54:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	db00      	blt.n	8008d5c <_dtoa_r+0x4c4>
 8008d5a:	e0f7      	b.n	8008f4c <_dtoa_r+0x6b4>
 8008d5c:	9b07      	ldr	r3, [sp, #28]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	dd00      	ble.n	8008d64 <_dtoa_r+0x4cc>
 8008d62:	e0f3      	b.n	8008f4c <_dtoa_r+0x6b4>
 8008d64:	d000      	beq.n	8008d68 <_dtoa_r+0x4d0>
 8008d66:	e282      	b.n	800926e <_dtoa_r+0x9d6>
 8008d68:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008d6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	4b74      	ldr	r3, [pc, #464]	; (8008f40 <_dtoa_r+0x6a8>)
 8008d70:	f7f9 f86a 	bl	8001e48 <__aeabi_dmul>
 8008d74:	9a08      	ldr	r2, [sp, #32]
 8008d76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d78:	f7f7 fb8a 	bl	8000490 <__aeabi_dcmpge>
 8008d7c:	9e07      	ldr	r6, [sp, #28]
 8008d7e:	0035      	movs	r5, r6
 8008d80:	2800      	cmp	r0, #0
 8008d82:	d000      	beq.n	8008d86 <_dtoa_r+0x4ee>
 8008d84:	e259      	b.n	800923a <_dtoa_r+0x9a2>
 8008d86:	9b06      	ldr	r3, [sp, #24]
 8008d88:	9a06      	ldr	r2, [sp, #24]
 8008d8a:	3301      	adds	r3, #1
 8008d8c:	9308      	str	r3, [sp, #32]
 8008d8e:	2331      	movs	r3, #49	; 0x31
 8008d90:	7013      	strb	r3, [r2, #0]
 8008d92:	9b02      	ldr	r3, [sp, #8]
 8008d94:	3301      	adds	r3, #1
 8008d96:	9302      	str	r3, [sp, #8]
 8008d98:	e254      	b.n	8009244 <_dtoa_r+0x9ac>
 8008d9a:	4234      	tst	r4, r6
 8008d9c:	d007      	beq.n	8008dae <_dtoa_r+0x516>
 8008d9e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008da0:	3301      	adds	r3, #1
 8008da2:	9310      	str	r3, [sp, #64]	; 0x40
 8008da4:	682a      	ldr	r2, [r5, #0]
 8008da6:	686b      	ldr	r3, [r5, #4]
 8008da8:	f7f9 f84e 	bl	8001e48 <__aeabi_dmul>
 8008dac:	0033      	movs	r3, r6
 8008dae:	1064      	asrs	r4, r4, #1
 8008db0:	3508      	adds	r5, #8
 8008db2:	e75a      	b.n	8008c6a <_dtoa_r+0x3d2>
 8008db4:	9e02      	ldr	r6, [sp, #8]
 8008db6:	9b07      	ldr	r3, [sp, #28]
 8008db8:	e780      	b.n	8008cbc <_dtoa_r+0x424>
 8008dba:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008dbc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008dbe:	1e5a      	subs	r2, r3, #1
 8008dc0:	4b59      	ldr	r3, [pc, #356]	; (8008f28 <_dtoa_r+0x690>)
 8008dc2:	00d2      	lsls	r2, r2, #3
 8008dc4:	189b      	adds	r3, r3, r2
 8008dc6:	681a      	ldr	r2, [r3, #0]
 8008dc8:	685b      	ldr	r3, [r3, #4]
 8008dca:	2900      	cmp	r1, #0
 8008dcc:	d051      	beq.n	8008e72 <_dtoa_r+0x5da>
 8008dce:	2000      	movs	r0, #0
 8008dd0:	495d      	ldr	r1, [pc, #372]	; (8008f48 <_dtoa_r+0x6b0>)
 8008dd2:	f7f8 fc37 	bl	8001644 <__aeabi_ddiv>
 8008dd6:	9a08      	ldr	r2, [sp, #32]
 8008dd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dda:	f7f9 faa1 	bl	8002320 <__aeabi_dsub>
 8008dde:	9a06      	ldr	r2, [sp, #24]
 8008de0:	9b06      	ldr	r3, [sp, #24]
 8008de2:	4694      	mov	ip, r2
 8008de4:	9317      	str	r3, [sp, #92]	; 0x5c
 8008de6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008de8:	9010      	str	r0, [sp, #64]	; 0x40
 8008dea:	9111      	str	r1, [sp, #68]	; 0x44
 8008dec:	4463      	add	r3, ip
 8008dee:	9319      	str	r3, [sp, #100]	; 0x64
 8008df0:	0029      	movs	r1, r5
 8008df2:	0020      	movs	r0, r4
 8008df4:	f7f9 fe44 	bl	8002a80 <__aeabi_d2iz>
 8008df8:	9014      	str	r0, [sp, #80]	; 0x50
 8008dfa:	f7f9 fe77 	bl	8002aec <__aeabi_i2d>
 8008dfe:	0002      	movs	r2, r0
 8008e00:	000b      	movs	r3, r1
 8008e02:	0020      	movs	r0, r4
 8008e04:	0029      	movs	r1, r5
 8008e06:	f7f9 fa8b 	bl	8002320 <__aeabi_dsub>
 8008e0a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008e0c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008e0e:	3301      	adds	r3, #1
 8008e10:	9308      	str	r3, [sp, #32]
 8008e12:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008e14:	0004      	movs	r4, r0
 8008e16:	3330      	adds	r3, #48	; 0x30
 8008e18:	7013      	strb	r3, [r2, #0]
 8008e1a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008e1c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e1e:	000d      	movs	r5, r1
 8008e20:	f7f7 fb18 	bl	8000454 <__aeabi_dcmplt>
 8008e24:	2800      	cmp	r0, #0
 8008e26:	d175      	bne.n	8008f14 <_dtoa_r+0x67c>
 8008e28:	0022      	movs	r2, r4
 8008e2a:	002b      	movs	r3, r5
 8008e2c:	2000      	movs	r0, #0
 8008e2e:	4940      	ldr	r1, [pc, #256]	; (8008f30 <_dtoa_r+0x698>)
 8008e30:	f7f9 fa76 	bl	8002320 <__aeabi_dsub>
 8008e34:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008e36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e38:	f7f7 fb0c 	bl	8000454 <__aeabi_dcmplt>
 8008e3c:	2800      	cmp	r0, #0
 8008e3e:	d000      	beq.n	8008e42 <_dtoa_r+0x5aa>
 8008e40:	e0d2      	b.n	8008fe8 <_dtoa_r+0x750>
 8008e42:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008e44:	9a08      	ldr	r2, [sp, #32]
 8008e46:	4293      	cmp	r3, r2
 8008e48:	d100      	bne.n	8008e4c <_dtoa_r+0x5b4>
 8008e4a:	e770      	b.n	8008d2e <_dtoa_r+0x496>
 8008e4c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008e4e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008e50:	2200      	movs	r2, #0
 8008e52:	4b38      	ldr	r3, [pc, #224]	; (8008f34 <_dtoa_r+0x69c>)
 8008e54:	f7f8 fff8 	bl	8001e48 <__aeabi_dmul>
 8008e58:	4b36      	ldr	r3, [pc, #216]	; (8008f34 <_dtoa_r+0x69c>)
 8008e5a:	9010      	str	r0, [sp, #64]	; 0x40
 8008e5c:	9111      	str	r1, [sp, #68]	; 0x44
 8008e5e:	2200      	movs	r2, #0
 8008e60:	0020      	movs	r0, r4
 8008e62:	0029      	movs	r1, r5
 8008e64:	f7f8 fff0 	bl	8001e48 <__aeabi_dmul>
 8008e68:	9b08      	ldr	r3, [sp, #32]
 8008e6a:	0004      	movs	r4, r0
 8008e6c:	000d      	movs	r5, r1
 8008e6e:	9317      	str	r3, [sp, #92]	; 0x5c
 8008e70:	e7be      	b.n	8008df0 <_dtoa_r+0x558>
 8008e72:	9808      	ldr	r0, [sp, #32]
 8008e74:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008e76:	f7f8 ffe7 	bl	8001e48 <__aeabi_dmul>
 8008e7a:	9a06      	ldr	r2, [sp, #24]
 8008e7c:	9b06      	ldr	r3, [sp, #24]
 8008e7e:	4694      	mov	ip, r2
 8008e80:	9308      	str	r3, [sp, #32]
 8008e82:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008e84:	9010      	str	r0, [sp, #64]	; 0x40
 8008e86:	9111      	str	r1, [sp, #68]	; 0x44
 8008e88:	4463      	add	r3, ip
 8008e8a:	9319      	str	r3, [sp, #100]	; 0x64
 8008e8c:	0029      	movs	r1, r5
 8008e8e:	0020      	movs	r0, r4
 8008e90:	f7f9 fdf6 	bl	8002a80 <__aeabi_d2iz>
 8008e94:	9017      	str	r0, [sp, #92]	; 0x5c
 8008e96:	f7f9 fe29 	bl	8002aec <__aeabi_i2d>
 8008e9a:	0002      	movs	r2, r0
 8008e9c:	000b      	movs	r3, r1
 8008e9e:	0020      	movs	r0, r4
 8008ea0:	0029      	movs	r1, r5
 8008ea2:	f7f9 fa3d 	bl	8002320 <__aeabi_dsub>
 8008ea6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008ea8:	9a08      	ldr	r2, [sp, #32]
 8008eaa:	3330      	adds	r3, #48	; 0x30
 8008eac:	7013      	strb	r3, [r2, #0]
 8008eae:	0013      	movs	r3, r2
 8008eb0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	0004      	movs	r4, r0
 8008eb6:	000d      	movs	r5, r1
 8008eb8:	9308      	str	r3, [sp, #32]
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d12c      	bne.n	8008f18 <_dtoa_r+0x680>
 8008ebe:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008ec0:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008ec2:	9a06      	ldr	r2, [sp, #24]
 8008ec4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008ec6:	4694      	mov	ip, r2
 8008ec8:	4463      	add	r3, ip
 8008eca:	2200      	movs	r2, #0
 8008ecc:	9308      	str	r3, [sp, #32]
 8008ece:	4b1e      	ldr	r3, [pc, #120]	; (8008f48 <_dtoa_r+0x6b0>)
 8008ed0:	f7f8 f87c 	bl	8000fcc <__aeabi_dadd>
 8008ed4:	0002      	movs	r2, r0
 8008ed6:	000b      	movs	r3, r1
 8008ed8:	0020      	movs	r0, r4
 8008eda:	0029      	movs	r1, r5
 8008edc:	f7f7 face 	bl	800047c <__aeabi_dcmpgt>
 8008ee0:	2800      	cmp	r0, #0
 8008ee2:	d000      	beq.n	8008ee6 <_dtoa_r+0x64e>
 8008ee4:	e080      	b.n	8008fe8 <_dtoa_r+0x750>
 8008ee6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008ee8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008eea:	2000      	movs	r0, #0
 8008eec:	4916      	ldr	r1, [pc, #88]	; (8008f48 <_dtoa_r+0x6b0>)
 8008eee:	f7f9 fa17 	bl	8002320 <__aeabi_dsub>
 8008ef2:	0002      	movs	r2, r0
 8008ef4:	000b      	movs	r3, r1
 8008ef6:	0020      	movs	r0, r4
 8008ef8:	0029      	movs	r1, r5
 8008efa:	f7f7 faab 	bl	8000454 <__aeabi_dcmplt>
 8008efe:	2800      	cmp	r0, #0
 8008f00:	d100      	bne.n	8008f04 <_dtoa_r+0x66c>
 8008f02:	e714      	b.n	8008d2e <_dtoa_r+0x496>
 8008f04:	9b08      	ldr	r3, [sp, #32]
 8008f06:	001a      	movs	r2, r3
 8008f08:	3a01      	subs	r2, #1
 8008f0a:	9208      	str	r2, [sp, #32]
 8008f0c:	7812      	ldrb	r2, [r2, #0]
 8008f0e:	2a30      	cmp	r2, #48	; 0x30
 8008f10:	d0f8      	beq.n	8008f04 <_dtoa_r+0x66c>
 8008f12:	9308      	str	r3, [sp, #32]
 8008f14:	9602      	str	r6, [sp, #8]
 8008f16:	e055      	b.n	8008fc4 <_dtoa_r+0x72c>
 8008f18:	2200      	movs	r2, #0
 8008f1a:	4b06      	ldr	r3, [pc, #24]	; (8008f34 <_dtoa_r+0x69c>)
 8008f1c:	f7f8 ff94 	bl	8001e48 <__aeabi_dmul>
 8008f20:	0004      	movs	r4, r0
 8008f22:	000d      	movs	r5, r1
 8008f24:	e7b2      	b.n	8008e8c <_dtoa_r+0x5f4>
 8008f26:	46c0      	nop			; (mov r8, r8)
 8008f28:	0800b9b0 	.word	0x0800b9b0
 8008f2c:	0800b988 	.word	0x0800b988
 8008f30:	3ff00000 	.word	0x3ff00000
 8008f34:	40240000 	.word	0x40240000
 8008f38:	401c0000 	.word	0x401c0000
 8008f3c:	fcc00000 	.word	0xfcc00000
 8008f40:	40140000 	.word	0x40140000
 8008f44:	7cc00000 	.word	0x7cc00000
 8008f48:	3fe00000 	.word	0x3fe00000
 8008f4c:	9b07      	ldr	r3, [sp, #28]
 8008f4e:	9e06      	ldr	r6, [sp, #24]
 8008f50:	3b01      	subs	r3, #1
 8008f52:	199b      	adds	r3, r3, r6
 8008f54:	930c      	str	r3, [sp, #48]	; 0x30
 8008f56:	9c08      	ldr	r4, [sp, #32]
 8008f58:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008f5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f5e:	0020      	movs	r0, r4
 8008f60:	0029      	movs	r1, r5
 8008f62:	f7f8 fb6f 	bl	8001644 <__aeabi_ddiv>
 8008f66:	f7f9 fd8b 	bl	8002a80 <__aeabi_d2iz>
 8008f6a:	9007      	str	r0, [sp, #28]
 8008f6c:	f7f9 fdbe 	bl	8002aec <__aeabi_i2d>
 8008f70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f74:	f7f8 ff68 	bl	8001e48 <__aeabi_dmul>
 8008f78:	0002      	movs	r2, r0
 8008f7a:	000b      	movs	r3, r1
 8008f7c:	0020      	movs	r0, r4
 8008f7e:	0029      	movs	r1, r5
 8008f80:	f7f9 f9ce 	bl	8002320 <__aeabi_dsub>
 8008f84:	0033      	movs	r3, r6
 8008f86:	9a07      	ldr	r2, [sp, #28]
 8008f88:	3601      	adds	r6, #1
 8008f8a:	3230      	adds	r2, #48	; 0x30
 8008f8c:	701a      	strb	r2, [r3, #0]
 8008f8e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008f90:	9608      	str	r6, [sp, #32]
 8008f92:	429a      	cmp	r2, r3
 8008f94:	d139      	bne.n	800900a <_dtoa_r+0x772>
 8008f96:	0002      	movs	r2, r0
 8008f98:	000b      	movs	r3, r1
 8008f9a:	f7f8 f817 	bl	8000fcc <__aeabi_dadd>
 8008f9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008fa0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008fa2:	0004      	movs	r4, r0
 8008fa4:	000d      	movs	r5, r1
 8008fa6:	f7f7 fa69 	bl	800047c <__aeabi_dcmpgt>
 8008faa:	2800      	cmp	r0, #0
 8008fac:	d11b      	bne.n	8008fe6 <_dtoa_r+0x74e>
 8008fae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008fb0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008fb2:	0020      	movs	r0, r4
 8008fb4:	0029      	movs	r1, r5
 8008fb6:	f7f7 fa47 	bl	8000448 <__aeabi_dcmpeq>
 8008fba:	2800      	cmp	r0, #0
 8008fbc:	d002      	beq.n	8008fc4 <_dtoa_r+0x72c>
 8008fbe:	9b07      	ldr	r3, [sp, #28]
 8008fc0:	07db      	lsls	r3, r3, #31
 8008fc2:	d410      	bmi.n	8008fe6 <_dtoa_r+0x74e>
 8008fc4:	0038      	movs	r0, r7
 8008fc6:	9905      	ldr	r1, [sp, #20]
 8008fc8:	f000 fe6a 	bl	8009ca0 <_Bfree>
 8008fcc:	2300      	movs	r3, #0
 8008fce:	9a08      	ldr	r2, [sp, #32]
 8008fd0:	9802      	ldr	r0, [sp, #8]
 8008fd2:	7013      	strb	r3, [r2, #0]
 8008fd4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008fd6:	3001      	adds	r0, #1
 8008fd8:	6018      	str	r0, [r3, #0]
 8008fda:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d100      	bne.n	8008fe2 <_dtoa_r+0x74a>
 8008fe0:	e4a6      	b.n	8008930 <_dtoa_r+0x98>
 8008fe2:	601a      	str	r2, [r3, #0]
 8008fe4:	e4a4      	b.n	8008930 <_dtoa_r+0x98>
 8008fe6:	9e02      	ldr	r6, [sp, #8]
 8008fe8:	9b08      	ldr	r3, [sp, #32]
 8008fea:	9308      	str	r3, [sp, #32]
 8008fec:	3b01      	subs	r3, #1
 8008fee:	781a      	ldrb	r2, [r3, #0]
 8008ff0:	2a39      	cmp	r2, #57	; 0x39
 8008ff2:	d106      	bne.n	8009002 <_dtoa_r+0x76a>
 8008ff4:	9a06      	ldr	r2, [sp, #24]
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	d1f7      	bne.n	8008fea <_dtoa_r+0x752>
 8008ffa:	2230      	movs	r2, #48	; 0x30
 8008ffc:	9906      	ldr	r1, [sp, #24]
 8008ffe:	3601      	adds	r6, #1
 8009000:	700a      	strb	r2, [r1, #0]
 8009002:	781a      	ldrb	r2, [r3, #0]
 8009004:	3201      	adds	r2, #1
 8009006:	701a      	strb	r2, [r3, #0]
 8009008:	e784      	b.n	8008f14 <_dtoa_r+0x67c>
 800900a:	2200      	movs	r2, #0
 800900c:	4baa      	ldr	r3, [pc, #680]	; (80092b8 <_dtoa_r+0xa20>)
 800900e:	f7f8 ff1b 	bl	8001e48 <__aeabi_dmul>
 8009012:	2200      	movs	r2, #0
 8009014:	2300      	movs	r3, #0
 8009016:	0004      	movs	r4, r0
 8009018:	000d      	movs	r5, r1
 800901a:	f7f7 fa15 	bl	8000448 <__aeabi_dcmpeq>
 800901e:	2800      	cmp	r0, #0
 8009020:	d09b      	beq.n	8008f5a <_dtoa_r+0x6c2>
 8009022:	e7cf      	b.n	8008fc4 <_dtoa_r+0x72c>
 8009024:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009026:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8009028:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800902a:	2d00      	cmp	r5, #0
 800902c:	d012      	beq.n	8009054 <_dtoa_r+0x7bc>
 800902e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009030:	2a01      	cmp	r2, #1
 8009032:	dc66      	bgt.n	8009102 <_dtoa_r+0x86a>
 8009034:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009036:	2a00      	cmp	r2, #0
 8009038:	d05d      	beq.n	80090f6 <_dtoa_r+0x85e>
 800903a:	4aa0      	ldr	r2, [pc, #640]	; (80092bc <_dtoa_r+0xa24>)
 800903c:	189b      	adds	r3, r3, r2
 800903e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009040:	2101      	movs	r1, #1
 8009042:	18d2      	adds	r2, r2, r3
 8009044:	920a      	str	r2, [sp, #40]	; 0x28
 8009046:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009048:	0038      	movs	r0, r7
 800904a:	18d3      	adds	r3, r2, r3
 800904c:	930d      	str	r3, [sp, #52]	; 0x34
 800904e:	f000 ff23 	bl	8009e98 <__i2b>
 8009052:	0005      	movs	r5, r0
 8009054:	2c00      	cmp	r4, #0
 8009056:	dd0e      	ble.n	8009076 <_dtoa_r+0x7de>
 8009058:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800905a:	2b00      	cmp	r3, #0
 800905c:	dd0b      	ble.n	8009076 <_dtoa_r+0x7de>
 800905e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009060:	0023      	movs	r3, r4
 8009062:	4294      	cmp	r4, r2
 8009064:	dd00      	ble.n	8009068 <_dtoa_r+0x7d0>
 8009066:	0013      	movs	r3, r2
 8009068:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800906a:	1ae4      	subs	r4, r4, r3
 800906c:	1ad2      	subs	r2, r2, r3
 800906e:	920a      	str	r2, [sp, #40]	; 0x28
 8009070:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009072:	1ad3      	subs	r3, r2, r3
 8009074:	930d      	str	r3, [sp, #52]	; 0x34
 8009076:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009078:	2b00      	cmp	r3, #0
 800907a:	d01f      	beq.n	80090bc <_dtoa_r+0x824>
 800907c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800907e:	2b00      	cmp	r3, #0
 8009080:	d054      	beq.n	800912c <_dtoa_r+0x894>
 8009082:	2e00      	cmp	r6, #0
 8009084:	dd11      	ble.n	80090aa <_dtoa_r+0x812>
 8009086:	0029      	movs	r1, r5
 8009088:	0032      	movs	r2, r6
 800908a:	0038      	movs	r0, r7
 800908c:	f000 ffca 	bl	800a024 <__pow5mult>
 8009090:	9a05      	ldr	r2, [sp, #20]
 8009092:	0001      	movs	r1, r0
 8009094:	0005      	movs	r5, r0
 8009096:	0038      	movs	r0, r7
 8009098:	f000 ff14 	bl	8009ec4 <__multiply>
 800909c:	9905      	ldr	r1, [sp, #20]
 800909e:	9014      	str	r0, [sp, #80]	; 0x50
 80090a0:	0038      	movs	r0, r7
 80090a2:	f000 fdfd 	bl	8009ca0 <_Bfree>
 80090a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80090a8:	9305      	str	r3, [sp, #20]
 80090aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80090ac:	1b9a      	subs	r2, r3, r6
 80090ae:	42b3      	cmp	r3, r6
 80090b0:	d004      	beq.n	80090bc <_dtoa_r+0x824>
 80090b2:	0038      	movs	r0, r7
 80090b4:	9905      	ldr	r1, [sp, #20]
 80090b6:	f000 ffb5 	bl	800a024 <__pow5mult>
 80090ba:	9005      	str	r0, [sp, #20]
 80090bc:	2101      	movs	r1, #1
 80090be:	0038      	movs	r0, r7
 80090c0:	f000 feea 	bl	8009e98 <__i2b>
 80090c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090c6:	0006      	movs	r6, r0
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	dd31      	ble.n	8009130 <_dtoa_r+0x898>
 80090cc:	001a      	movs	r2, r3
 80090ce:	0001      	movs	r1, r0
 80090d0:	0038      	movs	r0, r7
 80090d2:	f000 ffa7 	bl	800a024 <__pow5mult>
 80090d6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80090d8:	0006      	movs	r6, r0
 80090da:	2b01      	cmp	r3, #1
 80090dc:	dd2d      	ble.n	800913a <_dtoa_r+0x8a2>
 80090de:	2300      	movs	r3, #0
 80090e0:	930e      	str	r3, [sp, #56]	; 0x38
 80090e2:	6933      	ldr	r3, [r6, #16]
 80090e4:	3303      	adds	r3, #3
 80090e6:	009b      	lsls	r3, r3, #2
 80090e8:	18f3      	adds	r3, r6, r3
 80090ea:	6858      	ldr	r0, [r3, #4]
 80090ec:	f000 fe8c 	bl	8009e08 <__hi0bits>
 80090f0:	2320      	movs	r3, #32
 80090f2:	1a18      	subs	r0, r3, r0
 80090f4:	e039      	b.n	800916a <_dtoa_r+0x8d2>
 80090f6:	2336      	movs	r3, #54	; 0x36
 80090f8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80090fa:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80090fc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80090fe:	1a9b      	subs	r3, r3, r2
 8009100:	e79d      	b.n	800903e <_dtoa_r+0x7a6>
 8009102:	9b07      	ldr	r3, [sp, #28]
 8009104:	1e5e      	subs	r6, r3, #1
 8009106:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009108:	42b3      	cmp	r3, r6
 800910a:	db07      	blt.n	800911c <_dtoa_r+0x884>
 800910c:	1b9e      	subs	r6, r3, r6
 800910e:	9b07      	ldr	r3, [sp, #28]
 8009110:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009112:	2b00      	cmp	r3, #0
 8009114:	da93      	bge.n	800903e <_dtoa_r+0x7a6>
 8009116:	1ae4      	subs	r4, r4, r3
 8009118:	2300      	movs	r3, #0
 800911a:	e790      	b.n	800903e <_dtoa_r+0x7a6>
 800911c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800911e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009120:	1af3      	subs	r3, r6, r3
 8009122:	18d3      	adds	r3, r2, r3
 8009124:	960e      	str	r6, [sp, #56]	; 0x38
 8009126:	9315      	str	r3, [sp, #84]	; 0x54
 8009128:	2600      	movs	r6, #0
 800912a:	e7f0      	b.n	800910e <_dtoa_r+0x876>
 800912c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800912e:	e7c0      	b.n	80090b2 <_dtoa_r+0x81a>
 8009130:	2300      	movs	r3, #0
 8009132:	930e      	str	r3, [sp, #56]	; 0x38
 8009134:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009136:	2b01      	cmp	r3, #1
 8009138:	dc13      	bgt.n	8009162 <_dtoa_r+0x8ca>
 800913a:	2300      	movs	r3, #0
 800913c:	930e      	str	r3, [sp, #56]	; 0x38
 800913e:	9b08      	ldr	r3, [sp, #32]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d10e      	bne.n	8009162 <_dtoa_r+0x8ca>
 8009144:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009146:	031b      	lsls	r3, r3, #12
 8009148:	d10b      	bne.n	8009162 <_dtoa_r+0x8ca>
 800914a:	4b5d      	ldr	r3, [pc, #372]	; (80092c0 <_dtoa_r+0xa28>)
 800914c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800914e:	4213      	tst	r3, r2
 8009150:	d007      	beq.n	8009162 <_dtoa_r+0x8ca>
 8009152:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009154:	3301      	adds	r3, #1
 8009156:	930a      	str	r3, [sp, #40]	; 0x28
 8009158:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800915a:	3301      	adds	r3, #1
 800915c:	930d      	str	r3, [sp, #52]	; 0x34
 800915e:	2301      	movs	r3, #1
 8009160:	930e      	str	r3, [sp, #56]	; 0x38
 8009162:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009164:	2001      	movs	r0, #1
 8009166:	2b00      	cmp	r3, #0
 8009168:	d1bb      	bne.n	80090e2 <_dtoa_r+0x84a>
 800916a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800916c:	221f      	movs	r2, #31
 800916e:	1818      	adds	r0, r3, r0
 8009170:	0003      	movs	r3, r0
 8009172:	4013      	ands	r3, r2
 8009174:	4210      	tst	r0, r2
 8009176:	d046      	beq.n	8009206 <_dtoa_r+0x96e>
 8009178:	3201      	adds	r2, #1
 800917a:	1ad2      	subs	r2, r2, r3
 800917c:	2a04      	cmp	r2, #4
 800917e:	dd3f      	ble.n	8009200 <_dtoa_r+0x968>
 8009180:	221c      	movs	r2, #28
 8009182:	1ad3      	subs	r3, r2, r3
 8009184:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009186:	18e4      	adds	r4, r4, r3
 8009188:	18d2      	adds	r2, r2, r3
 800918a:	920a      	str	r2, [sp, #40]	; 0x28
 800918c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800918e:	18d3      	adds	r3, r2, r3
 8009190:	930d      	str	r3, [sp, #52]	; 0x34
 8009192:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009194:	2b00      	cmp	r3, #0
 8009196:	dd05      	ble.n	80091a4 <_dtoa_r+0x90c>
 8009198:	001a      	movs	r2, r3
 800919a:	0038      	movs	r0, r7
 800919c:	9905      	ldr	r1, [sp, #20]
 800919e:	f000 ff9d 	bl	800a0dc <__lshift>
 80091a2:	9005      	str	r0, [sp, #20]
 80091a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	dd05      	ble.n	80091b6 <_dtoa_r+0x91e>
 80091aa:	0031      	movs	r1, r6
 80091ac:	001a      	movs	r2, r3
 80091ae:	0038      	movs	r0, r7
 80091b0:	f000 ff94 	bl	800a0dc <__lshift>
 80091b4:	0006      	movs	r6, r0
 80091b6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d026      	beq.n	800920a <_dtoa_r+0x972>
 80091bc:	0031      	movs	r1, r6
 80091be:	9805      	ldr	r0, [sp, #20]
 80091c0:	f000 fffa 	bl	800a1b8 <__mcmp>
 80091c4:	2800      	cmp	r0, #0
 80091c6:	da20      	bge.n	800920a <_dtoa_r+0x972>
 80091c8:	9b02      	ldr	r3, [sp, #8]
 80091ca:	220a      	movs	r2, #10
 80091cc:	3b01      	subs	r3, #1
 80091ce:	9302      	str	r3, [sp, #8]
 80091d0:	0038      	movs	r0, r7
 80091d2:	2300      	movs	r3, #0
 80091d4:	9905      	ldr	r1, [sp, #20]
 80091d6:	f000 fd87 	bl	8009ce8 <__multadd>
 80091da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80091dc:	9005      	str	r0, [sp, #20]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d100      	bne.n	80091e4 <_dtoa_r+0x94c>
 80091e2:	e166      	b.n	80094b2 <_dtoa_r+0xc1a>
 80091e4:	2300      	movs	r3, #0
 80091e6:	0029      	movs	r1, r5
 80091e8:	220a      	movs	r2, #10
 80091ea:	0038      	movs	r0, r7
 80091ec:	f000 fd7c 	bl	8009ce8 <__multadd>
 80091f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091f2:	0005      	movs	r5, r0
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	dc47      	bgt.n	8009288 <_dtoa_r+0x9f0>
 80091f8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80091fa:	2b02      	cmp	r3, #2
 80091fc:	dc0d      	bgt.n	800921a <_dtoa_r+0x982>
 80091fe:	e043      	b.n	8009288 <_dtoa_r+0x9f0>
 8009200:	2a04      	cmp	r2, #4
 8009202:	d0c6      	beq.n	8009192 <_dtoa_r+0x8fa>
 8009204:	0013      	movs	r3, r2
 8009206:	331c      	adds	r3, #28
 8009208:	e7bc      	b.n	8009184 <_dtoa_r+0x8ec>
 800920a:	9b07      	ldr	r3, [sp, #28]
 800920c:	2b00      	cmp	r3, #0
 800920e:	dc35      	bgt.n	800927c <_dtoa_r+0x9e4>
 8009210:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009212:	2b02      	cmp	r3, #2
 8009214:	dd32      	ble.n	800927c <_dtoa_r+0x9e4>
 8009216:	9b07      	ldr	r3, [sp, #28]
 8009218:	930c      	str	r3, [sp, #48]	; 0x30
 800921a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800921c:	2b00      	cmp	r3, #0
 800921e:	d10c      	bne.n	800923a <_dtoa_r+0x9a2>
 8009220:	0031      	movs	r1, r6
 8009222:	2205      	movs	r2, #5
 8009224:	0038      	movs	r0, r7
 8009226:	f000 fd5f 	bl	8009ce8 <__multadd>
 800922a:	0006      	movs	r6, r0
 800922c:	0001      	movs	r1, r0
 800922e:	9805      	ldr	r0, [sp, #20]
 8009230:	f000 ffc2 	bl	800a1b8 <__mcmp>
 8009234:	2800      	cmp	r0, #0
 8009236:	dd00      	ble.n	800923a <_dtoa_r+0x9a2>
 8009238:	e5a5      	b.n	8008d86 <_dtoa_r+0x4ee>
 800923a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800923c:	43db      	mvns	r3, r3
 800923e:	9302      	str	r3, [sp, #8]
 8009240:	9b06      	ldr	r3, [sp, #24]
 8009242:	9308      	str	r3, [sp, #32]
 8009244:	2400      	movs	r4, #0
 8009246:	0031      	movs	r1, r6
 8009248:	0038      	movs	r0, r7
 800924a:	f000 fd29 	bl	8009ca0 <_Bfree>
 800924e:	2d00      	cmp	r5, #0
 8009250:	d100      	bne.n	8009254 <_dtoa_r+0x9bc>
 8009252:	e6b7      	b.n	8008fc4 <_dtoa_r+0x72c>
 8009254:	2c00      	cmp	r4, #0
 8009256:	d005      	beq.n	8009264 <_dtoa_r+0x9cc>
 8009258:	42ac      	cmp	r4, r5
 800925a:	d003      	beq.n	8009264 <_dtoa_r+0x9cc>
 800925c:	0021      	movs	r1, r4
 800925e:	0038      	movs	r0, r7
 8009260:	f000 fd1e 	bl	8009ca0 <_Bfree>
 8009264:	0029      	movs	r1, r5
 8009266:	0038      	movs	r0, r7
 8009268:	f000 fd1a 	bl	8009ca0 <_Bfree>
 800926c:	e6aa      	b.n	8008fc4 <_dtoa_r+0x72c>
 800926e:	2600      	movs	r6, #0
 8009270:	0035      	movs	r5, r6
 8009272:	e7e2      	b.n	800923a <_dtoa_r+0x9a2>
 8009274:	9602      	str	r6, [sp, #8]
 8009276:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8009278:	0035      	movs	r5, r6
 800927a:	e584      	b.n	8008d86 <_dtoa_r+0x4ee>
 800927c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800927e:	2b00      	cmp	r3, #0
 8009280:	d100      	bne.n	8009284 <_dtoa_r+0x9ec>
 8009282:	e0ce      	b.n	8009422 <_dtoa_r+0xb8a>
 8009284:	9b07      	ldr	r3, [sp, #28]
 8009286:	930c      	str	r3, [sp, #48]	; 0x30
 8009288:	2c00      	cmp	r4, #0
 800928a:	dd05      	ble.n	8009298 <_dtoa_r+0xa00>
 800928c:	0029      	movs	r1, r5
 800928e:	0022      	movs	r2, r4
 8009290:	0038      	movs	r0, r7
 8009292:	f000 ff23 	bl	800a0dc <__lshift>
 8009296:	0005      	movs	r5, r0
 8009298:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800929a:	0028      	movs	r0, r5
 800929c:	2b00      	cmp	r3, #0
 800929e:	d022      	beq.n	80092e6 <_dtoa_r+0xa4e>
 80092a0:	0038      	movs	r0, r7
 80092a2:	6869      	ldr	r1, [r5, #4]
 80092a4:	f000 fcb8 	bl	8009c18 <_Balloc>
 80092a8:	1e04      	subs	r4, r0, #0
 80092aa:	d10f      	bne.n	80092cc <_dtoa_r+0xa34>
 80092ac:	0002      	movs	r2, r0
 80092ae:	4b05      	ldr	r3, [pc, #20]	; (80092c4 <_dtoa_r+0xa2c>)
 80092b0:	4905      	ldr	r1, [pc, #20]	; (80092c8 <_dtoa_r+0xa30>)
 80092b2:	f7ff fb06 	bl	80088c2 <_dtoa_r+0x2a>
 80092b6:	46c0      	nop			; (mov r8, r8)
 80092b8:	40240000 	.word	0x40240000
 80092bc:	00000433 	.word	0x00000433
 80092c0:	7ff00000 	.word	0x7ff00000
 80092c4:	0800b89f 	.word	0x0800b89f
 80092c8:	000002ea 	.word	0x000002ea
 80092cc:	0029      	movs	r1, r5
 80092ce:	692b      	ldr	r3, [r5, #16]
 80092d0:	310c      	adds	r1, #12
 80092d2:	1c9a      	adds	r2, r3, #2
 80092d4:	0092      	lsls	r2, r2, #2
 80092d6:	300c      	adds	r0, #12
 80092d8:	f7fd fbe0 	bl	8006a9c <memcpy>
 80092dc:	2201      	movs	r2, #1
 80092de:	0021      	movs	r1, r4
 80092e0:	0038      	movs	r0, r7
 80092e2:	f000 fefb 	bl	800a0dc <__lshift>
 80092e6:	9b06      	ldr	r3, [sp, #24]
 80092e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80092ea:	930a      	str	r3, [sp, #40]	; 0x28
 80092ec:	3b01      	subs	r3, #1
 80092ee:	189b      	adds	r3, r3, r2
 80092f0:	2201      	movs	r2, #1
 80092f2:	002c      	movs	r4, r5
 80092f4:	0005      	movs	r5, r0
 80092f6:	9314      	str	r3, [sp, #80]	; 0x50
 80092f8:	9b08      	ldr	r3, [sp, #32]
 80092fa:	4013      	ands	r3, r2
 80092fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80092fe:	0031      	movs	r1, r6
 8009300:	9805      	ldr	r0, [sp, #20]
 8009302:	f7ff fa3d 	bl	8008780 <quorem>
 8009306:	0003      	movs	r3, r0
 8009308:	0021      	movs	r1, r4
 800930a:	3330      	adds	r3, #48	; 0x30
 800930c:	900d      	str	r0, [sp, #52]	; 0x34
 800930e:	9805      	ldr	r0, [sp, #20]
 8009310:	9307      	str	r3, [sp, #28]
 8009312:	f000 ff51 	bl	800a1b8 <__mcmp>
 8009316:	002a      	movs	r2, r5
 8009318:	900e      	str	r0, [sp, #56]	; 0x38
 800931a:	0031      	movs	r1, r6
 800931c:	0038      	movs	r0, r7
 800931e:	f000 ff67 	bl	800a1f0 <__mdiff>
 8009322:	68c3      	ldr	r3, [r0, #12]
 8009324:	9008      	str	r0, [sp, #32]
 8009326:	9310      	str	r3, [sp, #64]	; 0x40
 8009328:	2301      	movs	r3, #1
 800932a:	930c      	str	r3, [sp, #48]	; 0x30
 800932c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800932e:	2b00      	cmp	r3, #0
 8009330:	d104      	bne.n	800933c <_dtoa_r+0xaa4>
 8009332:	0001      	movs	r1, r0
 8009334:	9805      	ldr	r0, [sp, #20]
 8009336:	f000 ff3f 	bl	800a1b8 <__mcmp>
 800933a:	900c      	str	r0, [sp, #48]	; 0x30
 800933c:	0038      	movs	r0, r7
 800933e:	9908      	ldr	r1, [sp, #32]
 8009340:	f000 fcae 	bl	8009ca0 <_Bfree>
 8009344:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009346:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009348:	3301      	adds	r3, #1
 800934a:	9308      	str	r3, [sp, #32]
 800934c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800934e:	4313      	orrs	r3, r2
 8009350:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009352:	4313      	orrs	r3, r2
 8009354:	d10c      	bne.n	8009370 <_dtoa_r+0xad8>
 8009356:	9b07      	ldr	r3, [sp, #28]
 8009358:	2b39      	cmp	r3, #57	; 0x39
 800935a:	d026      	beq.n	80093aa <_dtoa_r+0xb12>
 800935c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800935e:	2b00      	cmp	r3, #0
 8009360:	dd02      	ble.n	8009368 <_dtoa_r+0xad0>
 8009362:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009364:	3331      	adds	r3, #49	; 0x31
 8009366:	9307      	str	r3, [sp, #28]
 8009368:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800936a:	9a07      	ldr	r2, [sp, #28]
 800936c:	701a      	strb	r2, [r3, #0]
 800936e:	e76a      	b.n	8009246 <_dtoa_r+0x9ae>
 8009370:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009372:	2b00      	cmp	r3, #0
 8009374:	db04      	blt.n	8009380 <_dtoa_r+0xae8>
 8009376:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009378:	4313      	orrs	r3, r2
 800937a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800937c:	4313      	orrs	r3, r2
 800937e:	d11f      	bne.n	80093c0 <_dtoa_r+0xb28>
 8009380:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009382:	2b00      	cmp	r3, #0
 8009384:	ddf0      	ble.n	8009368 <_dtoa_r+0xad0>
 8009386:	9905      	ldr	r1, [sp, #20]
 8009388:	2201      	movs	r2, #1
 800938a:	0038      	movs	r0, r7
 800938c:	f000 fea6 	bl	800a0dc <__lshift>
 8009390:	0031      	movs	r1, r6
 8009392:	9005      	str	r0, [sp, #20]
 8009394:	f000 ff10 	bl	800a1b8 <__mcmp>
 8009398:	2800      	cmp	r0, #0
 800939a:	dc03      	bgt.n	80093a4 <_dtoa_r+0xb0c>
 800939c:	d1e4      	bne.n	8009368 <_dtoa_r+0xad0>
 800939e:	9b07      	ldr	r3, [sp, #28]
 80093a0:	07db      	lsls	r3, r3, #31
 80093a2:	d5e1      	bpl.n	8009368 <_dtoa_r+0xad0>
 80093a4:	9b07      	ldr	r3, [sp, #28]
 80093a6:	2b39      	cmp	r3, #57	; 0x39
 80093a8:	d1db      	bne.n	8009362 <_dtoa_r+0xaca>
 80093aa:	2339      	movs	r3, #57	; 0x39
 80093ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80093ae:	7013      	strb	r3, [r2, #0]
 80093b0:	9b08      	ldr	r3, [sp, #32]
 80093b2:	9308      	str	r3, [sp, #32]
 80093b4:	3b01      	subs	r3, #1
 80093b6:	781a      	ldrb	r2, [r3, #0]
 80093b8:	2a39      	cmp	r2, #57	; 0x39
 80093ba:	d068      	beq.n	800948e <_dtoa_r+0xbf6>
 80093bc:	3201      	adds	r2, #1
 80093be:	e7d5      	b.n	800936c <_dtoa_r+0xad4>
 80093c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	dd07      	ble.n	80093d6 <_dtoa_r+0xb3e>
 80093c6:	9b07      	ldr	r3, [sp, #28]
 80093c8:	2b39      	cmp	r3, #57	; 0x39
 80093ca:	d0ee      	beq.n	80093aa <_dtoa_r+0xb12>
 80093cc:	9b07      	ldr	r3, [sp, #28]
 80093ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80093d0:	3301      	adds	r3, #1
 80093d2:	7013      	strb	r3, [r2, #0]
 80093d4:	e737      	b.n	8009246 <_dtoa_r+0x9ae>
 80093d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093d8:	9a07      	ldr	r2, [sp, #28]
 80093da:	701a      	strb	r2, [r3, #0]
 80093dc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80093de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d03e      	beq.n	8009462 <_dtoa_r+0xbca>
 80093e4:	2300      	movs	r3, #0
 80093e6:	220a      	movs	r2, #10
 80093e8:	9905      	ldr	r1, [sp, #20]
 80093ea:	0038      	movs	r0, r7
 80093ec:	f000 fc7c 	bl	8009ce8 <__multadd>
 80093f0:	2300      	movs	r3, #0
 80093f2:	9005      	str	r0, [sp, #20]
 80093f4:	220a      	movs	r2, #10
 80093f6:	0021      	movs	r1, r4
 80093f8:	0038      	movs	r0, r7
 80093fa:	42ac      	cmp	r4, r5
 80093fc:	d106      	bne.n	800940c <_dtoa_r+0xb74>
 80093fe:	f000 fc73 	bl	8009ce8 <__multadd>
 8009402:	0004      	movs	r4, r0
 8009404:	0005      	movs	r5, r0
 8009406:	9b08      	ldr	r3, [sp, #32]
 8009408:	930a      	str	r3, [sp, #40]	; 0x28
 800940a:	e778      	b.n	80092fe <_dtoa_r+0xa66>
 800940c:	f000 fc6c 	bl	8009ce8 <__multadd>
 8009410:	0029      	movs	r1, r5
 8009412:	0004      	movs	r4, r0
 8009414:	2300      	movs	r3, #0
 8009416:	220a      	movs	r2, #10
 8009418:	0038      	movs	r0, r7
 800941a:	f000 fc65 	bl	8009ce8 <__multadd>
 800941e:	0005      	movs	r5, r0
 8009420:	e7f1      	b.n	8009406 <_dtoa_r+0xb6e>
 8009422:	9b07      	ldr	r3, [sp, #28]
 8009424:	930c      	str	r3, [sp, #48]	; 0x30
 8009426:	2400      	movs	r4, #0
 8009428:	0031      	movs	r1, r6
 800942a:	9805      	ldr	r0, [sp, #20]
 800942c:	f7ff f9a8 	bl	8008780 <quorem>
 8009430:	9b06      	ldr	r3, [sp, #24]
 8009432:	3030      	adds	r0, #48	; 0x30
 8009434:	5518      	strb	r0, [r3, r4]
 8009436:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009438:	3401      	adds	r4, #1
 800943a:	9007      	str	r0, [sp, #28]
 800943c:	42a3      	cmp	r3, r4
 800943e:	dd07      	ble.n	8009450 <_dtoa_r+0xbb8>
 8009440:	2300      	movs	r3, #0
 8009442:	220a      	movs	r2, #10
 8009444:	0038      	movs	r0, r7
 8009446:	9905      	ldr	r1, [sp, #20]
 8009448:	f000 fc4e 	bl	8009ce8 <__multadd>
 800944c:	9005      	str	r0, [sp, #20]
 800944e:	e7eb      	b.n	8009428 <_dtoa_r+0xb90>
 8009450:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009452:	2001      	movs	r0, #1
 8009454:	2b00      	cmp	r3, #0
 8009456:	dd00      	ble.n	800945a <_dtoa_r+0xbc2>
 8009458:	0018      	movs	r0, r3
 800945a:	2400      	movs	r4, #0
 800945c:	9b06      	ldr	r3, [sp, #24]
 800945e:	181b      	adds	r3, r3, r0
 8009460:	9308      	str	r3, [sp, #32]
 8009462:	9905      	ldr	r1, [sp, #20]
 8009464:	2201      	movs	r2, #1
 8009466:	0038      	movs	r0, r7
 8009468:	f000 fe38 	bl	800a0dc <__lshift>
 800946c:	0031      	movs	r1, r6
 800946e:	9005      	str	r0, [sp, #20]
 8009470:	f000 fea2 	bl	800a1b8 <__mcmp>
 8009474:	2800      	cmp	r0, #0
 8009476:	dc9b      	bgt.n	80093b0 <_dtoa_r+0xb18>
 8009478:	d102      	bne.n	8009480 <_dtoa_r+0xbe8>
 800947a:	9b07      	ldr	r3, [sp, #28]
 800947c:	07db      	lsls	r3, r3, #31
 800947e:	d497      	bmi.n	80093b0 <_dtoa_r+0xb18>
 8009480:	9b08      	ldr	r3, [sp, #32]
 8009482:	9308      	str	r3, [sp, #32]
 8009484:	3b01      	subs	r3, #1
 8009486:	781a      	ldrb	r2, [r3, #0]
 8009488:	2a30      	cmp	r2, #48	; 0x30
 800948a:	d0fa      	beq.n	8009482 <_dtoa_r+0xbea>
 800948c:	e6db      	b.n	8009246 <_dtoa_r+0x9ae>
 800948e:	9a06      	ldr	r2, [sp, #24]
 8009490:	429a      	cmp	r2, r3
 8009492:	d18e      	bne.n	80093b2 <_dtoa_r+0xb1a>
 8009494:	9b02      	ldr	r3, [sp, #8]
 8009496:	3301      	adds	r3, #1
 8009498:	9302      	str	r3, [sp, #8]
 800949a:	2331      	movs	r3, #49	; 0x31
 800949c:	e799      	b.n	80093d2 <_dtoa_r+0xb3a>
 800949e:	4b09      	ldr	r3, [pc, #36]	; (80094c4 <_dtoa_r+0xc2c>)
 80094a0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80094a2:	9306      	str	r3, [sp, #24]
 80094a4:	4b08      	ldr	r3, [pc, #32]	; (80094c8 <_dtoa_r+0xc30>)
 80094a6:	2a00      	cmp	r2, #0
 80094a8:	d001      	beq.n	80094ae <_dtoa_r+0xc16>
 80094aa:	f7ff fa3f 	bl	800892c <_dtoa_r+0x94>
 80094ae:	f7ff fa3f 	bl	8008930 <_dtoa_r+0x98>
 80094b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	dcb6      	bgt.n	8009426 <_dtoa_r+0xb8e>
 80094b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80094ba:	2b02      	cmp	r3, #2
 80094bc:	dd00      	ble.n	80094c0 <_dtoa_r+0xc28>
 80094be:	e6ac      	b.n	800921a <_dtoa_r+0x982>
 80094c0:	e7b1      	b.n	8009426 <_dtoa_r+0xb8e>
 80094c2:	46c0      	nop			; (mov r8, r8)
 80094c4:	0800b820 	.word	0x0800b820
 80094c8:	0800b828 	.word	0x0800b828

080094cc <rshift>:
 80094cc:	0002      	movs	r2, r0
 80094ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094d0:	6904      	ldr	r4, [r0, #16]
 80094d2:	3214      	adds	r2, #20
 80094d4:	0013      	movs	r3, r2
 80094d6:	b085      	sub	sp, #20
 80094d8:	114f      	asrs	r7, r1, #5
 80094da:	42bc      	cmp	r4, r7
 80094dc:	dd31      	ble.n	8009542 <rshift+0x76>
 80094de:	00bb      	lsls	r3, r7, #2
 80094e0:	18d3      	adds	r3, r2, r3
 80094e2:	261f      	movs	r6, #31
 80094e4:	9301      	str	r3, [sp, #4]
 80094e6:	000b      	movs	r3, r1
 80094e8:	00a5      	lsls	r5, r4, #2
 80094ea:	4033      	ands	r3, r6
 80094ec:	1955      	adds	r5, r2, r5
 80094ee:	9302      	str	r3, [sp, #8]
 80094f0:	4231      	tst	r1, r6
 80094f2:	d10c      	bne.n	800950e <rshift+0x42>
 80094f4:	0016      	movs	r6, r2
 80094f6:	9901      	ldr	r1, [sp, #4]
 80094f8:	428d      	cmp	r5, r1
 80094fa:	d838      	bhi.n	800956e <rshift+0xa2>
 80094fc:	9901      	ldr	r1, [sp, #4]
 80094fe:	2300      	movs	r3, #0
 8009500:	3903      	subs	r1, #3
 8009502:	428d      	cmp	r5, r1
 8009504:	d301      	bcc.n	800950a <rshift+0x3e>
 8009506:	1be3      	subs	r3, r4, r7
 8009508:	009b      	lsls	r3, r3, #2
 800950a:	18d3      	adds	r3, r2, r3
 800950c:	e019      	b.n	8009542 <rshift+0x76>
 800950e:	2120      	movs	r1, #32
 8009510:	9b02      	ldr	r3, [sp, #8]
 8009512:	9e01      	ldr	r6, [sp, #4]
 8009514:	1acb      	subs	r3, r1, r3
 8009516:	9303      	str	r3, [sp, #12]
 8009518:	ce02      	ldmia	r6!, {r1}
 800951a:	9b02      	ldr	r3, [sp, #8]
 800951c:	4694      	mov	ip, r2
 800951e:	40d9      	lsrs	r1, r3
 8009520:	9100      	str	r1, [sp, #0]
 8009522:	42b5      	cmp	r5, r6
 8009524:	d816      	bhi.n	8009554 <rshift+0x88>
 8009526:	9e01      	ldr	r6, [sp, #4]
 8009528:	2300      	movs	r3, #0
 800952a:	3601      	adds	r6, #1
 800952c:	42b5      	cmp	r5, r6
 800952e:	d302      	bcc.n	8009536 <rshift+0x6a>
 8009530:	1be3      	subs	r3, r4, r7
 8009532:	009b      	lsls	r3, r3, #2
 8009534:	3b04      	subs	r3, #4
 8009536:	9900      	ldr	r1, [sp, #0]
 8009538:	18d3      	adds	r3, r2, r3
 800953a:	6019      	str	r1, [r3, #0]
 800953c:	2900      	cmp	r1, #0
 800953e:	d000      	beq.n	8009542 <rshift+0x76>
 8009540:	3304      	adds	r3, #4
 8009542:	1a99      	subs	r1, r3, r2
 8009544:	1089      	asrs	r1, r1, #2
 8009546:	6101      	str	r1, [r0, #16]
 8009548:	4293      	cmp	r3, r2
 800954a:	d101      	bne.n	8009550 <rshift+0x84>
 800954c:	2300      	movs	r3, #0
 800954e:	6143      	str	r3, [r0, #20]
 8009550:	b005      	add	sp, #20
 8009552:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009554:	6833      	ldr	r3, [r6, #0]
 8009556:	9903      	ldr	r1, [sp, #12]
 8009558:	408b      	lsls	r3, r1
 800955a:	9900      	ldr	r1, [sp, #0]
 800955c:	4319      	orrs	r1, r3
 800955e:	4663      	mov	r3, ip
 8009560:	c302      	stmia	r3!, {r1}
 8009562:	469c      	mov	ip, r3
 8009564:	ce02      	ldmia	r6!, {r1}
 8009566:	9b02      	ldr	r3, [sp, #8]
 8009568:	40d9      	lsrs	r1, r3
 800956a:	9100      	str	r1, [sp, #0]
 800956c:	e7d9      	b.n	8009522 <rshift+0x56>
 800956e:	c908      	ldmia	r1!, {r3}
 8009570:	c608      	stmia	r6!, {r3}
 8009572:	e7c1      	b.n	80094f8 <rshift+0x2c>

08009574 <__hexdig_fun>:
 8009574:	0002      	movs	r2, r0
 8009576:	3a30      	subs	r2, #48	; 0x30
 8009578:	0003      	movs	r3, r0
 800957a:	2a09      	cmp	r2, #9
 800957c:	d802      	bhi.n	8009584 <__hexdig_fun+0x10>
 800957e:	3b20      	subs	r3, #32
 8009580:	b2d8      	uxtb	r0, r3
 8009582:	4770      	bx	lr
 8009584:	0002      	movs	r2, r0
 8009586:	3a61      	subs	r2, #97	; 0x61
 8009588:	2a05      	cmp	r2, #5
 800958a:	d801      	bhi.n	8009590 <__hexdig_fun+0x1c>
 800958c:	3b47      	subs	r3, #71	; 0x47
 800958e:	e7f7      	b.n	8009580 <__hexdig_fun+0xc>
 8009590:	001a      	movs	r2, r3
 8009592:	3a41      	subs	r2, #65	; 0x41
 8009594:	2000      	movs	r0, #0
 8009596:	2a05      	cmp	r2, #5
 8009598:	d8f3      	bhi.n	8009582 <__hexdig_fun+0xe>
 800959a:	3b27      	subs	r3, #39	; 0x27
 800959c:	e7f0      	b.n	8009580 <__hexdig_fun+0xc>
	...

080095a0 <__gethex>:
 80095a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095a2:	b08d      	sub	sp, #52	; 0x34
 80095a4:	930a      	str	r3, [sp, #40]	; 0x28
 80095a6:	4bbf      	ldr	r3, [pc, #764]	; (80098a4 <__gethex+0x304>)
 80095a8:	9005      	str	r0, [sp, #20]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	9109      	str	r1, [sp, #36]	; 0x24
 80095ae:	0018      	movs	r0, r3
 80095b0:	9202      	str	r2, [sp, #8]
 80095b2:	9307      	str	r3, [sp, #28]
 80095b4:	f7f6 fda6 	bl	8000104 <strlen>
 80095b8:	2202      	movs	r2, #2
 80095ba:	9b07      	ldr	r3, [sp, #28]
 80095bc:	4252      	negs	r2, r2
 80095be:	181b      	adds	r3, r3, r0
 80095c0:	3b01      	subs	r3, #1
 80095c2:	781b      	ldrb	r3, [r3, #0]
 80095c4:	9003      	str	r0, [sp, #12]
 80095c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80095c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095ca:	6819      	ldr	r1, [r3, #0]
 80095cc:	1c8b      	adds	r3, r1, #2
 80095ce:	1a52      	subs	r2, r2, r1
 80095d0:	18d1      	adds	r1, r2, r3
 80095d2:	9301      	str	r3, [sp, #4]
 80095d4:	9108      	str	r1, [sp, #32]
 80095d6:	9901      	ldr	r1, [sp, #4]
 80095d8:	3301      	adds	r3, #1
 80095da:	7808      	ldrb	r0, [r1, #0]
 80095dc:	2830      	cmp	r0, #48	; 0x30
 80095de:	d0f7      	beq.n	80095d0 <__gethex+0x30>
 80095e0:	f7ff ffc8 	bl	8009574 <__hexdig_fun>
 80095e4:	2300      	movs	r3, #0
 80095e6:	001c      	movs	r4, r3
 80095e8:	9304      	str	r3, [sp, #16]
 80095ea:	4298      	cmp	r0, r3
 80095ec:	d11f      	bne.n	800962e <__gethex+0x8e>
 80095ee:	9a03      	ldr	r2, [sp, #12]
 80095f0:	9907      	ldr	r1, [sp, #28]
 80095f2:	9801      	ldr	r0, [sp, #4]
 80095f4:	f001 f96e 	bl	800a8d4 <strncmp>
 80095f8:	0007      	movs	r7, r0
 80095fa:	42a0      	cmp	r0, r4
 80095fc:	d000      	beq.n	8009600 <__gethex+0x60>
 80095fe:	e06b      	b.n	80096d8 <__gethex+0x138>
 8009600:	9b01      	ldr	r3, [sp, #4]
 8009602:	9a03      	ldr	r2, [sp, #12]
 8009604:	5c98      	ldrb	r0, [r3, r2]
 8009606:	189d      	adds	r5, r3, r2
 8009608:	f7ff ffb4 	bl	8009574 <__hexdig_fun>
 800960c:	2301      	movs	r3, #1
 800960e:	9304      	str	r3, [sp, #16]
 8009610:	42a0      	cmp	r0, r4
 8009612:	d030      	beq.n	8009676 <__gethex+0xd6>
 8009614:	9501      	str	r5, [sp, #4]
 8009616:	9b01      	ldr	r3, [sp, #4]
 8009618:	7818      	ldrb	r0, [r3, #0]
 800961a:	2830      	cmp	r0, #48	; 0x30
 800961c:	d009      	beq.n	8009632 <__gethex+0x92>
 800961e:	f7ff ffa9 	bl	8009574 <__hexdig_fun>
 8009622:	4242      	negs	r2, r0
 8009624:	4142      	adcs	r2, r0
 8009626:	2301      	movs	r3, #1
 8009628:	002c      	movs	r4, r5
 800962a:	9204      	str	r2, [sp, #16]
 800962c:	9308      	str	r3, [sp, #32]
 800962e:	9d01      	ldr	r5, [sp, #4]
 8009630:	e004      	b.n	800963c <__gethex+0x9c>
 8009632:	9b01      	ldr	r3, [sp, #4]
 8009634:	3301      	adds	r3, #1
 8009636:	9301      	str	r3, [sp, #4]
 8009638:	e7ed      	b.n	8009616 <__gethex+0x76>
 800963a:	3501      	adds	r5, #1
 800963c:	7828      	ldrb	r0, [r5, #0]
 800963e:	f7ff ff99 	bl	8009574 <__hexdig_fun>
 8009642:	1e07      	subs	r7, r0, #0
 8009644:	d1f9      	bne.n	800963a <__gethex+0x9a>
 8009646:	0028      	movs	r0, r5
 8009648:	9a03      	ldr	r2, [sp, #12]
 800964a:	9907      	ldr	r1, [sp, #28]
 800964c:	f001 f942 	bl	800a8d4 <strncmp>
 8009650:	2800      	cmp	r0, #0
 8009652:	d10e      	bne.n	8009672 <__gethex+0xd2>
 8009654:	2c00      	cmp	r4, #0
 8009656:	d107      	bne.n	8009668 <__gethex+0xc8>
 8009658:	9b03      	ldr	r3, [sp, #12]
 800965a:	18ed      	adds	r5, r5, r3
 800965c:	002c      	movs	r4, r5
 800965e:	7828      	ldrb	r0, [r5, #0]
 8009660:	f7ff ff88 	bl	8009574 <__hexdig_fun>
 8009664:	2800      	cmp	r0, #0
 8009666:	d102      	bne.n	800966e <__gethex+0xce>
 8009668:	1b64      	subs	r4, r4, r5
 800966a:	00a7      	lsls	r7, r4, #2
 800966c:	e003      	b.n	8009676 <__gethex+0xd6>
 800966e:	3501      	adds	r5, #1
 8009670:	e7f5      	b.n	800965e <__gethex+0xbe>
 8009672:	2c00      	cmp	r4, #0
 8009674:	d1f8      	bne.n	8009668 <__gethex+0xc8>
 8009676:	2220      	movs	r2, #32
 8009678:	782b      	ldrb	r3, [r5, #0]
 800967a:	002e      	movs	r6, r5
 800967c:	4393      	bics	r3, r2
 800967e:	2b50      	cmp	r3, #80	; 0x50
 8009680:	d11d      	bne.n	80096be <__gethex+0x11e>
 8009682:	786b      	ldrb	r3, [r5, #1]
 8009684:	2b2b      	cmp	r3, #43	; 0x2b
 8009686:	d02c      	beq.n	80096e2 <__gethex+0x142>
 8009688:	2b2d      	cmp	r3, #45	; 0x2d
 800968a:	d02e      	beq.n	80096ea <__gethex+0x14a>
 800968c:	2300      	movs	r3, #0
 800968e:	1c6e      	adds	r6, r5, #1
 8009690:	9306      	str	r3, [sp, #24]
 8009692:	7830      	ldrb	r0, [r6, #0]
 8009694:	f7ff ff6e 	bl	8009574 <__hexdig_fun>
 8009698:	1e43      	subs	r3, r0, #1
 800969a:	b2db      	uxtb	r3, r3
 800969c:	2b18      	cmp	r3, #24
 800969e:	d82b      	bhi.n	80096f8 <__gethex+0x158>
 80096a0:	3810      	subs	r0, #16
 80096a2:	0004      	movs	r4, r0
 80096a4:	7870      	ldrb	r0, [r6, #1]
 80096a6:	f7ff ff65 	bl	8009574 <__hexdig_fun>
 80096aa:	1e43      	subs	r3, r0, #1
 80096ac:	b2db      	uxtb	r3, r3
 80096ae:	3601      	adds	r6, #1
 80096b0:	2b18      	cmp	r3, #24
 80096b2:	d91c      	bls.n	80096ee <__gethex+0x14e>
 80096b4:	9b06      	ldr	r3, [sp, #24]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d000      	beq.n	80096bc <__gethex+0x11c>
 80096ba:	4264      	negs	r4, r4
 80096bc:	193f      	adds	r7, r7, r4
 80096be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096c0:	601e      	str	r6, [r3, #0]
 80096c2:	9b04      	ldr	r3, [sp, #16]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d019      	beq.n	80096fc <__gethex+0x15c>
 80096c8:	2600      	movs	r6, #0
 80096ca:	9b08      	ldr	r3, [sp, #32]
 80096cc:	42b3      	cmp	r3, r6
 80096ce:	d100      	bne.n	80096d2 <__gethex+0x132>
 80096d0:	3606      	adds	r6, #6
 80096d2:	0030      	movs	r0, r6
 80096d4:	b00d      	add	sp, #52	; 0x34
 80096d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096d8:	2301      	movs	r3, #1
 80096da:	2700      	movs	r7, #0
 80096dc:	9d01      	ldr	r5, [sp, #4]
 80096de:	9304      	str	r3, [sp, #16]
 80096e0:	e7c9      	b.n	8009676 <__gethex+0xd6>
 80096e2:	2300      	movs	r3, #0
 80096e4:	9306      	str	r3, [sp, #24]
 80096e6:	1cae      	adds	r6, r5, #2
 80096e8:	e7d3      	b.n	8009692 <__gethex+0xf2>
 80096ea:	2301      	movs	r3, #1
 80096ec:	e7fa      	b.n	80096e4 <__gethex+0x144>
 80096ee:	230a      	movs	r3, #10
 80096f0:	435c      	muls	r4, r3
 80096f2:	1824      	adds	r4, r4, r0
 80096f4:	3c10      	subs	r4, #16
 80096f6:	e7d5      	b.n	80096a4 <__gethex+0x104>
 80096f8:	002e      	movs	r6, r5
 80096fa:	e7e0      	b.n	80096be <__gethex+0x11e>
 80096fc:	9b01      	ldr	r3, [sp, #4]
 80096fe:	9904      	ldr	r1, [sp, #16]
 8009700:	1aeb      	subs	r3, r5, r3
 8009702:	3b01      	subs	r3, #1
 8009704:	2b07      	cmp	r3, #7
 8009706:	dc0a      	bgt.n	800971e <__gethex+0x17e>
 8009708:	9805      	ldr	r0, [sp, #20]
 800970a:	f000 fa85 	bl	8009c18 <_Balloc>
 800970e:	1e04      	subs	r4, r0, #0
 8009710:	d108      	bne.n	8009724 <__gethex+0x184>
 8009712:	0002      	movs	r2, r0
 8009714:	21de      	movs	r1, #222	; 0xde
 8009716:	4b64      	ldr	r3, [pc, #400]	; (80098a8 <__gethex+0x308>)
 8009718:	4864      	ldr	r0, [pc, #400]	; (80098ac <__gethex+0x30c>)
 800971a:	f001 f8fb 	bl	800a914 <__assert_func>
 800971e:	3101      	adds	r1, #1
 8009720:	105b      	asrs	r3, r3, #1
 8009722:	e7ef      	b.n	8009704 <__gethex+0x164>
 8009724:	0003      	movs	r3, r0
 8009726:	3314      	adds	r3, #20
 8009728:	9304      	str	r3, [sp, #16]
 800972a:	9309      	str	r3, [sp, #36]	; 0x24
 800972c:	2300      	movs	r3, #0
 800972e:	001e      	movs	r6, r3
 8009730:	9306      	str	r3, [sp, #24]
 8009732:	9b01      	ldr	r3, [sp, #4]
 8009734:	42ab      	cmp	r3, r5
 8009736:	d340      	bcc.n	80097ba <__gethex+0x21a>
 8009738:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800973a:	9b04      	ldr	r3, [sp, #16]
 800973c:	c540      	stmia	r5!, {r6}
 800973e:	1aed      	subs	r5, r5, r3
 8009740:	10ad      	asrs	r5, r5, #2
 8009742:	0030      	movs	r0, r6
 8009744:	6125      	str	r5, [r4, #16]
 8009746:	f000 fb5f 	bl	8009e08 <__hi0bits>
 800974a:	9b02      	ldr	r3, [sp, #8]
 800974c:	016d      	lsls	r5, r5, #5
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	1a2e      	subs	r6, r5, r0
 8009752:	9301      	str	r3, [sp, #4]
 8009754:	429e      	cmp	r6, r3
 8009756:	dd5a      	ble.n	800980e <__gethex+0x26e>
 8009758:	1af6      	subs	r6, r6, r3
 800975a:	0031      	movs	r1, r6
 800975c:	0020      	movs	r0, r4
 800975e:	f000 ff01 	bl	800a564 <__any_on>
 8009762:	1e05      	subs	r5, r0, #0
 8009764:	d016      	beq.n	8009794 <__gethex+0x1f4>
 8009766:	2501      	movs	r5, #1
 8009768:	211f      	movs	r1, #31
 800976a:	0028      	movs	r0, r5
 800976c:	1e73      	subs	r3, r6, #1
 800976e:	4019      	ands	r1, r3
 8009770:	4088      	lsls	r0, r1
 8009772:	0001      	movs	r1, r0
 8009774:	115a      	asrs	r2, r3, #5
 8009776:	9804      	ldr	r0, [sp, #16]
 8009778:	0092      	lsls	r2, r2, #2
 800977a:	5812      	ldr	r2, [r2, r0]
 800977c:	420a      	tst	r2, r1
 800977e:	d009      	beq.n	8009794 <__gethex+0x1f4>
 8009780:	42ab      	cmp	r3, r5
 8009782:	dd06      	ble.n	8009792 <__gethex+0x1f2>
 8009784:	0020      	movs	r0, r4
 8009786:	1eb1      	subs	r1, r6, #2
 8009788:	f000 feec 	bl	800a564 <__any_on>
 800978c:	3502      	adds	r5, #2
 800978e:	2800      	cmp	r0, #0
 8009790:	d100      	bne.n	8009794 <__gethex+0x1f4>
 8009792:	2502      	movs	r5, #2
 8009794:	0031      	movs	r1, r6
 8009796:	0020      	movs	r0, r4
 8009798:	f7ff fe98 	bl	80094cc <rshift>
 800979c:	19bf      	adds	r7, r7, r6
 800979e:	9b02      	ldr	r3, [sp, #8]
 80097a0:	689b      	ldr	r3, [r3, #8]
 80097a2:	9303      	str	r3, [sp, #12]
 80097a4:	42bb      	cmp	r3, r7
 80097a6:	da42      	bge.n	800982e <__gethex+0x28e>
 80097a8:	0021      	movs	r1, r4
 80097aa:	9805      	ldr	r0, [sp, #20]
 80097ac:	f000 fa78 	bl	8009ca0 <_Bfree>
 80097b0:	2300      	movs	r3, #0
 80097b2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80097b4:	26a3      	movs	r6, #163	; 0xa3
 80097b6:	6013      	str	r3, [r2, #0]
 80097b8:	e78b      	b.n	80096d2 <__gethex+0x132>
 80097ba:	1e6b      	subs	r3, r5, #1
 80097bc:	9308      	str	r3, [sp, #32]
 80097be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80097c0:	781b      	ldrb	r3, [r3, #0]
 80097c2:	4293      	cmp	r3, r2
 80097c4:	d014      	beq.n	80097f0 <__gethex+0x250>
 80097c6:	9b06      	ldr	r3, [sp, #24]
 80097c8:	2b20      	cmp	r3, #32
 80097ca:	d104      	bne.n	80097d6 <__gethex+0x236>
 80097cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097ce:	c340      	stmia	r3!, {r6}
 80097d0:	2600      	movs	r6, #0
 80097d2:	9309      	str	r3, [sp, #36]	; 0x24
 80097d4:	9606      	str	r6, [sp, #24]
 80097d6:	9b08      	ldr	r3, [sp, #32]
 80097d8:	7818      	ldrb	r0, [r3, #0]
 80097da:	f7ff fecb 	bl	8009574 <__hexdig_fun>
 80097de:	230f      	movs	r3, #15
 80097e0:	4018      	ands	r0, r3
 80097e2:	9b06      	ldr	r3, [sp, #24]
 80097e4:	9d08      	ldr	r5, [sp, #32]
 80097e6:	4098      	lsls	r0, r3
 80097e8:	3304      	adds	r3, #4
 80097ea:	4306      	orrs	r6, r0
 80097ec:	9306      	str	r3, [sp, #24]
 80097ee:	e7a0      	b.n	8009732 <__gethex+0x192>
 80097f0:	2301      	movs	r3, #1
 80097f2:	9a03      	ldr	r2, [sp, #12]
 80097f4:	1a9d      	subs	r5, r3, r2
 80097f6:	9b08      	ldr	r3, [sp, #32]
 80097f8:	195d      	adds	r5, r3, r5
 80097fa:	9b01      	ldr	r3, [sp, #4]
 80097fc:	429d      	cmp	r5, r3
 80097fe:	d3e2      	bcc.n	80097c6 <__gethex+0x226>
 8009800:	0028      	movs	r0, r5
 8009802:	9907      	ldr	r1, [sp, #28]
 8009804:	f001 f866 	bl	800a8d4 <strncmp>
 8009808:	2800      	cmp	r0, #0
 800980a:	d1dc      	bne.n	80097c6 <__gethex+0x226>
 800980c:	e791      	b.n	8009732 <__gethex+0x192>
 800980e:	9b01      	ldr	r3, [sp, #4]
 8009810:	2500      	movs	r5, #0
 8009812:	429e      	cmp	r6, r3
 8009814:	dac3      	bge.n	800979e <__gethex+0x1fe>
 8009816:	1b9e      	subs	r6, r3, r6
 8009818:	0021      	movs	r1, r4
 800981a:	0032      	movs	r2, r6
 800981c:	9805      	ldr	r0, [sp, #20]
 800981e:	f000 fc5d 	bl	800a0dc <__lshift>
 8009822:	0003      	movs	r3, r0
 8009824:	3314      	adds	r3, #20
 8009826:	0004      	movs	r4, r0
 8009828:	1bbf      	subs	r7, r7, r6
 800982a:	9304      	str	r3, [sp, #16]
 800982c:	e7b7      	b.n	800979e <__gethex+0x1fe>
 800982e:	9b02      	ldr	r3, [sp, #8]
 8009830:	685e      	ldr	r6, [r3, #4]
 8009832:	42be      	cmp	r6, r7
 8009834:	dd71      	ble.n	800991a <__gethex+0x37a>
 8009836:	9b01      	ldr	r3, [sp, #4]
 8009838:	1bf6      	subs	r6, r6, r7
 800983a:	42b3      	cmp	r3, r6
 800983c:	dc38      	bgt.n	80098b0 <__gethex+0x310>
 800983e:	9b02      	ldr	r3, [sp, #8]
 8009840:	68db      	ldr	r3, [r3, #12]
 8009842:	2b02      	cmp	r3, #2
 8009844:	d026      	beq.n	8009894 <__gethex+0x2f4>
 8009846:	2b03      	cmp	r3, #3
 8009848:	d028      	beq.n	800989c <__gethex+0x2fc>
 800984a:	2b01      	cmp	r3, #1
 800984c:	d119      	bne.n	8009882 <__gethex+0x2e2>
 800984e:	9b01      	ldr	r3, [sp, #4]
 8009850:	42b3      	cmp	r3, r6
 8009852:	d116      	bne.n	8009882 <__gethex+0x2e2>
 8009854:	2b01      	cmp	r3, #1
 8009856:	d10d      	bne.n	8009874 <__gethex+0x2d4>
 8009858:	9b02      	ldr	r3, [sp, #8]
 800985a:	2662      	movs	r6, #98	; 0x62
 800985c:	685b      	ldr	r3, [r3, #4]
 800985e:	9301      	str	r3, [sp, #4]
 8009860:	9a01      	ldr	r2, [sp, #4]
 8009862:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009864:	601a      	str	r2, [r3, #0]
 8009866:	2301      	movs	r3, #1
 8009868:	9a04      	ldr	r2, [sp, #16]
 800986a:	6123      	str	r3, [r4, #16]
 800986c:	6013      	str	r3, [r2, #0]
 800986e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009870:	601c      	str	r4, [r3, #0]
 8009872:	e72e      	b.n	80096d2 <__gethex+0x132>
 8009874:	9901      	ldr	r1, [sp, #4]
 8009876:	0020      	movs	r0, r4
 8009878:	3901      	subs	r1, #1
 800987a:	f000 fe73 	bl	800a564 <__any_on>
 800987e:	2800      	cmp	r0, #0
 8009880:	d1ea      	bne.n	8009858 <__gethex+0x2b8>
 8009882:	0021      	movs	r1, r4
 8009884:	9805      	ldr	r0, [sp, #20]
 8009886:	f000 fa0b 	bl	8009ca0 <_Bfree>
 800988a:	2300      	movs	r3, #0
 800988c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800988e:	2650      	movs	r6, #80	; 0x50
 8009890:	6013      	str	r3, [r2, #0]
 8009892:	e71e      	b.n	80096d2 <__gethex+0x132>
 8009894:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009896:	2b00      	cmp	r3, #0
 8009898:	d1f3      	bne.n	8009882 <__gethex+0x2e2>
 800989a:	e7dd      	b.n	8009858 <__gethex+0x2b8>
 800989c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d1da      	bne.n	8009858 <__gethex+0x2b8>
 80098a2:	e7ee      	b.n	8009882 <__gethex+0x2e2>
 80098a4:	0800b918 	.word	0x0800b918
 80098a8:	0800b89f 	.word	0x0800b89f
 80098ac:	0800b8b0 	.word	0x0800b8b0
 80098b0:	1e77      	subs	r7, r6, #1
 80098b2:	2d00      	cmp	r5, #0
 80098b4:	d12f      	bne.n	8009916 <__gethex+0x376>
 80098b6:	2f00      	cmp	r7, #0
 80098b8:	d004      	beq.n	80098c4 <__gethex+0x324>
 80098ba:	0039      	movs	r1, r7
 80098bc:	0020      	movs	r0, r4
 80098be:	f000 fe51 	bl	800a564 <__any_on>
 80098c2:	0005      	movs	r5, r0
 80098c4:	231f      	movs	r3, #31
 80098c6:	117a      	asrs	r2, r7, #5
 80098c8:	401f      	ands	r7, r3
 80098ca:	3b1e      	subs	r3, #30
 80098cc:	40bb      	lsls	r3, r7
 80098ce:	9904      	ldr	r1, [sp, #16]
 80098d0:	0092      	lsls	r2, r2, #2
 80098d2:	5852      	ldr	r2, [r2, r1]
 80098d4:	421a      	tst	r2, r3
 80098d6:	d001      	beq.n	80098dc <__gethex+0x33c>
 80098d8:	2302      	movs	r3, #2
 80098da:	431d      	orrs	r5, r3
 80098dc:	9b01      	ldr	r3, [sp, #4]
 80098de:	0031      	movs	r1, r6
 80098e0:	1b9b      	subs	r3, r3, r6
 80098e2:	2602      	movs	r6, #2
 80098e4:	0020      	movs	r0, r4
 80098e6:	9301      	str	r3, [sp, #4]
 80098e8:	f7ff fdf0 	bl	80094cc <rshift>
 80098ec:	9b02      	ldr	r3, [sp, #8]
 80098ee:	685f      	ldr	r7, [r3, #4]
 80098f0:	2d00      	cmp	r5, #0
 80098f2:	d041      	beq.n	8009978 <__gethex+0x3d8>
 80098f4:	9b02      	ldr	r3, [sp, #8]
 80098f6:	68db      	ldr	r3, [r3, #12]
 80098f8:	2b02      	cmp	r3, #2
 80098fa:	d010      	beq.n	800991e <__gethex+0x37e>
 80098fc:	2b03      	cmp	r3, #3
 80098fe:	d012      	beq.n	8009926 <__gethex+0x386>
 8009900:	2b01      	cmp	r3, #1
 8009902:	d106      	bne.n	8009912 <__gethex+0x372>
 8009904:	07aa      	lsls	r2, r5, #30
 8009906:	d504      	bpl.n	8009912 <__gethex+0x372>
 8009908:	9a04      	ldr	r2, [sp, #16]
 800990a:	6810      	ldr	r0, [r2, #0]
 800990c:	4305      	orrs	r5, r0
 800990e:	421d      	tst	r5, r3
 8009910:	d10c      	bne.n	800992c <__gethex+0x38c>
 8009912:	2310      	movs	r3, #16
 8009914:	e02f      	b.n	8009976 <__gethex+0x3d6>
 8009916:	2501      	movs	r5, #1
 8009918:	e7d4      	b.n	80098c4 <__gethex+0x324>
 800991a:	2601      	movs	r6, #1
 800991c:	e7e8      	b.n	80098f0 <__gethex+0x350>
 800991e:	2301      	movs	r3, #1
 8009920:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009922:	1a9b      	subs	r3, r3, r2
 8009924:	9313      	str	r3, [sp, #76]	; 0x4c
 8009926:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009928:	2b00      	cmp	r3, #0
 800992a:	d0f2      	beq.n	8009912 <__gethex+0x372>
 800992c:	6923      	ldr	r3, [r4, #16]
 800992e:	2000      	movs	r0, #0
 8009930:	9303      	str	r3, [sp, #12]
 8009932:	009b      	lsls	r3, r3, #2
 8009934:	9304      	str	r3, [sp, #16]
 8009936:	0023      	movs	r3, r4
 8009938:	9a04      	ldr	r2, [sp, #16]
 800993a:	3314      	adds	r3, #20
 800993c:	1899      	adds	r1, r3, r2
 800993e:	681a      	ldr	r2, [r3, #0]
 8009940:	1c55      	adds	r5, r2, #1
 8009942:	d01e      	beq.n	8009982 <__gethex+0x3e2>
 8009944:	3201      	adds	r2, #1
 8009946:	601a      	str	r2, [r3, #0]
 8009948:	0023      	movs	r3, r4
 800994a:	3314      	adds	r3, #20
 800994c:	2e02      	cmp	r6, #2
 800994e:	d140      	bne.n	80099d2 <__gethex+0x432>
 8009950:	9a02      	ldr	r2, [sp, #8]
 8009952:	9901      	ldr	r1, [sp, #4]
 8009954:	6812      	ldr	r2, [r2, #0]
 8009956:	3a01      	subs	r2, #1
 8009958:	428a      	cmp	r2, r1
 800995a:	d10b      	bne.n	8009974 <__gethex+0x3d4>
 800995c:	114a      	asrs	r2, r1, #5
 800995e:	211f      	movs	r1, #31
 8009960:	9801      	ldr	r0, [sp, #4]
 8009962:	0092      	lsls	r2, r2, #2
 8009964:	4001      	ands	r1, r0
 8009966:	2001      	movs	r0, #1
 8009968:	0005      	movs	r5, r0
 800996a:	408d      	lsls	r5, r1
 800996c:	58d3      	ldr	r3, [r2, r3]
 800996e:	422b      	tst	r3, r5
 8009970:	d000      	beq.n	8009974 <__gethex+0x3d4>
 8009972:	2601      	movs	r6, #1
 8009974:	2320      	movs	r3, #32
 8009976:	431e      	orrs	r6, r3
 8009978:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800997a:	601c      	str	r4, [r3, #0]
 800997c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800997e:	601f      	str	r7, [r3, #0]
 8009980:	e6a7      	b.n	80096d2 <__gethex+0x132>
 8009982:	c301      	stmia	r3!, {r0}
 8009984:	4299      	cmp	r1, r3
 8009986:	d8da      	bhi.n	800993e <__gethex+0x39e>
 8009988:	9b03      	ldr	r3, [sp, #12]
 800998a:	68a2      	ldr	r2, [r4, #8]
 800998c:	4293      	cmp	r3, r2
 800998e:	db17      	blt.n	80099c0 <__gethex+0x420>
 8009990:	6863      	ldr	r3, [r4, #4]
 8009992:	9805      	ldr	r0, [sp, #20]
 8009994:	1c59      	adds	r1, r3, #1
 8009996:	f000 f93f 	bl	8009c18 <_Balloc>
 800999a:	1e05      	subs	r5, r0, #0
 800999c:	d103      	bne.n	80099a6 <__gethex+0x406>
 800999e:	0002      	movs	r2, r0
 80099a0:	2184      	movs	r1, #132	; 0x84
 80099a2:	4b1c      	ldr	r3, [pc, #112]	; (8009a14 <__gethex+0x474>)
 80099a4:	e6b8      	b.n	8009718 <__gethex+0x178>
 80099a6:	0021      	movs	r1, r4
 80099a8:	6923      	ldr	r3, [r4, #16]
 80099aa:	310c      	adds	r1, #12
 80099ac:	1c9a      	adds	r2, r3, #2
 80099ae:	0092      	lsls	r2, r2, #2
 80099b0:	300c      	adds	r0, #12
 80099b2:	f7fd f873 	bl	8006a9c <memcpy>
 80099b6:	0021      	movs	r1, r4
 80099b8:	9805      	ldr	r0, [sp, #20]
 80099ba:	f000 f971 	bl	8009ca0 <_Bfree>
 80099be:	002c      	movs	r4, r5
 80099c0:	6923      	ldr	r3, [r4, #16]
 80099c2:	1c5a      	adds	r2, r3, #1
 80099c4:	6122      	str	r2, [r4, #16]
 80099c6:	2201      	movs	r2, #1
 80099c8:	3304      	adds	r3, #4
 80099ca:	009b      	lsls	r3, r3, #2
 80099cc:	18e3      	adds	r3, r4, r3
 80099ce:	605a      	str	r2, [r3, #4]
 80099d0:	e7ba      	b.n	8009948 <__gethex+0x3a8>
 80099d2:	6922      	ldr	r2, [r4, #16]
 80099d4:	9903      	ldr	r1, [sp, #12]
 80099d6:	428a      	cmp	r2, r1
 80099d8:	dd09      	ble.n	80099ee <__gethex+0x44e>
 80099da:	2101      	movs	r1, #1
 80099dc:	0020      	movs	r0, r4
 80099de:	f7ff fd75 	bl	80094cc <rshift>
 80099e2:	9b02      	ldr	r3, [sp, #8]
 80099e4:	3701      	adds	r7, #1
 80099e6:	689b      	ldr	r3, [r3, #8]
 80099e8:	42bb      	cmp	r3, r7
 80099ea:	dac2      	bge.n	8009972 <__gethex+0x3d2>
 80099ec:	e6dc      	b.n	80097a8 <__gethex+0x208>
 80099ee:	221f      	movs	r2, #31
 80099f0:	9d01      	ldr	r5, [sp, #4]
 80099f2:	9901      	ldr	r1, [sp, #4]
 80099f4:	2601      	movs	r6, #1
 80099f6:	4015      	ands	r5, r2
 80099f8:	4211      	tst	r1, r2
 80099fa:	d0bb      	beq.n	8009974 <__gethex+0x3d4>
 80099fc:	9a04      	ldr	r2, [sp, #16]
 80099fe:	189b      	adds	r3, r3, r2
 8009a00:	3b04      	subs	r3, #4
 8009a02:	6818      	ldr	r0, [r3, #0]
 8009a04:	f000 fa00 	bl	8009e08 <__hi0bits>
 8009a08:	2320      	movs	r3, #32
 8009a0a:	1b5d      	subs	r5, r3, r5
 8009a0c:	42a8      	cmp	r0, r5
 8009a0e:	dbe4      	blt.n	80099da <__gethex+0x43a>
 8009a10:	e7b0      	b.n	8009974 <__gethex+0x3d4>
 8009a12:	46c0      	nop			; (mov r8, r8)
 8009a14:	0800b89f 	.word	0x0800b89f

08009a18 <L_shift>:
 8009a18:	2308      	movs	r3, #8
 8009a1a:	b570      	push	{r4, r5, r6, lr}
 8009a1c:	2520      	movs	r5, #32
 8009a1e:	1a9a      	subs	r2, r3, r2
 8009a20:	0092      	lsls	r2, r2, #2
 8009a22:	1aad      	subs	r5, r5, r2
 8009a24:	6843      	ldr	r3, [r0, #4]
 8009a26:	6806      	ldr	r6, [r0, #0]
 8009a28:	001c      	movs	r4, r3
 8009a2a:	40ac      	lsls	r4, r5
 8009a2c:	40d3      	lsrs	r3, r2
 8009a2e:	4334      	orrs	r4, r6
 8009a30:	6004      	str	r4, [r0, #0]
 8009a32:	6043      	str	r3, [r0, #4]
 8009a34:	3004      	adds	r0, #4
 8009a36:	4288      	cmp	r0, r1
 8009a38:	d3f4      	bcc.n	8009a24 <L_shift+0xc>
 8009a3a:	bd70      	pop	{r4, r5, r6, pc}

08009a3c <__match>:
 8009a3c:	b530      	push	{r4, r5, lr}
 8009a3e:	6803      	ldr	r3, [r0, #0]
 8009a40:	780c      	ldrb	r4, [r1, #0]
 8009a42:	3301      	adds	r3, #1
 8009a44:	2c00      	cmp	r4, #0
 8009a46:	d102      	bne.n	8009a4e <__match+0x12>
 8009a48:	6003      	str	r3, [r0, #0]
 8009a4a:	2001      	movs	r0, #1
 8009a4c:	bd30      	pop	{r4, r5, pc}
 8009a4e:	781a      	ldrb	r2, [r3, #0]
 8009a50:	0015      	movs	r5, r2
 8009a52:	3d41      	subs	r5, #65	; 0x41
 8009a54:	2d19      	cmp	r5, #25
 8009a56:	d800      	bhi.n	8009a5a <__match+0x1e>
 8009a58:	3220      	adds	r2, #32
 8009a5a:	3101      	adds	r1, #1
 8009a5c:	42a2      	cmp	r2, r4
 8009a5e:	d0ef      	beq.n	8009a40 <__match+0x4>
 8009a60:	2000      	movs	r0, #0
 8009a62:	e7f3      	b.n	8009a4c <__match+0x10>

08009a64 <__hexnan>:
 8009a64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a66:	680b      	ldr	r3, [r1, #0]
 8009a68:	b08b      	sub	sp, #44	; 0x2c
 8009a6a:	9201      	str	r2, [sp, #4]
 8009a6c:	9901      	ldr	r1, [sp, #4]
 8009a6e:	115a      	asrs	r2, r3, #5
 8009a70:	0092      	lsls	r2, r2, #2
 8009a72:	188a      	adds	r2, r1, r2
 8009a74:	9202      	str	r2, [sp, #8]
 8009a76:	0019      	movs	r1, r3
 8009a78:	221f      	movs	r2, #31
 8009a7a:	4011      	ands	r1, r2
 8009a7c:	9008      	str	r0, [sp, #32]
 8009a7e:	9106      	str	r1, [sp, #24]
 8009a80:	4213      	tst	r3, r2
 8009a82:	d002      	beq.n	8009a8a <__hexnan+0x26>
 8009a84:	9b02      	ldr	r3, [sp, #8]
 8009a86:	3304      	adds	r3, #4
 8009a88:	9302      	str	r3, [sp, #8]
 8009a8a:	9b02      	ldr	r3, [sp, #8]
 8009a8c:	2500      	movs	r5, #0
 8009a8e:	1f1e      	subs	r6, r3, #4
 8009a90:	0037      	movs	r7, r6
 8009a92:	0034      	movs	r4, r6
 8009a94:	9b08      	ldr	r3, [sp, #32]
 8009a96:	6035      	str	r5, [r6, #0]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	9507      	str	r5, [sp, #28]
 8009a9c:	9305      	str	r3, [sp, #20]
 8009a9e:	9503      	str	r5, [sp, #12]
 8009aa0:	9b05      	ldr	r3, [sp, #20]
 8009aa2:	3301      	adds	r3, #1
 8009aa4:	9309      	str	r3, [sp, #36]	; 0x24
 8009aa6:	9b05      	ldr	r3, [sp, #20]
 8009aa8:	785b      	ldrb	r3, [r3, #1]
 8009aaa:	9304      	str	r3, [sp, #16]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d028      	beq.n	8009b02 <__hexnan+0x9e>
 8009ab0:	9804      	ldr	r0, [sp, #16]
 8009ab2:	f7ff fd5f 	bl	8009574 <__hexdig_fun>
 8009ab6:	2800      	cmp	r0, #0
 8009ab8:	d154      	bne.n	8009b64 <__hexnan+0x100>
 8009aba:	9b04      	ldr	r3, [sp, #16]
 8009abc:	2b20      	cmp	r3, #32
 8009abe:	d819      	bhi.n	8009af4 <__hexnan+0x90>
 8009ac0:	9b03      	ldr	r3, [sp, #12]
 8009ac2:	9a07      	ldr	r2, [sp, #28]
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	dd12      	ble.n	8009aee <__hexnan+0x8a>
 8009ac8:	42bc      	cmp	r4, r7
 8009aca:	d206      	bcs.n	8009ada <__hexnan+0x76>
 8009acc:	2d07      	cmp	r5, #7
 8009ace:	dc04      	bgt.n	8009ada <__hexnan+0x76>
 8009ad0:	002a      	movs	r2, r5
 8009ad2:	0039      	movs	r1, r7
 8009ad4:	0020      	movs	r0, r4
 8009ad6:	f7ff ff9f 	bl	8009a18 <L_shift>
 8009ada:	9b01      	ldr	r3, [sp, #4]
 8009adc:	2508      	movs	r5, #8
 8009ade:	429c      	cmp	r4, r3
 8009ae0:	d905      	bls.n	8009aee <__hexnan+0x8a>
 8009ae2:	1f27      	subs	r7, r4, #4
 8009ae4:	2500      	movs	r5, #0
 8009ae6:	003c      	movs	r4, r7
 8009ae8:	9b03      	ldr	r3, [sp, #12]
 8009aea:	603d      	str	r5, [r7, #0]
 8009aec:	9307      	str	r3, [sp, #28]
 8009aee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009af0:	9305      	str	r3, [sp, #20]
 8009af2:	e7d5      	b.n	8009aa0 <__hexnan+0x3c>
 8009af4:	9b04      	ldr	r3, [sp, #16]
 8009af6:	2b29      	cmp	r3, #41	; 0x29
 8009af8:	d159      	bne.n	8009bae <__hexnan+0x14a>
 8009afa:	9b05      	ldr	r3, [sp, #20]
 8009afc:	9a08      	ldr	r2, [sp, #32]
 8009afe:	3302      	adds	r3, #2
 8009b00:	6013      	str	r3, [r2, #0]
 8009b02:	9b03      	ldr	r3, [sp, #12]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d052      	beq.n	8009bae <__hexnan+0x14a>
 8009b08:	42bc      	cmp	r4, r7
 8009b0a:	d206      	bcs.n	8009b1a <__hexnan+0xb6>
 8009b0c:	2d07      	cmp	r5, #7
 8009b0e:	dc04      	bgt.n	8009b1a <__hexnan+0xb6>
 8009b10:	002a      	movs	r2, r5
 8009b12:	0039      	movs	r1, r7
 8009b14:	0020      	movs	r0, r4
 8009b16:	f7ff ff7f 	bl	8009a18 <L_shift>
 8009b1a:	9b01      	ldr	r3, [sp, #4]
 8009b1c:	429c      	cmp	r4, r3
 8009b1e:	d935      	bls.n	8009b8c <__hexnan+0x128>
 8009b20:	001a      	movs	r2, r3
 8009b22:	0023      	movs	r3, r4
 8009b24:	cb02      	ldmia	r3!, {r1}
 8009b26:	c202      	stmia	r2!, {r1}
 8009b28:	429e      	cmp	r6, r3
 8009b2a:	d2fb      	bcs.n	8009b24 <__hexnan+0xc0>
 8009b2c:	9b02      	ldr	r3, [sp, #8]
 8009b2e:	1c61      	adds	r1, r4, #1
 8009b30:	1eda      	subs	r2, r3, #3
 8009b32:	2304      	movs	r3, #4
 8009b34:	4291      	cmp	r1, r2
 8009b36:	d805      	bhi.n	8009b44 <__hexnan+0xe0>
 8009b38:	9b02      	ldr	r3, [sp, #8]
 8009b3a:	3b04      	subs	r3, #4
 8009b3c:	1b1b      	subs	r3, r3, r4
 8009b3e:	089b      	lsrs	r3, r3, #2
 8009b40:	3301      	adds	r3, #1
 8009b42:	009b      	lsls	r3, r3, #2
 8009b44:	9a01      	ldr	r2, [sp, #4]
 8009b46:	18d3      	adds	r3, r2, r3
 8009b48:	2200      	movs	r2, #0
 8009b4a:	c304      	stmia	r3!, {r2}
 8009b4c:	429e      	cmp	r6, r3
 8009b4e:	d2fc      	bcs.n	8009b4a <__hexnan+0xe6>
 8009b50:	6833      	ldr	r3, [r6, #0]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d104      	bne.n	8009b60 <__hexnan+0xfc>
 8009b56:	9b01      	ldr	r3, [sp, #4]
 8009b58:	429e      	cmp	r6, r3
 8009b5a:	d126      	bne.n	8009baa <__hexnan+0x146>
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	6033      	str	r3, [r6, #0]
 8009b60:	2005      	movs	r0, #5
 8009b62:	e025      	b.n	8009bb0 <__hexnan+0x14c>
 8009b64:	9b03      	ldr	r3, [sp, #12]
 8009b66:	3501      	adds	r5, #1
 8009b68:	3301      	adds	r3, #1
 8009b6a:	9303      	str	r3, [sp, #12]
 8009b6c:	2d08      	cmp	r5, #8
 8009b6e:	dd06      	ble.n	8009b7e <__hexnan+0x11a>
 8009b70:	9b01      	ldr	r3, [sp, #4]
 8009b72:	429c      	cmp	r4, r3
 8009b74:	d9bb      	bls.n	8009aee <__hexnan+0x8a>
 8009b76:	2300      	movs	r3, #0
 8009b78:	2501      	movs	r5, #1
 8009b7a:	3c04      	subs	r4, #4
 8009b7c:	6023      	str	r3, [r4, #0]
 8009b7e:	220f      	movs	r2, #15
 8009b80:	6823      	ldr	r3, [r4, #0]
 8009b82:	4010      	ands	r0, r2
 8009b84:	011b      	lsls	r3, r3, #4
 8009b86:	4318      	orrs	r0, r3
 8009b88:	6020      	str	r0, [r4, #0]
 8009b8a:	e7b0      	b.n	8009aee <__hexnan+0x8a>
 8009b8c:	9b06      	ldr	r3, [sp, #24]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d0de      	beq.n	8009b50 <__hexnan+0xec>
 8009b92:	2120      	movs	r1, #32
 8009b94:	9a06      	ldr	r2, [sp, #24]
 8009b96:	9b02      	ldr	r3, [sp, #8]
 8009b98:	1a89      	subs	r1, r1, r2
 8009b9a:	2201      	movs	r2, #1
 8009b9c:	4252      	negs	r2, r2
 8009b9e:	40ca      	lsrs	r2, r1
 8009ba0:	3b04      	subs	r3, #4
 8009ba2:	6819      	ldr	r1, [r3, #0]
 8009ba4:	400a      	ands	r2, r1
 8009ba6:	601a      	str	r2, [r3, #0]
 8009ba8:	e7d2      	b.n	8009b50 <__hexnan+0xec>
 8009baa:	3e04      	subs	r6, #4
 8009bac:	e7d0      	b.n	8009b50 <__hexnan+0xec>
 8009bae:	2004      	movs	r0, #4
 8009bb0:	b00b      	add	sp, #44	; 0x2c
 8009bb2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009bb4 <_localeconv_r>:
 8009bb4:	4800      	ldr	r0, [pc, #0]	; (8009bb8 <_localeconv_r+0x4>)
 8009bb6:	4770      	bx	lr
 8009bb8:	20000164 	.word	0x20000164

08009bbc <__ascii_mbtowc>:
 8009bbc:	b082      	sub	sp, #8
 8009bbe:	2900      	cmp	r1, #0
 8009bc0:	d100      	bne.n	8009bc4 <__ascii_mbtowc+0x8>
 8009bc2:	a901      	add	r1, sp, #4
 8009bc4:	1e10      	subs	r0, r2, #0
 8009bc6:	d006      	beq.n	8009bd6 <__ascii_mbtowc+0x1a>
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d006      	beq.n	8009bda <__ascii_mbtowc+0x1e>
 8009bcc:	7813      	ldrb	r3, [r2, #0]
 8009bce:	600b      	str	r3, [r1, #0]
 8009bd0:	7810      	ldrb	r0, [r2, #0]
 8009bd2:	1e43      	subs	r3, r0, #1
 8009bd4:	4198      	sbcs	r0, r3
 8009bd6:	b002      	add	sp, #8
 8009bd8:	4770      	bx	lr
 8009bda:	2002      	movs	r0, #2
 8009bdc:	4240      	negs	r0, r0
 8009bde:	e7fa      	b.n	8009bd6 <__ascii_mbtowc+0x1a>

08009be0 <memchr>:
 8009be0:	b2c9      	uxtb	r1, r1
 8009be2:	1882      	adds	r2, r0, r2
 8009be4:	4290      	cmp	r0, r2
 8009be6:	d101      	bne.n	8009bec <memchr+0xc>
 8009be8:	2000      	movs	r0, #0
 8009bea:	4770      	bx	lr
 8009bec:	7803      	ldrb	r3, [r0, #0]
 8009bee:	428b      	cmp	r3, r1
 8009bf0:	d0fb      	beq.n	8009bea <memchr+0xa>
 8009bf2:	3001      	adds	r0, #1
 8009bf4:	e7f6      	b.n	8009be4 <memchr+0x4>
	...

08009bf8 <__malloc_lock>:
 8009bf8:	b510      	push	{r4, lr}
 8009bfa:	4802      	ldr	r0, [pc, #8]	; (8009c04 <__malloc_lock+0xc>)
 8009bfc:	f000 feb9 	bl	800a972 <__retarget_lock_acquire_recursive>
 8009c00:	bd10      	pop	{r4, pc}
 8009c02:	46c0      	nop			; (mov r8, r8)
 8009c04:	2000054c 	.word	0x2000054c

08009c08 <__malloc_unlock>:
 8009c08:	b510      	push	{r4, lr}
 8009c0a:	4802      	ldr	r0, [pc, #8]	; (8009c14 <__malloc_unlock+0xc>)
 8009c0c:	f000 feb2 	bl	800a974 <__retarget_lock_release_recursive>
 8009c10:	bd10      	pop	{r4, pc}
 8009c12:	46c0      	nop			; (mov r8, r8)
 8009c14:	2000054c 	.word	0x2000054c

08009c18 <_Balloc>:
 8009c18:	b570      	push	{r4, r5, r6, lr}
 8009c1a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009c1c:	0006      	movs	r6, r0
 8009c1e:	000c      	movs	r4, r1
 8009c20:	2d00      	cmp	r5, #0
 8009c22:	d10e      	bne.n	8009c42 <_Balloc+0x2a>
 8009c24:	2010      	movs	r0, #16
 8009c26:	f7fc ff2f 	bl	8006a88 <malloc>
 8009c2a:	1e02      	subs	r2, r0, #0
 8009c2c:	6270      	str	r0, [r6, #36]	; 0x24
 8009c2e:	d104      	bne.n	8009c3a <_Balloc+0x22>
 8009c30:	2166      	movs	r1, #102	; 0x66
 8009c32:	4b19      	ldr	r3, [pc, #100]	; (8009c98 <_Balloc+0x80>)
 8009c34:	4819      	ldr	r0, [pc, #100]	; (8009c9c <_Balloc+0x84>)
 8009c36:	f000 fe6d 	bl	800a914 <__assert_func>
 8009c3a:	6045      	str	r5, [r0, #4]
 8009c3c:	6085      	str	r5, [r0, #8]
 8009c3e:	6005      	str	r5, [r0, #0]
 8009c40:	60c5      	str	r5, [r0, #12]
 8009c42:	6a75      	ldr	r5, [r6, #36]	; 0x24
 8009c44:	68eb      	ldr	r3, [r5, #12]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d013      	beq.n	8009c72 <_Balloc+0x5a>
 8009c4a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009c4c:	00a2      	lsls	r2, r4, #2
 8009c4e:	68db      	ldr	r3, [r3, #12]
 8009c50:	189b      	adds	r3, r3, r2
 8009c52:	6818      	ldr	r0, [r3, #0]
 8009c54:	2800      	cmp	r0, #0
 8009c56:	d118      	bne.n	8009c8a <_Balloc+0x72>
 8009c58:	2101      	movs	r1, #1
 8009c5a:	000d      	movs	r5, r1
 8009c5c:	40a5      	lsls	r5, r4
 8009c5e:	1d6a      	adds	r2, r5, #5
 8009c60:	0030      	movs	r0, r6
 8009c62:	0092      	lsls	r2, r2, #2
 8009c64:	f000 fca1 	bl	800a5aa <_calloc_r>
 8009c68:	2800      	cmp	r0, #0
 8009c6a:	d00c      	beq.n	8009c86 <_Balloc+0x6e>
 8009c6c:	6044      	str	r4, [r0, #4]
 8009c6e:	6085      	str	r5, [r0, #8]
 8009c70:	e00d      	b.n	8009c8e <_Balloc+0x76>
 8009c72:	2221      	movs	r2, #33	; 0x21
 8009c74:	2104      	movs	r1, #4
 8009c76:	0030      	movs	r0, r6
 8009c78:	f000 fc97 	bl	800a5aa <_calloc_r>
 8009c7c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009c7e:	60e8      	str	r0, [r5, #12]
 8009c80:	68db      	ldr	r3, [r3, #12]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d1e1      	bne.n	8009c4a <_Balloc+0x32>
 8009c86:	2000      	movs	r0, #0
 8009c88:	bd70      	pop	{r4, r5, r6, pc}
 8009c8a:	6802      	ldr	r2, [r0, #0]
 8009c8c:	601a      	str	r2, [r3, #0]
 8009c8e:	2300      	movs	r3, #0
 8009c90:	6103      	str	r3, [r0, #16]
 8009c92:	60c3      	str	r3, [r0, #12]
 8009c94:	e7f8      	b.n	8009c88 <_Balloc+0x70>
 8009c96:	46c0      	nop			; (mov r8, r8)
 8009c98:	0800b82d 	.word	0x0800b82d
 8009c9c:	0800b92c 	.word	0x0800b92c

08009ca0 <_Bfree>:
 8009ca0:	b570      	push	{r4, r5, r6, lr}
 8009ca2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009ca4:	0005      	movs	r5, r0
 8009ca6:	000c      	movs	r4, r1
 8009ca8:	2e00      	cmp	r6, #0
 8009caa:	d10e      	bne.n	8009cca <_Bfree+0x2a>
 8009cac:	2010      	movs	r0, #16
 8009cae:	f7fc feeb 	bl	8006a88 <malloc>
 8009cb2:	1e02      	subs	r2, r0, #0
 8009cb4:	6268      	str	r0, [r5, #36]	; 0x24
 8009cb6:	d104      	bne.n	8009cc2 <_Bfree+0x22>
 8009cb8:	218a      	movs	r1, #138	; 0x8a
 8009cba:	4b09      	ldr	r3, [pc, #36]	; (8009ce0 <_Bfree+0x40>)
 8009cbc:	4809      	ldr	r0, [pc, #36]	; (8009ce4 <_Bfree+0x44>)
 8009cbe:	f000 fe29 	bl	800a914 <__assert_func>
 8009cc2:	6046      	str	r6, [r0, #4]
 8009cc4:	6086      	str	r6, [r0, #8]
 8009cc6:	6006      	str	r6, [r0, #0]
 8009cc8:	60c6      	str	r6, [r0, #12]
 8009cca:	2c00      	cmp	r4, #0
 8009ccc:	d007      	beq.n	8009cde <_Bfree+0x3e>
 8009cce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009cd0:	6862      	ldr	r2, [r4, #4]
 8009cd2:	68db      	ldr	r3, [r3, #12]
 8009cd4:	0092      	lsls	r2, r2, #2
 8009cd6:	189b      	adds	r3, r3, r2
 8009cd8:	681a      	ldr	r2, [r3, #0]
 8009cda:	6022      	str	r2, [r4, #0]
 8009cdc:	601c      	str	r4, [r3, #0]
 8009cde:	bd70      	pop	{r4, r5, r6, pc}
 8009ce0:	0800b82d 	.word	0x0800b82d
 8009ce4:	0800b92c 	.word	0x0800b92c

08009ce8 <__multadd>:
 8009ce8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009cea:	000e      	movs	r6, r1
 8009cec:	9001      	str	r0, [sp, #4]
 8009cee:	000c      	movs	r4, r1
 8009cf0:	001d      	movs	r5, r3
 8009cf2:	2000      	movs	r0, #0
 8009cf4:	690f      	ldr	r7, [r1, #16]
 8009cf6:	3614      	adds	r6, #20
 8009cf8:	6833      	ldr	r3, [r6, #0]
 8009cfa:	3001      	adds	r0, #1
 8009cfc:	b299      	uxth	r1, r3
 8009cfe:	4351      	muls	r1, r2
 8009d00:	0c1b      	lsrs	r3, r3, #16
 8009d02:	4353      	muls	r3, r2
 8009d04:	1949      	adds	r1, r1, r5
 8009d06:	0c0d      	lsrs	r5, r1, #16
 8009d08:	195b      	adds	r3, r3, r5
 8009d0a:	0c1d      	lsrs	r5, r3, #16
 8009d0c:	b289      	uxth	r1, r1
 8009d0e:	041b      	lsls	r3, r3, #16
 8009d10:	185b      	adds	r3, r3, r1
 8009d12:	c608      	stmia	r6!, {r3}
 8009d14:	4287      	cmp	r7, r0
 8009d16:	dcef      	bgt.n	8009cf8 <__multadd+0x10>
 8009d18:	2d00      	cmp	r5, #0
 8009d1a:	d022      	beq.n	8009d62 <__multadd+0x7a>
 8009d1c:	68a3      	ldr	r3, [r4, #8]
 8009d1e:	42bb      	cmp	r3, r7
 8009d20:	dc19      	bgt.n	8009d56 <__multadd+0x6e>
 8009d22:	6863      	ldr	r3, [r4, #4]
 8009d24:	9801      	ldr	r0, [sp, #4]
 8009d26:	1c59      	adds	r1, r3, #1
 8009d28:	f7ff ff76 	bl	8009c18 <_Balloc>
 8009d2c:	1e06      	subs	r6, r0, #0
 8009d2e:	d105      	bne.n	8009d3c <__multadd+0x54>
 8009d30:	0002      	movs	r2, r0
 8009d32:	21b5      	movs	r1, #181	; 0xb5
 8009d34:	4b0c      	ldr	r3, [pc, #48]	; (8009d68 <__multadd+0x80>)
 8009d36:	480d      	ldr	r0, [pc, #52]	; (8009d6c <__multadd+0x84>)
 8009d38:	f000 fdec 	bl	800a914 <__assert_func>
 8009d3c:	0021      	movs	r1, r4
 8009d3e:	6923      	ldr	r3, [r4, #16]
 8009d40:	310c      	adds	r1, #12
 8009d42:	1c9a      	adds	r2, r3, #2
 8009d44:	0092      	lsls	r2, r2, #2
 8009d46:	300c      	adds	r0, #12
 8009d48:	f7fc fea8 	bl	8006a9c <memcpy>
 8009d4c:	0021      	movs	r1, r4
 8009d4e:	9801      	ldr	r0, [sp, #4]
 8009d50:	f7ff ffa6 	bl	8009ca0 <_Bfree>
 8009d54:	0034      	movs	r4, r6
 8009d56:	1d3b      	adds	r3, r7, #4
 8009d58:	009b      	lsls	r3, r3, #2
 8009d5a:	18e3      	adds	r3, r4, r3
 8009d5c:	605d      	str	r5, [r3, #4]
 8009d5e:	1c7b      	adds	r3, r7, #1
 8009d60:	6123      	str	r3, [r4, #16]
 8009d62:	0020      	movs	r0, r4
 8009d64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009d66:	46c0      	nop			; (mov r8, r8)
 8009d68:	0800b89f 	.word	0x0800b89f
 8009d6c:	0800b92c 	.word	0x0800b92c

08009d70 <__s2b>:
 8009d70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d72:	0006      	movs	r6, r0
 8009d74:	0018      	movs	r0, r3
 8009d76:	000c      	movs	r4, r1
 8009d78:	3008      	adds	r0, #8
 8009d7a:	2109      	movs	r1, #9
 8009d7c:	9301      	str	r3, [sp, #4]
 8009d7e:	0015      	movs	r5, r2
 8009d80:	f7f6 fa66 	bl	8000250 <__divsi3>
 8009d84:	2301      	movs	r3, #1
 8009d86:	2100      	movs	r1, #0
 8009d88:	4283      	cmp	r3, r0
 8009d8a:	db0a      	blt.n	8009da2 <__s2b+0x32>
 8009d8c:	0030      	movs	r0, r6
 8009d8e:	f7ff ff43 	bl	8009c18 <_Balloc>
 8009d92:	1e01      	subs	r1, r0, #0
 8009d94:	d108      	bne.n	8009da8 <__s2b+0x38>
 8009d96:	0002      	movs	r2, r0
 8009d98:	4b19      	ldr	r3, [pc, #100]	; (8009e00 <__s2b+0x90>)
 8009d9a:	481a      	ldr	r0, [pc, #104]	; (8009e04 <__s2b+0x94>)
 8009d9c:	31ce      	adds	r1, #206	; 0xce
 8009d9e:	f000 fdb9 	bl	800a914 <__assert_func>
 8009da2:	005b      	lsls	r3, r3, #1
 8009da4:	3101      	adds	r1, #1
 8009da6:	e7ef      	b.n	8009d88 <__s2b+0x18>
 8009da8:	9b08      	ldr	r3, [sp, #32]
 8009daa:	6143      	str	r3, [r0, #20]
 8009dac:	2301      	movs	r3, #1
 8009dae:	6103      	str	r3, [r0, #16]
 8009db0:	2d09      	cmp	r5, #9
 8009db2:	dd18      	ble.n	8009de6 <__s2b+0x76>
 8009db4:	0023      	movs	r3, r4
 8009db6:	3309      	adds	r3, #9
 8009db8:	001f      	movs	r7, r3
 8009dba:	9300      	str	r3, [sp, #0]
 8009dbc:	1964      	adds	r4, r4, r5
 8009dbe:	783b      	ldrb	r3, [r7, #0]
 8009dc0:	220a      	movs	r2, #10
 8009dc2:	0030      	movs	r0, r6
 8009dc4:	3b30      	subs	r3, #48	; 0x30
 8009dc6:	f7ff ff8f 	bl	8009ce8 <__multadd>
 8009dca:	3701      	adds	r7, #1
 8009dcc:	0001      	movs	r1, r0
 8009dce:	42a7      	cmp	r7, r4
 8009dd0:	d1f5      	bne.n	8009dbe <__s2b+0x4e>
 8009dd2:	002c      	movs	r4, r5
 8009dd4:	9b00      	ldr	r3, [sp, #0]
 8009dd6:	3c08      	subs	r4, #8
 8009dd8:	191c      	adds	r4, r3, r4
 8009dda:	002f      	movs	r7, r5
 8009ddc:	9b01      	ldr	r3, [sp, #4]
 8009dde:	429f      	cmp	r7, r3
 8009de0:	db04      	blt.n	8009dec <__s2b+0x7c>
 8009de2:	0008      	movs	r0, r1
 8009de4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009de6:	2509      	movs	r5, #9
 8009de8:	340a      	adds	r4, #10
 8009dea:	e7f6      	b.n	8009dda <__s2b+0x6a>
 8009dec:	1b63      	subs	r3, r4, r5
 8009dee:	5ddb      	ldrb	r3, [r3, r7]
 8009df0:	220a      	movs	r2, #10
 8009df2:	0030      	movs	r0, r6
 8009df4:	3b30      	subs	r3, #48	; 0x30
 8009df6:	f7ff ff77 	bl	8009ce8 <__multadd>
 8009dfa:	3701      	adds	r7, #1
 8009dfc:	0001      	movs	r1, r0
 8009dfe:	e7ed      	b.n	8009ddc <__s2b+0x6c>
 8009e00:	0800b89f 	.word	0x0800b89f
 8009e04:	0800b92c 	.word	0x0800b92c

08009e08 <__hi0bits>:
 8009e08:	0003      	movs	r3, r0
 8009e0a:	0c02      	lsrs	r2, r0, #16
 8009e0c:	2000      	movs	r0, #0
 8009e0e:	4282      	cmp	r2, r0
 8009e10:	d101      	bne.n	8009e16 <__hi0bits+0xe>
 8009e12:	041b      	lsls	r3, r3, #16
 8009e14:	3010      	adds	r0, #16
 8009e16:	0e1a      	lsrs	r2, r3, #24
 8009e18:	d101      	bne.n	8009e1e <__hi0bits+0x16>
 8009e1a:	3008      	adds	r0, #8
 8009e1c:	021b      	lsls	r3, r3, #8
 8009e1e:	0f1a      	lsrs	r2, r3, #28
 8009e20:	d101      	bne.n	8009e26 <__hi0bits+0x1e>
 8009e22:	3004      	adds	r0, #4
 8009e24:	011b      	lsls	r3, r3, #4
 8009e26:	0f9a      	lsrs	r2, r3, #30
 8009e28:	d101      	bne.n	8009e2e <__hi0bits+0x26>
 8009e2a:	3002      	adds	r0, #2
 8009e2c:	009b      	lsls	r3, r3, #2
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	db03      	blt.n	8009e3a <__hi0bits+0x32>
 8009e32:	3001      	adds	r0, #1
 8009e34:	005b      	lsls	r3, r3, #1
 8009e36:	d400      	bmi.n	8009e3a <__hi0bits+0x32>
 8009e38:	2020      	movs	r0, #32
 8009e3a:	4770      	bx	lr

08009e3c <__lo0bits>:
 8009e3c:	6803      	ldr	r3, [r0, #0]
 8009e3e:	0002      	movs	r2, r0
 8009e40:	2107      	movs	r1, #7
 8009e42:	0018      	movs	r0, r3
 8009e44:	4008      	ands	r0, r1
 8009e46:	420b      	tst	r3, r1
 8009e48:	d00d      	beq.n	8009e66 <__lo0bits+0x2a>
 8009e4a:	3906      	subs	r1, #6
 8009e4c:	2000      	movs	r0, #0
 8009e4e:	420b      	tst	r3, r1
 8009e50:	d105      	bne.n	8009e5e <__lo0bits+0x22>
 8009e52:	3002      	adds	r0, #2
 8009e54:	4203      	tst	r3, r0
 8009e56:	d003      	beq.n	8009e60 <__lo0bits+0x24>
 8009e58:	40cb      	lsrs	r3, r1
 8009e5a:	0008      	movs	r0, r1
 8009e5c:	6013      	str	r3, [r2, #0]
 8009e5e:	4770      	bx	lr
 8009e60:	089b      	lsrs	r3, r3, #2
 8009e62:	6013      	str	r3, [r2, #0]
 8009e64:	e7fb      	b.n	8009e5e <__lo0bits+0x22>
 8009e66:	b299      	uxth	r1, r3
 8009e68:	2900      	cmp	r1, #0
 8009e6a:	d101      	bne.n	8009e70 <__lo0bits+0x34>
 8009e6c:	2010      	movs	r0, #16
 8009e6e:	0c1b      	lsrs	r3, r3, #16
 8009e70:	b2d9      	uxtb	r1, r3
 8009e72:	2900      	cmp	r1, #0
 8009e74:	d101      	bne.n	8009e7a <__lo0bits+0x3e>
 8009e76:	3008      	adds	r0, #8
 8009e78:	0a1b      	lsrs	r3, r3, #8
 8009e7a:	0719      	lsls	r1, r3, #28
 8009e7c:	d101      	bne.n	8009e82 <__lo0bits+0x46>
 8009e7e:	3004      	adds	r0, #4
 8009e80:	091b      	lsrs	r3, r3, #4
 8009e82:	0799      	lsls	r1, r3, #30
 8009e84:	d101      	bne.n	8009e8a <__lo0bits+0x4e>
 8009e86:	3002      	adds	r0, #2
 8009e88:	089b      	lsrs	r3, r3, #2
 8009e8a:	07d9      	lsls	r1, r3, #31
 8009e8c:	d4e9      	bmi.n	8009e62 <__lo0bits+0x26>
 8009e8e:	3001      	adds	r0, #1
 8009e90:	085b      	lsrs	r3, r3, #1
 8009e92:	d1e6      	bne.n	8009e62 <__lo0bits+0x26>
 8009e94:	2020      	movs	r0, #32
 8009e96:	e7e2      	b.n	8009e5e <__lo0bits+0x22>

08009e98 <__i2b>:
 8009e98:	b510      	push	{r4, lr}
 8009e9a:	000c      	movs	r4, r1
 8009e9c:	2101      	movs	r1, #1
 8009e9e:	f7ff febb 	bl	8009c18 <_Balloc>
 8009ea2:	2800      	cmp	r0, #0
 8009ea4:	d106      	bne.n	8009eb4 <__i2b+0x1c>
 8009ea6:	21a0      	movs	r1, #160	; 0xa0
 8009ea8:	0002      	movs	r2, r0
 8009eaa:	4b04      	ldr	r3, [pc, #16]	; (8009ebc <__i2b+0x24>)
 8009eac:	4804      	ldr	r0, [pc, #16]	; (8009ec0 <__i2b+0x28>)
 8009eae:	0049      	lsls	r1, r1, #1
 8009eb0:	f000 fd30 	bl	800a914 <__assert_func>
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	6144      	str	r4, [r0, #20]
 8009eb8:	6103      	str	r3, [r0, #16]
 8009eba:	bd10      	pop	{r4, pc}
 8009ebc:	0800b89f 	.word	0x0800b89f
 8009ec0:	0800b92c 	.word	0x0800b92c

08009ec4 <__multiply>:
 8009ec4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ec6:	690b      	ldr	r3, [r1, #16]
 8009ec8:	0014      	movs	r4, r2
 8009eca:	6912      	ldr	r2, [r2, #16]
 8009ecc:	000d      	movs	r5, r1
 8009ece:	b089      	sub	sp, #36	; 0x24
 8009ed0:	4293      	cmp	r3, r2
 8009ed2:	da01      	bge.n	8009ed8 <__multiply+0x14>
 8009ed4:	0025      	movs	r5, r4
 8009ed6:	000c      	movs	r4, r1
 8009ed8:	692f      	ldr	r7, [r5, #16]
 8009eda:	6926      	ldr	r6, [r4, #16]
 8009edc:	6869      	ldr	r1, [r5, #4]
 8009ede:	19bb      	adds	r3, r7, r6
 8009ee0:	9302      	str	r3, [sp, #8]
 8009ee2:	68ab      	ldr	r3, [r5, #8]
 8009ee4:	19ba      	adds	r2, r7, r6
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	da00      	bge.n	8009eec <__multiply+0x28>
 8009eea:	3101      	adds	r1, #1
 8009eec:	f7ff fe94 	bl	8009c18 <_Balloc>
 8009ef0:	9001      	str	r0, [sp, #4]
 8009ef2:	2800      	cmp	r0, #0
 8009ef4:	d106      	bne.n	8009f04 <__multiply+0x40>
 8009ef6:	215e      	movs	r1, #94	; 0x5e
 8009ef8:	0002      	movs	r2, r0
 8009efa:	4b48      	ldr	r3, [pc, #288]	; (800a01c <__multiply+0x158>)
 8009efc:	4848      	ldr	r0, [pc, #288]	; (800a020 <__multiply+0x15c>)
 8009efe:	31ff      	adds	r1, #255	; 0xff
 8009f00:	f000 fd08 	bl	800a914 <__assert_func>
 8009f04:	9b01      	ldr	r3, [sp, #4]
 8009f06:	2200      	movs	r2, #0
 8009f08:	3314      	adds	r3, #20
 8009f0a:	469c      	mov	ip, r3
 8009f0c:	19bb      	adds	r3, r7, r6
 8009f0e:	009b      	lsls	r3, r3, #2
 8009f10:	4463      	add	r3, ip
 8009f12:	9303      	str	r3, [sp, #12]
 8009f14:	4663      	mov	r3, ip
 8009f16:	9903      	ldr	r1, [sp, #12]
 8009f18:	428b      	cmp	r3, r1
 8009f1a:	d32c      	bcc.n	8009f76 <__multiply+0xb2>
 8009f1c:	002b      	movs	r3, r5
 8009f1e:	0022      	movs	r2, r4
 8009f20:	3314      	adds	r3, #20
 8009f22:	00bf      	lsls	r7, r7, #2
 8009f24:	3214      	adds	r2, #20
 8009f26:	9306      	str	r3, [sp, #24]
 8009f28:	00b6      	lsls	r6, r6, #2
 8009f2a:	19db      	adds	r3, r3, r7
 8009f2c:	9304      	str	r3, [sp, #16]
 8009f2e:	1993      	adds	r3, r2, r6
 8009f30:	9307      	str	r3, [sp, #28]
 8009f32:	2304      	movs	r3, #4
 8009f34:	9305      	str	r3, [sp, #20]
 8009f36:	002b      	movs	r3, r5
 8009f38:	9904      	ldr	r1, [sp, #16]
 8009f3a:	3315      	adds	r3, #21
 8009f3c:	9200      	str	r2, [sp, #0]
 8009f3e:	4299      	cmp	r1, r3
 8009f40:	d305      	bcc.n	8009f4e <__multiply+0x8a>
 8009f42:	1b4b      	subs	r3, r1, r5
 8009f44:	3b15      	subs	r3, #21
 8009f46:	089b      	lsrs	r3, r3, #2
 8009f48:	3301      	adds	r3, #1
 8009f4a:	009b      	lsls	r3, r3, #2
 8009f4c:	9305      	str	r3, [sp, #20]
 8009f4e:	9b07      	ldr	r3, [sp, #28]
 8009f50:	9a00      	ldr	r2, [sp, #0]
 8009f52:	429a      	cmp	r2, r3
 8009f54:	d311      	bcc.n	8009f7a <__multiply+0xb6>
 8009f56:	9b02      	ldr	r3, [sp, #8]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	dd06      	ble.n	8009f6a <__multiply+0xa6>
 8009f5c:	9b03      	ldr	r3, [sp, #12]
 8009f5e:	3b04      	subs	r3, #4
 8009f60:	9303      	str	r3, [sp, #12]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	9300      	str	r3, [sp, #0]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d053      	beq.n	800a012 <__multiply+0x14e>
 8009f6a:	9b01      	ldr	r3, [sp, #4]
 8009f6c:	9a02      	ldr	r2, [sp, #8]
 8009f6e:	0018      	movs	r0, r3
 8009f70:	611a      	str	r2, [r3, #16]
 8009f72:	b009      	add	sp, #36	; 0x24
 8009f74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f76:	c304      	stmia	r3!, {r2}
 8009f78:	e7cd      	b.n	8009f16 <__multiply+0x52>
 8009f7a:	9b00      	ldr	r3, [sp, #0]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	b298      	uxth	r0, r3
 8009f80:	2800      	cmp	r0, #0
 8009f82:	d01b      	beq.n	8009fbc <__multiply+0xf8>
 8009f84:	4667      	mov	r7, ip
 8009f86:	2400      	movs	r4, #0
 8009f88:	9e06      	ldr	r6, [sp, #24]
 8009f8a:	ce02      	ldmia	r6!, {r1}
 8009f8c:	683a      	ldr	r2, [r7, #0]
 8009f8e:	b28b      	uxth	r3, r1
 8009f90:	4343      	muls	r3, r0
 8009f92:	b292      	uxth	r2, r2
 8009f94:	189b      	adds	r3, r3, r2
 8009f96:	191b      	adds	r3, r3, r4
 8009f98:	0c0c      	lsrs	r4, r1, #16
 8009f9a:	4344      	muls	r4, r0
 8009f9c:	683a      	ldr	r2, [r7, #0]
 8009f9e:	0c11      	lsrs	r1, r2, #16
 8009fa0:	1861      	adds	r1, r4, r1
 8009fa2:	0c1c      	lsrs	r4, r3, #16
 8009fa4:	1909      	adds	r1, r1, r4
 8009fa6:	0c0c      	lsrs	r4, r1, #16
 8009fa8:	b29b      	uxth	r3, r3
 8009faa:	0409      	lsls	r1, r1, #16
 8009fac:	430b      	orrs	r3, r1
 8009fae:	c708      	stmia	r7!, {r3}
 8009fb0:	9b04      	ldr	r3, [sp, #16]
 8009fb2:	42b3      	cmp	r3, r6
 8009fb4:	d8e9      	bhi.n	8009f8a <__multiply+0xc6>
 8009fb6:	4663      	mov	r3, ip
 8009fb8:	9a05      	ldr	r2, [sp, #20]
 8009fba:	509c      	str	r4, [r3, r2]
 8009fbc:	9b00      	ldr	r3, [sp, #0]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	0c1e      	lsrs	r6, r3, #16
 8009fc2:	d020      	beq.n	800a006 <__multiply+0x142>
 8009fc4:	4663      	mov	r3, ip
 8009fc6:	002c      	movs	r4, r5
 8009fc8:	4660      	mov	r0, ip
 8009fca:	2700      	movs	r7, #0
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	3414      	adds	r4, #20
 8009fd0:	6822      	ldr	r2, [r4, #0]
 8009fd2:	b29b      	uxth	r3, r3
 8009fd4:	b291      	uxth	r1, r2
 8009fd6:	4371      	muls	r1, r6
 8009fd8:	6802      	ldr	r2, [r0, #0]
 8009fda:	0c12      	lsrs	r2, r2, #16
 8009fdc:	1889      	adds	r1, r1, r2
 8009fde:	19cf      	adds	r7, r1, r7
 8009fe0:	0439      	lsls	r1, r7, #16
 8009fe2:	430b      	orrs	r3, r1
 8009fe4:	6003      	str	r3, [r0, #0]
 8009fe6:	cc02      	ldmia	r4!, {r1}
 8009fe8:	6843      	ldr	r3, [r0, #4]
 8009fea:	0c09      	lsrs	r1, r1, #16
 8009fec:	4371      	muls	r1, r6
 8009fee:	b29b      	uxth	r3, r3
 8009ff0:	0c3f      	lsrs	r7, r7, #16
 8009ff2:	18cb      	adds	r3, r1, r3
 8009ff4:	9a04      	ldr	r2, [sp, #16]
 8009ff6:	19db      	adds	r3, r3, r7
 8009ff8:	0c1f      	lsrs	r7, r3, #16
 8009ffa:	3004      	adds	r0, #4
 8009ffc:	42a2      	cmp	r2, r4
 8009ffe:	d8e7      	bhi.n	8009fd0 <__multiply+0x10c>
 800a000:	4662      	mov	r2, ip
 800a002:	9905      	ldr	r1, [sp, #20]
 800a004:	5053      	str	r3, [r2, r1]
 800a006:	9b00      	ldr	r3, [sp, #0]
 800a008:	3304      	adds	r3, #4
 800a00a:	9300      	str	r3, [sp, #0]
 800a00c:	2304      	movs	r3, #4
 800a00e:	449c      	add	ip, r3
 800a010:	e79d      	b.n	8009f4e <__multiply+0x8a>
 800a012:	9b02      	ldr	r3, [sp, #8]
 800a014:	3b01      	subs	r3, #1
 800a016:	9302      	str	r3, [sp, #8]
 800a018:	e79d      	b.n	8009f56 <__multiply+0x92>
 800a01a:	46c0      	nop			; (mov r8, r8)
 800a01c:	0800b89f 	.word	0x0800b89f
 800a020:	0800b92c 	.word	0x0800b92c

0800a024 <__pow5mult>:
 800a024:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a026:	2303      	movs	r3, #3
 800a028:	0015      	movs	r5, r2
 800a02a:	0007      	movs	r7, r0
 800a02c:	000e      	movs	r6, r1
 800a02e:	401a      	ands	r2, r3
 800a030:	421d      	tst	r5, r3
 800a032:	d008      	beq.n	800a046 <__pow5mult+0x22>
 800a034:	4925      	ldr	r1, [pc, #148]	; (800a0cc <__pow5mult+0xa8>)
 800a036:	3a01      	subs	r2, #1
 800a038:	0092      	lsls	r2, r2, #2
 800a03a:	5852      	ldr	r2, [r2, r1]
 800a03c:	2300      	movs	r3, #0
 800a03e:	0031      	movs	r1, r6
 800a040:	f7ff fe52 	bl	8009ce8 <__multadd>
 800a044:	0006      	movs	r6, r0
 800a046:	10ad      	asrs	r5, r5, #2
 800a048:	d03d      	beq.n	800a0c6 <__pow5mult+0xa2>
 800a04a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800a04c:	2c00      	cmp	r4, #0
 800a04e:	d10f      	bne.n	800a070 <__pow5mult+0x4c>
 800a050:	2010      	movs	r0, #16
 800a052:	f7fc fd19 	bl	8006a88 <malloc>
 800a056:	1e02      	subs	r2, r0, #0
 800a058:	6278      	str	r0, [r7, #36]	; 0x24
 800a05a:	d105      	bne.n	800a068 <__pow5mult+0x44>
 800a05c:	21d7      	movs	r1, #215	; 0xd7
 800a05e:	4b1c      	ldr	r3, [pc, #112]	; (800a0d0 <__pow5mult+0xac>)
 800a060:	481c      	ldr	r0, [pc, #112]	; (800a0d4 <__pow5mult+0xb0>)
 800a062:	0049      	lsls	r1, r1, #1
 800a064:	f000 fc56 	bl	800a914 <__assert_func>
 800a068:	6044      	str	r4, [r0, #4]
 800a06a:	6084      	str	r4, [r0, #8]
 800a06c:	6004      	str	r4, [r0, #0]
 800a06e:	60c4      	str	r4, [r0, #12]
 800a070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a072:	689c      	ldr	r4, [r3, #8]
 800a074:	9301      	str	r3, [sp, #4]
 800a076:	2c00      	cmp	r4, #0
 800a078:	d108      	bne.n	800a08c <__pow5mult+0x68>
 800a07a:	0038      	movs	r0, r7
 800a07c:	4916      	ldr	r1, [pc, #88]	; (800a0d8 <__pow5mult+0xb4>)
 800a07e:	f7ff ff0b 	bl	8009e98 <__i2b>
 800a082:	9b01      	ldr	r3, [sp, #4]
 800a084:	0004      	movs	r4, r0
 800a086:	6098      	str	r0, [r3, #8]
 800a088:	2300      	movs	r3, #0
 800a08a:	6003      	str	r3, [r0, #0]
 800a08c:	2301      	movs	r3, #1
 800a08e:	421d      	tst	r5, r3
 800a090:	d00a      	beq.n	800a0a8 <__pow5mult+0x84>
 800a092:	0031      	movs	r1, r6
 800a094:	0022      	movs	r2, r4
 800a096:	0038      	movs	r0, r7
 800a098:	f7ff ff14 	bl	8009ec4 <__multiply>
 800a09c:	0031      	movs	r1, r6
 800a09e:	9001      	str	r0, [sp, #4]
 800a0a0:	0038      	movs	r0, r7
 800a0a2:	f7ff fdfd 	bl	8009ca0 <_Bfree>
 800a0a6:	9e01      	ldr	r6, [sp, #4]
 800a0a8:	106d      	asrs	r5, r5, #1
 800a0aa:	d00c      	beq.n	800a0c6 <__pow5mult+0xa2>
 800a0ac:	6820      	ldr	r0, [r4, #0]
 800a0ae:	2800      	cmp	r0, #0
 800a0b0:	d107      	bne.n	800a0c2 <__pow5mult+0x9e>
 800a0b2:	0022      	movs	r2, r4
 800a0b4:	0021      	movs	r1, r4
 800a0b6:	0038      	movs	r0, r7
 800a0b8:	f7ff ff04 	bl	8009ec4 <__multiply>
 800a0bc:	2300      	movs	r3, #0
 800a0be:	6020      	str	r0, [r4, #0]
 800a0c0:	6003      	str	r3, [r0, #0]
 800a0c2:	0004      	movs	r4, r0
 800a0c4:	e7e2      	b.n	800a08c <__pow5mult+0x68>
 800a0c6:	0030      	movs	r0, r6
 800a0c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a0ca:	46c0      	nop			; (mov r8, r8)
 800a0cc:	0800ba78 	.word	0x0800ba78
 800a0d0:	0800b82d 	.word	0x0800b82d
 800a0d4:	0800b92c 	.word	0x0800b92c
 800a0d8:	00000271 	.word	0x00000271

0800a0dc <__lshift>:
 800a0dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0de:	000c      	movs	r4, r1
 800a0e0:	0017      	movs	r7, r2
 800a0e2:	6923      	ldr	r3, [r4, #16]
 800a0e4:	1155      	asrs	r5, r2, #5
 800a0e6:	b087      	sub	sp, #28
 800a0e8:	18eb      	adds	r3, r5, r3
 800a0ea:	9302      	str	r3, [sp, #8]
 800a0ec:	3301      	adds	r3, #1
 800a0ee:	9301      	str	r3, [sp, #4]
 800a0f0:	6849      	ldr	r1, [r1, #4]
 800a0f2:	68a3      	ldr	r3, [r4, #8]
 800a0f4:	9004      	str	r0, [sp, #16]
 800a0f6:	9a01      	ldr	r2, [sp, #4]
 800a0f8:	4293      	cmp	r3, r2
 800a0fa:	db10      	blt.n	800a11e <__lshift+0x42>
 800a0fc:	9804      	ldr	r0, [sp, #16]
 800a0fe:	f7ff fd8b 	bl	8009c18 <_Balloc>
 800a102:	2300      	movs	r3, #0
 800a104:	0002      	movs	r2, r0
 800a106:	0006      	movs	r6, r0
 800a108:	0019      	movs	r1, r3
 800a10a:	3214      	adds	r2, #20
 800a10c:	4298      	cmp	r0, r3
 800a10e:	d10c      	bne.n	800a12a <__lshift+0x4e>
 800a110:	21da      	movs	r1, #218	; 0xda
 800a112:	0002      	movs	r2, r0
 800a114:	4b26      	ldr	r3, [pc, #152]	; (800a1b0 <__lshift+0xd4>)
 800a116:	4827      	ldr	r0, [pc, #156]	; (800a1b4 <__lshift+0xd8>)
 800a118:	31ff      	adds	r1, #255	; 0xff
 800a11a:	f000 fbfb 	bl	800a914 <__assert_func>
 800a11e:	3101      	adds	r1, #1
 800a120:	005b      	lsls	r3, r3, #1
 800a122:	e7e8      	b.n	800a0f6 <__lshift+0x1a>
 800a124:	0098      	lsls	r0, r3, #2
 800a126:	5011      	str	r1, [r2, r0]
 800a128:	3301      	adds	r3, #1
 800a12a:	42ab      	cmp	r3, r5
 800a12c:	dbfa      	blt.n	800a124 <__lshift+0x48>
 800a12e:	43eb      	mvns	r3, r5
 800a130:	17db      	asrs	r3, r3, #31
 800a132:	401d      	ands	r5, r3
 800a134:	211f      	movs	r1, #31
 800a136:	0023      	movs	r3, r4
 800a138:	0038      	movs	r0, r7
 800a13a:	00ad      	lsls	r5, r5, #2
 800a13c:	1955      	adds	r5, r2, r5
 800a13e:	6922      	ldr	r2, [r4, #16]
 800a140:	3314      	adds	r3, #20
 800a142:	0092      	lsls	r2, r2, #2
 800a144:	4008      	ands	r0, r1
 800a146:	4684      	mov	ip, r0
 800a148:	189a      	adds	r2, r3, r2
 800a14a:	420f      	tst	r7, r1
 800a14c:	d02a      	beq.n	800a1a4 <__lshift+0xc8>
 800a14e:	3101      	adds	r1, #1
 800a150:	1a09      	subs	r1, r1, r0
 800a152:	9105      	str	r1, [sp, #20]
 800a154:	2100      	movs	r1, #0
 800a156:	9503      	str	r5, [sp, #12]
 800a158:	4667      	mov	r7, ip
 800a15a:	6818      	ldr	r0, [r3, #0]
 800a15c:	40b8      	lsls	r0, r7
 800a15e:	4301      	orrs	r1, r0
 800a160:	9803      	ldr	r0, [sp, #12]
 800a162:	c002      	stmia	r0!, {r1}
 800a164:	cb02      	ldmia	r3!, {r1}
 800a166:	9003      	str	r0, [sp, #12]
 800a168:	9805      	ldr	r0, [sp, #20]
 800a16a:	40c1      	lsrs	r1, r0
 800a16c:	429a      	cmp	r2, r3
 800a16e:	d8f3      	bhi.n	800a158 <__lshift+0x7c>
 800a170:	0020      	movs	r0, r4
 800a172:	3015      	adds	r0, #21
 800a174:	2304      	movs	r3, #4
 800a176:	4282      	cmp	r2, r0
 800a178:	d304      	bcc.n	800a184 <__lshift+0xa8>
 800a17a:	1b13      	subs	r3, r2, r4
 800a17c:	3b15      	subs	r3, #21
 800a17e:	089b      	lsrs	r3, r3, #2
 800a180:	3301      	adds	r3, #1
 800a182:	009b      	lsls	r3, r3, #2
 800a184:	50e9      	str	r1, [r5, r3]
 800a186:	2900      	cmp	r1, #0
 800a188:	d002      	beq.n	800a190 <__lshift+0xb4>
 800a18a:	9b02      	ldr	r3, [sp, #8]
 800a18c:	3302      	adds	r3, #2
 800a18e:	9301      	str	r3, [sp, #4]
 800a190:	9b01      	ldr	r3, [sp, #4]
 800a192:	9804      	ldr	r0, [sp, #16]
 800a194:	3b01      	subs	r3, #1
 800a196:	0021      	movs	r1, r4
 800a198:	6133      	str	r3, [r6, #16]
 800a19a:	f7ff fd81 	bl	8009ca0 <_Bfree>
 800a19e:	0030      	movs	r0, r6
 800a1a0:	b007      	add	sp, #28
 800a1a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1a4:	cb02      	ldmia	r3!, {r1}
 800a1a6:	c502      	stmia	r5!, {r1}
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d8fb      	bhi.n	800a1a4 <__lshift+0xc8>
 800a1ac:	e7f0      	b.n	800a190 <__lshift+0xb4>
 800a1ae:	46c0      	nop			; (mov r8, r8)
 800a1b0:	0800b89f 	.word	0x0800b89f
 800a1b4:	0800b92c 	.word	0x0800b92c

0800a1b8 <__mcmp>:
 800a1b8:	6902      	ldr	r2, [r0, #16]
 800a1ba:	690b      	ldr	r3, [r1, #16]
 800a1bc:	b530      	push	{r4, r5, lr}
 800a1be:	0004      	movs	r4, r0
 800a1c0:	1ad0      	subs	r0, r2, r3
 800a1c2:	429a      	cmp	r2, r3
 800a1c4:	d10d      	bne.n	800a1e2 <__mcmp+0x2a>
 800a1c6:	009b      	lsls	r3, r3, #2
 800a1c8:	3414      	adds	r4, #20
 800a1ca:	3114      	adds	r1, #20
 800a1cc:	18e2      	adds	r2, r4, r3
 800a1ce:	18c9      	adds	r1, r1, r3
 800a1d0:	3a04      	subs	r2, #4
 800a1d2:	3904      	subs	r1, #4
 800a1d4:	6815      	ldr	r5, [r2, #0]
 800a1d6:	680b      	ldr	r3, [r1, #0]
 800a1d8:	429d      	cmp	r5, r3
 800a1da:	d003      	beq.n	800a1e4 <__mcmp+0x2c>
 800a1dc:	2001      	movs	r0, #1
 800a1de:	429d      	cmp	r5, r3
 800a1e0:	d303      	bcc.n	800a1ea <__mcmp+0x32>
 800a1e2:	bd30      	pop	{r4, r5, pc}
 800a1e4:	4294      	cmp	r4, r2
 800a1e6:	d3f3      	bcc.n	800a1d0 <__mcmp+0x18>
 800a1e8:	e7fb      	b.n	800a1e2 <__mcmp+0x2a>
 800a1ea:	4240      	negs	r0, r0
 800a1ec:	e7f9      	b.n	800a1e2 <__mcmp+0x2a>
	...

0800a1f0 <__mdiff>:
 800a1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1f2:	000e      	movs	r6, r1
 800a1f4:	0007      	movs	r7, r0
 800a1f6:	0011      	movs	r1, r2
 800a1f8:	0030      	movs	r0, r6
 800a1fa:	b087      	sub	sp, #28
 800a1fc:	0014      	movs	r4, r2
 800a1fe:	f7ff ffdb 	bl	800a1b8 <__mcmp>
 800a202:	1e05      	subs	r5, r0, #0
 800a204:	d110      	bne.n	800a228 <__mdiff+0x38>
 800a206:	0001      	movs	r1, r0
 800a208:	0038      	movs	r0, r7
 800a20a:	f7ff fd05 	bl	8009c18 <_Balloc>
 800a20e:	1e02      	subs	r2, r0, #0
 800a210:	d104      	bne.n	800a21c <__mdiff+0x2c>
 800a212:	4b40      	ldr	r3, [pc, #256]	; (800a314 <__mdiff+0x124>)
 800a214:	4940      	ldr	r1, [pc, #256]	; (800a318 <__mdiff+0x128>)
 800a216:	4841      	ldr	r0, [pc, #260]	; (800a31c <__mdiff+0x12c>)
 800a218:	f000 fb7c 	bl	800a914 <__assert_func>
 800a21c:	2301      	movs	r3, #1
 800a21e:	6145      	str	r5, [r0, #20]
 800a220:	6103      	str	r3, [r0, #16]
 800a222:	0010      	movs	r0, r2
 800a224:	b007      	add	sp, #28
 800a226:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a228:	2301      	movs	r3, #1
 800a22a:	9301      	str	r3, [sp, #4]
 800a22c:	2800      	cmp	r0, #0
 800a22e:	db04      	blt.n	800a23a <__mdiff+0x4a>
 800a230:	0023      	movs	r3, r4
 800a232:	0034      	movs	r4, r6
 800a234:	001e      	movs	r6, r3
 800a236:	2300      	movs	r3, #0
 800a238:	9301      	str	r3, [sp, #4]
 800a23a:	0038      	movs	r0, r7
 800a23c:	6861      	ldr	r1, [r4, #4]
 800a23e:	f7ff fceb 	bl	8009c18 <_Balloc>
 800a242:	1e02      	subs	r2, r0, #0
 800a244:	d103      	bne.n	800a24e <__mdiff+0x5e>
 800a246:	2190      	movs	r1, #144	; 0x90
 800a248:	4b32      	ldr	r3, [pc, #200]	; (800a314 <__mdiff+0x124>)
 800a24a:	0089      	lsls	r1, r1, #2
 800a24c:	e7e3      	b.n	800a216 <__mdiff+0x26>
 800a24e:	9b01      	ldr	r3, [sp, #4]
 800a250:	2700      	movs	r7, #0
 800a252:	60c3      	str	r3, [r0, #12]
 800a254:	6920      	ldr	r0, [r4, #16]
 800a256:	3414      	adds	r4, #20
 800a258:	9401      	str	r4, [sp, #4]
 800a25a:	9b01      	ldr	r3, [sp, #4]
 800a25c:	0084      	lsls	r4, r0, #2
 800a25e:	191b      	adds	r3, r3, r4
 800a260:	0034      	movs	r4, r6
 800a262:	9302      	str	r3, [sp, #8]
 800a264:	6933      	ldr	r3, [r6, #16]
 800a266:	3414      	adds	r4, #20
 800a268:	0099      	lsls	r1, r3, #2
 800a26a:	1863      	adds	r3, r4, r1
 800a26c:	9303      	str	r3, [sp, #12]
 800a26e:	0013      	movs	r3, r2
 800a270:	3314      	adds	r3, #20
 800a272:	469c      	mov	ip, r3
 800a274:	9305      	str	r3, [sp, #20]
 800a276:	9b01      	ldr	r3, [sp, #4]
 800a278:	9304      	str	r3, [sp, #16]
 800a27a:	9b04      	ldr	r3, [sp, #16]
 800a27c:	cc02      	ldmia	r4!, {r1}
 800a27e:	cb20      	ldmia	r3!, {r5}
 800a280:	9304      	str	r3, [sp, #16]
 800a282:	b2ab      	uxth	r3, r5
 800a284:	19df      	adds	r7, r3, r7
 800a286:	b28b      	uxth	r3, r1
 800a288:	1afb      	subs	r3, r7, r3
 800a28a:	0c09      	lsrs	r1, r1, #16
 800a28c:	0c2d      	lsrs	r5, r5, #16
 800a28e:	1a6d      	subs	r5, r5, r1
 800a290:	1419      	asrs	r1, r3, #16
 800a292:	186d      	adds	r5, r5, r1
 800a294:	4661      	mov	r1, ip
 800a296:	142f      	asrs	r7, r5, #16
 800a298:	b29b      	uxth	r3, r3
 800a29a:	042d      	lsls	r5, r5, #16
 800a29c:	432b      	orrs	r3, r5
 800a29e:	c108      	stmia	r1!, {r3}
 800a2a0:	9b03      	ldr	r3, [sp, #12]
 800a2a2:	468c      	mov	ip, r1
 800a2a4:	42a3      	cmp	r3, r4
 800a2a6:	d8e8      	bhi.n	800a27a <__mdiff+0x8a>
 800a2a8:	0031      	movs	r1, r6
 800a2aa:	9c03      	ldr	r4, [sp, #12]
 800a2ac:	3115      	adds	r1, #21
 800a2ae:	2304      	movs	r3, #4
 800a2b0:	428c      	cmp	r4, r1
 800a2b2:	d304      	bcc.n	800a2be <__mdiff+0xce>
 800a2b4:	1ba3      	subs	r3, r4, r6
 800a2b6:	3b15      	subs	r3, #21
 800a2b8:	089b      	lsrs	r3, r3, #2
 800a2ba:	3301      	adds	r3, #1
 800a2bc:	009b      	lsls	r3, r3, #2
 800a2be:	9901      	ldr	r1, [sp, #4]
 800a2c0:	18cc      	adds	r4, r1, r3
 800a2c2:	9905      	ldr	r1, [sp, #20]
 800a2c4:	0026      	movs	r6, r4
 800a2c6:	18cb      	adds	r3, r1, r3
 800a2c8:	469c      	mov	ip, r3
 800a2ca:	9902      	ldr	r1, [sp, #8]
 800a2cc:	428e      	cmp	r6, r1
 800a2ce:	d310      	bcc.n	800a2f2 <__mdiff+0x102>
 800a2d0:	9e02      	ldr	r6, [sp, #8]
 800a2d2:	1ee1      	subs	r1, r4, #3
 800a2d4:	2500      	movs	r5, #0
 800a2d6:	428e      	cmp	r6, r1
 800a2d8:	d304      	bcc.n	800a2e4 <__mdiff+0xf4>
 800a2da:	0031      	movs	r1, r6
 800a2dc:	3103      	adds	r1, #3
 800a2de:	1b0c      	subs	r4, r1, r4
 800a2e0:	08a4      	lsrs	r4, r4, #2
 800a2e2:	00a5      	lsls	r5, r4, #2
 800a2e4:	195b      	adds	r3, r3, r5
 800a2e6:	3b04      	subs	r3, #4
 800a2e8:	6819      	ldr	r1, [r3, #0]
 800a2ea:	2900      	cmp	r1, #0
 800a2ec:	d00f      	beq.n	800a30e <__mdiff+0x11e>
 800a2ee:	6110      	str	r0, [r2, #16]
 800a2f0:	e797      	b.n	800a222 <__mdiff+0x32>
 800a2f2:	ce02      	ldmia	r6!, {r1}
 800a2f4:	b28d      	uxth	r5, r1
 800a2f6:	19ed      	adds	r5, r5, r7
 800a2f8:	0c0f      	lsrs	r7, r1, #16
 800a2fa:	1429      	asrs	r1, r5, #16
 800a2fc:	1879      	adds	r1, r7, r1
 800a2fe:	140f      	asrs	r7, r1, #16
 800a300:	b2ad      	uxth	r5, r5
 800a302:	0409      	lsls	r1, r1, #16
 800a304:	430d      	orrs	r5, r1
 800a306:	4661      	mov	r1, ip
 800a308:	c120      	stmia	r1!, {r5}
 800a30a:	468c      	mov	ip, r1
 800a30c:	e7dd      	b.n	800a2ca <__mdiff+0xda>
 800a30e:	3801      	subs	r0, #1
 800a310:	e7e9      	b.n	800a2e6 <__mdiff+0xf6>
 800a312:	46c0      	nop			; (mov r8, r8)
 800a314:	0800b89f 	.word	0x0800b89f
 800a318:	00000232 	.word	0x00000232
 800a31c:	0800b92c 	.word	0x0800b92c

0800a320 <__ulp>:
 800a320:	4b0f      	ldr	r3, [pc, #60]	; (800a360 <__ulp+0x40>)
 800a322:	4019      	ands	r1, r3
 800a324:	4b0f      	ldr	r3, [pc, #60]	; (800a364 <__ulp+0x44>)
 800a326:	18c9      	adds	r1, r1, r3
 800a328:	2900      	cmp	r1, #0
 800a32a:	dd04      	ble.n	800a336 <__ulp+0x16>
 800a32c:	2200      	movs	r2, #0
 800a32e:	000b      	movs	r3, r1
 800a330:	0010      	movs	r0, r2
 800a332:	0019      	movs	r1, r3
 800a334:	4770      	bx	lr
 800a336:	4249      	negs	r1, r1
 800a338:	2200      	movs	r2, #0
 800a33a:	2300      	movs	r3, #0
 800a33c:	1509      	asrs	r1, r1, #20
 800a33e:	2913      	cmp	r1, #19
 800a340:	dc04      	bgt.n	800a34c <__ulp+0x2c>
 800a342:	2080      	movs	r0, #128	; 0x80
 800a344:	0300      	lsls	r0, r0, #12
 800a346:	4108      	asrs	r0, r1
 800a348:	0003      	movs	r3, r0
 800a34a:	e7f1      	b.n	800a330 <__ulp+0x10>
 800a34c:	3914      	subs	r1, #20
 800a34e:	2001      	movs	r0, #1
 800a350:	291e      	cmp	r1, #30
 800a352:	dc02      	bgt.n	800a35a <__ulp+0x3a>
 800a354:	2080      	movs	r0, #128	; 0x80
 800a356:	0600      	lsls	r0, r0, #24
 800a358:	40c8      	lsrs	r0, r1
 800a35a:	0002      	movs	r2, r0
 800a35c:	e7e8      	b.n	800a330 <__ulp+0x10>
 800a35e:	46c0      	nop			; (mov r8, r8)
 800a360:	7ff00000 	.word	0x7ff00000
 800a364:	fcc00000 	.word	0xfcc00000

0800a368 <__b2d>:
 800a368:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a36a:	0006      	movs	r6, r0
 800a36c:	6903      	ldr	r3, [r0, #16]
 800a36e:	3614      	adds	r6, #20
 800a370:	009b      	lsls	r3, r3, #2
 800a372:	18f3      	adds	r3, r6, r3
 800a374:	1f1d      	subs	r5, r3, #4
 800a376:	682c      	ldr	r4, [r5, #0]
 800a378:	000f      	movs	r7, r1
 800a37a:	0020      	movs	r0, r4
 800a37c:	9301      	str	r3, [sp, #4]
 800a37e:	f7ff fd43 	bl	8009e08 <__hi0bits>
 800a382:	2320      	movs	r3, #32
 800a384:	1a1b      	subs	r3, r3, r0
 800a386:	491f      	ldr	r1, [pc, #124]	; (800a404 <__b2d+0x9c>)
 800a388:	603b      	str	r3, [r7, #0]
 800a38a:	280a      	cmp	r0, #10
 800a38c:	dc16      	bgt.n	800a3bc <__b2d+0x54>
 800a38e:	230b      	movs	r3, #11
 800a390:	0027      	movs	r7, r4
 800a392:	1a1b      	subs	r3, r3, r0
 800a394:	40df      	lsrs	r7, r3
 800a396:	4339      	orrs	r1, r7
 800a398:	469c      	mov	ip, r3
 800a39a:	000b      	movs	r3, r1
 800a39c:	2100      	movs	r1, #0
 800a39e:	42ae      	cmp	r6, r5
 800a3a0:	d202      	bcs.n	800a3a8 <__b2d+0x40>
 800a3a2:	9901      	ldr	r1, [sp, #4]
 800a3a4:	3908      	subs	r1, #8
 800a3a6:	6809      	ldr	r1, [r1, #0]
 800a3a8:	3015      	adds	r0, #21
 800a3aa:	4084      	lsls	r4, r0
 800a3ac:	4660      	mov	r0, ip
 800a3ae:	40c1      	lsrs	r1, r0
 800a3b0:	430c      	orrs	r4, r1
 800a3b2:	0022      	movs	r2, r4
 800a3b4:	0010      	movs	r0, r2
 800a3b6:	0019      	movs	r1, r3
 800a3b8:	b003      	add	sp, #12
 800a3ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3bc:	2700      	movs	r7, #0
 800a3be:	42ae      	cmp	r6, r5
 800a3c0:	d202      	bcs.n	800a3c8 <__b2d+0x60>
 800a3c2:	9d01      	ldr	r5, [sp, #4]
 800a3c4:	3d08      	subs	r5, #8
 800a3c6:	682f      	ldr	r7, [r5, #0]
 800a3c8:	230b      	movs	r3, #11
 800a3ca:	425b      	negs	r3, r3
 800a3cc:	469c      	mov	ip, r3
 800a3ce:	4484      	add	ip, r0
 800a3d0:	280b      	cmp	r0, #11
 800a3d2:	d013      	beq.n	800a3fc <__b2d+0x94>
 800a3d4:	4663      	mov	r3, ip
 800a3d6:	2020      	movs	r0, #32
 800a3d8:	409c      	lsls	r4, r3
 800a3da:	1ac0      	subs	r0, r0, r3
 800a3dc:	003b      	movs	r3, r7
 800a3de:	40c3      	lsrs	r3, r0
 800a3e0:	431c      	orrs	r4, r3
 800a3e2:	4321      	orrs	r1, r4
 800a3e4:	000b      	movs	r3, r1
 800a3e6:	2100      	movs	r1, #0
 800a3e8:	42b5      	cmp	r5, r6
 800a3ea:	d901      	bls.n	800a3f0 <__b2d+0x88>
 800a3ec:	3d04      	subs	r5, #4
 800a3ee:	6829      	ldr	r1, [r5, #0]
 800a3f0:	4664      	mov	r4, ip
 800a3f2:	40c1      	lsrs	r1, r0
 800a3f4:	40a7      	lsls	r7, r4
 800a3f6:	430f      	orrs	r7, r1
 800a3f8:	003a      	movs	r2, r7
 800a3fa:	e7db      	b.n	800a3b4 <__b2d+0x4c>
 800a3fc:	4321      	orrs	r1, r4
 800a3fe:	000b      	movs	r3, r1
 800a400:	e7fa      	b.n	800a3f8 <__b2d+0x90>
 800a402:	46c0      	nop			; (mov r8, r8)
 800a404:	3ff00000 	.word	0x3ff00000

0800a408 <__d2b>:
 800a408:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a40a:	2101      	movs	r1, #1
 800a40c:	0014      	movs	r4, r2
 800a40e:	001e      	movs	r6, r3
 800a410:	9f08      	ldr	r7, [sp, #32]
 800a412:	f7ff fc01 	bl	8009c18 <_Balloc>
 800a416:	1e05      	subs	r5, r0, #0
 800a418:	d105      	bne.n	800a426 <__d2b+0x1e>
 800a41a:	0002      	movs	r2, r0
 800a41c:	4b26      	ldr	r3, [pc, #152]	; (800a4b8 <__d2b+0xb0>)
 800a41e:	4927      	ldr	r1, [pc, #156]	; (800a4bc <__d2b+0xb4>)
 800a420:	4827      	ldr	r0, [pc, #156]	; (800a4c0 <__d2b+0xb8>)
 800a422:	f000 fa77 	bl	800a914 <__assert_func>
 800a426:	0333      	lsls	r3, r6, #12
 800a428:	0076      	lsls	r6, r6, #1
 800a42a:	0b1b      	lsrs	r3, r3, #12
 800a42c:	0d76      	lsrs	r6, r6, #21
 800a42e:	d124      	bne.n	800a47a <__d2b+0x72>
 800a430:	9301      	str	r3, [sp, #4]
 800a432:	2c00      	cmp	r4, #0
 800a434:	d027      	beq.n	800a486 <__d2b+0x7e>
 800a436:	4668      	mov	r0, sp
 800a438:	9400      	str	r4, [sp, #0]
 800a43a:	f7ff fcff 	bl	8009e3c <__lo0bits>
 800a43e:	9c00      	ldr	r4, [sp, #0]
 800a440:	2800      	cmp	r0, #0
 800a442:	d01e      	beq.n	800a482 <__d2b+0x7a>
 800a444:	9b01      	ldr	r3, [sp, #4]
 800a446:	2120      	movs	r1, #32
 800a448:	001a      	movs	r2, r3
 800a44a:	1a09      	subs	r1, r1, r0
 800a44c:	408a      	lsls	r2, r1
 800a44e:	40c3      	lsrs	r3, r0
 800a450:	4322      	orrs	r2, r4
 800a452:	616a      	str	r2, [r5, #20]
 800a454:	9301      	str	r3, [sp, #4]
 800a456:	9c01      	ldr	r4, [sp, #4]
 800a458:	61ac      	str	r4, [r5, #24]
 800a45a:	1e63      	subs	r3, r4, #1
 800a45c:	419c      	sbcs	r4, r3
 800a45e:	3401      	adds	r4, #1
 800a460:	612c      	str	r4, [r5, #16]
 800a462:	2e00      	cmp	r6, #0
 800a464:	d018      	beq.n	800a498 <__d2b+0x90>
 800a466:	4b17      	ldr	r3, [pc, #92]	; (800a4c4 <__d2b+0xbc>)
 800a468:	18f6      	adds	r6, r6, r3
 800a46a:	2335      	movs	r3, #53	; 0x35
 800a46c:	1836      	adds	r6, r6, r0
 800a46e:	1a18      	subs	r0, r3, r0
 800a470:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a472:	603e      	str	r6, [r7, #0]
 800a474:	6018      	str	r0, [r3, #0]
 800a476:	0028      	movs	r0, r5
 800a478:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a47a:	2280      	movs	r2, #128	; 0x80
 800a47c:	0352      	lsls	r2, r2, #13
 800a47e:	4313      	orrs	r3, r2
 800a480:	e7d6      	b.n	800a430 <__d2b+0x28>
 800a482:	616c      	str	r4, [r5, #20]
 800a484:	e7e7      	b.n	800a456 <__d2b+0x4e>
 800a486:	a801      	add	r0, sp, #4
 800a488:	f7ff fcd8 	bl	8009e3c <__lo0bits>
 800a48c:	2401      	movs	r4, #1
 800a48e:	9b01      	ldr	r3, [sp, #4]
 800a490:	612c      	str	r4, [r5, #16]
 800a492:	616b      	str	r3, [r5, #20]
 800a494:	3020      	adds	r0, #32
 800a496:	e7e4      	b.n	800a462 <__d2b+0x5a>
 800a498:	4b0b      	ldr	r3, [pc, #44]	; (800a4c8 <__d2b+0xc0>)
 800a49a:	18c0      	adds	r0, r0, r3
 800a49c:	4b0b      	ldr	r3, [pc, #44]	; (800a4cc <__d2b+0xc4>)
 800a49e:	6038      	str	r0, [r7, #0]
 800a4a0:	18e3      	adds	r3, r4, r3
 800a4a2:	009b      	lsls	r3, r3, #2
 800a4a4:	18eb      	adds	r3, r5, r3
 800a4a6:	6958      	ldr	r0, [r3, #20]
 800a4a8:	f7ff fcae 	bl	8009e08 <__hi0bits>
 800a4ac:	0164      	lsls	r4, r4, #5
 800a4ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4b0:	1a24      	subs	r4, r4, r0
 800a4b2:	601c      	str	r4, [r3, #0]
 800a4b4:	e7df      	b.n	800a476 <__d2b+0x6e>
 800a4b6:	46c0      	nop			; (mov r8, r8)
 800a4b8:	0800b89f 	.word	0x0800b89f
 800a4bc:	0000030a 	.word	0x0000030a
 800a4c0:	0800b92c 	.word	0x0800b92c
 800a4c4:	fffffbcd 	.word	0xfffffbcd
 800a4c8:	fffffbce 	.word	0xfffffbce
 800a4cc:	3fffffff 	.word	0x3fffffff

0800a4d0 <__ratio>:
 800a4d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4d2:	b087      	sub	sp, #28
 800a4d4:	000f      	movs	r7, r1
 800a4d6:	a904      	add	r1, sp, #16
 800a4d8:	0006      	movs	r6, r0
 800a4da:	f7ff ff45 	bl	800a368 <__b2d>
 800a4de:	9000      	str	r0, [sp, #0]
 800a4e0:	9101      	str	r1, [sp, #4]
 800a4e2:	9c00      	ldr	r4, [sp, #0]
 800a4e4:	9d01      	ldr	r5, [sp, #4]
 800a4e6:	0038      	movs	r0, r7
 800a4e8:	a905      	add	r1, sp, #20
 800a4ea:	f7ff ff3d 	bl	800a368 <__b2d>
 800a4ee:	9002      	str	r0, [sp, #8]
 800a4f0:	9103      	str	r1, [sp, #12]
 800a4f2:	9a02      	ldr	r2, [sp, #8]
 800a4f4:	9b03      	ldr	r3, [sp, #12]
 800a4f6:	6931      	ldr	r1, [r6, #16]
 800a4f8:	6938      	ldr	r0, [r7, #16]
 800a4fa:	9e05      	ldr	r6, [sp, #20]
 800a4fc:	1a08      	subs	r0, r1, r0
 800a4fe:	9904      	ldr	r1, [sp, #16]
 800a500:	0140      	lsls	r0, r0, #5
 800a502:	1b89      	subs	r1, r1, r6
 800a504:	1841      	adds	r1, r0, r1
 800a506:	0508      	lsls	r0, r1, #20
 800a508:	2900      	cmp	r1, #0
 800a50a:	dd07      	ble.n	800a51c <__ratio+0x4c>
 800a50c:	9901      	ldr	r1, [sp, #4]
 800a50e:	1845      	adds	r5, r0, r1
 800a510:	0020      	movs	r0, r4
 800a512:	0029      	movs	r1, r5
 800a514:	f7f7 f896 	bl	8001644 <__aeabi_ddiv>
 800a518:	b007      	add	sp, #28
 800a51a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a51c:	9903      	ldr	r1, [sp, #12]
 800a51e:	1a0b      	subs	r3, r1, r0
 800a520:	e7f6      	b.n	800a510 <__ratio+0x40>

0800a522 <__copybits>:
 800a522:	b570      	push	{r4, r5, r6, lr}
 800a524:	0014      	movs	r4, r2
 800a526:	0005      	movs	r5, r0
 800a528:	3901      	subs	r1, #1
 800a52a:	6913      	ldr	r3, [r2, #16]
 800a52c:	1149      	asrs	r1, r1, #5
 800a52e:	3101      	adds	r1, #1
 800a530:	0089      	lsls	r1, r1, #2
 800a532:	3414      	adds	r4, #20
 800a534:	009b      	lsls	r3, r3, #2
 800a536:	1841      	adds	r1, r0, r1
 800a538:	18e3      	adds	r3, r4, r3
 800a53a:	42a3      	cmp	r3, r4
 800a53c:	d80d      	bhi.n	800a55a <__copybits+0x38>
 800a53e:	0014      	movs	r4, r2
 800a540:	3411      	adds	r4, #17
 800a542:	2500      	movs	r5, #0
 800a544:	429c      	cmp	r4, r3
 800a546:	d803      	bhi.n	800a550 <__copybits+0x2e>
 800a548:	1a9b      	subs	r3, r3, r2
 800a54a:	3b11      	subs	r3, #17
 800a54c:	089b      	lsrs	r3, r3, #2
 800a54e:	009d      	lsls	r5, r3, #2
 800a550:	2300      	movs	r3, #0
 800a552:	1940      	adds	r0, r0, r5
 800a554:	4281      	cmp	r1, r0
 800a556:	d803      	bhi.n	800a560 <__copybits+0x3e>
 800a558:	bd70      	pop	{r4, r5, r6, pc}
 800a55a:	cc40      	ldmia	r4!, {r6}
 800a55c:	c540      	stmia	r5!, {r6}
 800a55e:	e7ec      	b.n	800a53a <__copybits+0x18>
 800a560:	c008      	stmia	r0!, {r3}
 800a562:	e7f7      	b.n	800a554 <__copybits+0x32>

0800a564 <__any_on>:
 800a564:	0002      	movs	r2, r0
 800a566:	6900      	ldr	r0, [r0, #16]
 800a568:	b510      	push	{r4, lr}
 800a56a:	3214      	adds	r2, #20
 800a56c:	114b      	asrs	r3, r1, #5
 800a56e:	4298      	cmp	r0, r3
 800a570:	db13      	blt.n	800a59a <__any_on+0x36>
 800a572:	dd0c      	ble.n	800a58e <__any_on+0x2a>
 800a574:	241f      	movs	r4, #31
 800a576:	0008      	movs	r0, r1
 800a578:	4020      	ands	r0, r4
 800a57a:	4221      	tst	r1, r4
 800a57c:	d007      	beq.n	800a58e <__any_on+0x2a>
 800a57e:	0099      	lsls	r1, r3, #2
 800a580:	588c      	ldr	r4, [r1, r2]
 800a582:	0021      	movs	r1, r4
 800a584:	40c1      	lsrs	r1, r0
 800a586:	4081      	lsls	r1, r0
 800a588:	2001      	movs	r0, #1
 800a58a:	428c      	cmp	r4, r1
 800a58c:	d104      	bne.n	800a598 <__any_on+0x34>
 800a58e:	009b      	lsls	r3, r3, #2
 800a590:	18d3      	adds	r3, r2, r3
 800a592:	4293      	cmp	r3, r2
 800a594:	d803      	bhi.n	800a59e <__any_on+0x3a>
 800a596:	2000      	movs	r0, #0
 800a598:	bd10      	pop	{r4, pc}
 800a59a:	0003      	movs	r3, r0
 800a59c:	e7f7      	b.n	800a58e <__any_on+0x2a>
 800a59e:	3b04      	subs	r3, #4
 800a5a0:	6819      	ldr	r1, [r3, #0]
 800a5a2:	2900      	cmp	r1, #0
 800a5a4:	d0f5      	beq.n	800a592 <__any_on+0x2e>
 800a5a6:	2001      	movs	r0, #1
 800a5a8:	e7f6      	b.n	800a598 <__any_on+0x34>

0800a5aa <_calloc_r>:
 800a5aa:	b570      	push	{r4, r5, r6, lr}
 800a5ac:	0c13      	lsrs	r3, r2, #16
 800a5ae:	0c0d      	lsrs	r5, r1, #16
 800a5b0:	d11e      	bne.n	800a5f0 <_calloc_r+0x46>
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d10c      	bne.n	800a5d0 <_calloc_r+0x26>
 800a5b6:	b289      	uxth	r1, r1
 800a5b8:	b294      	uxth	r4, r2
 800a5ba:	434c      	muls	r4, r1
 800a5bc:	0021      	movs	r1, r4
 800a5be:	f7fc faeb 	bl	8006b98 <_malloc_r>
 800a5c2:	1e05      	subs	r5, r0, #0
 800a5c4:	d01b      	beq.n	800a5fe <_calloc_r+0x54>
 800a5c6:	0022      	movs	r2, r4
 800a5c8:	2100      	movs	r1, #0
 800a5ca:	f7fc fa70 	bl	8006aae <memset>
 800a5ce:	e016      	b.n	800a5fe <_calloc_r+0x54>
 800a5d0:	1c1d      	adds	r5, r3, #0
 800a5d2:	1c0b      	adds	r3, r1, #0
 800a5d4:	b292      	uxth	r2, r2
 800a5d6:	b289      	uxth	r1, r1
 800a5d8:	b29c      	uxth	r4, r3
 800a5da:	4351      	muls	r1, r2
 800a5dc:	b2ab      	uxth	r3, r5
 800a5de:	4363      	muls	r3, r4
 800a5e0:	0c0c      	lsrs	r4, r1, #16
 800a5e2:	191c      	adds	r4, r3, r4
 800a5e4:	0c22      	lsrs	r2, r4, #16
 800a5e6:	d107      	bne.n	800a5f8 <_calloc_r+0x4e>
 800a5e8:	0424      	lsls	r4, r4, #16
 800a5ea:	b289      	uxth	r1, r1
 800a5ec:	430c      	orrs	r4, r1
 800a5ee:	e7e5      	b.n	800a5bc <_calloc_r+0x12>
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d101      	bne.n	800a5f8 <_calloc_r+0x4e>
 800a5f4:	1c13      	adds	r3, r2, #0
 800a5f6:	e7ed      	b.n	800a5d4 <_calloc_r+0x2a>
 800a5f8:	230c      	movs	r3, #12
 800a5fa:	2500      	movs	r5, #0
 800a5fc:	6003      	str	r3, [r0, #0]
 800a5fe:	0028      	movs	r0, r5
 800a600:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a604 <__ssputs_r>:
 800a604:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a606:	688e      	ldr	r6, [r1, #8]
 800a608:	b085      	sub	sp, #20
 800a60a:	0007      	movs	r7, r0
 800a60c:	000c      	movs	r4, r1
 800a60e:	9203      	str	r2, [sp, #12]
 800a610:	9301      	str	r3, [sp, #4]
 800a612:	429e      	cmp	r6, r3
 800a614:	d83c      	bhi.n	800a690 <__ssputs_r+0x8c>
 800a616:	2390      	movs	r3, #144	; 0x90
 800a618:	898a      	ldrh	r2, [r1, #12]
 800a61a:	00db      	lsls	r3, r3, #3
 800a61c:	421a      	tst	r2, r3
 800a61e:	d034      	beq.n	800a68a <__ssputs_r+0x86>
 800a620:	6909      	ldr	r1, [r1, #16]
 800a622:	6823      	ldr	r3, [r4, #0]
 800a624:	6960      	ldr	r0, [r4, #20]
 800a626:	1a5b      	subs	r3, r3, r1
 800a628:	9302      	str	r3, [sp, #8]
 800a62a:	2303      	movs	r3, #3
 800a62c:	4343      	muls	r3, r0
 800a62e:	0fdd      	lsrs	r5, r3, #31
 800a630:	18ed      	adds	r5, r5, r3
 800a632:	9b01      	ldr	r3, [sp, #4]
 800a634:	9802      	ldr	r0, [sp, #8]
 800a636:	3301      	adds	r3, #1
 800a638:	181b      	adds	r3, r3, r0
 800a63a:	106d      	asrs	r5, r5, #1
 800a63c:	42ab      	cmp	r3, r5
 800a63e:	d900      	bls.n	800a642 <__ssputs_r+0x3e>
 800a640:	001d      	movs	r5, r3
 800a642:	0553      	lsls	r3, r2, #21
 800a644:	d532      	bpl.n	800a6ac <__ssputs_r+0xa8>
 800a646:	0029      	movs	r1, r5
 800a648:	0038      	movs	r0, r7
 800a64a:	f7fc faa5 	bl	8006b98 <_malloc_r>
 800a64e:	1e06      	subs	r6, r0, #0
 800a650:	d109      	bne.n	800a666 <__ssputs_r+0x62>
 800a652:	230c      	movs	r3, #12
 800a654:	603b      	str	r3, [r7, #0]
 800a656:	2340      	movs	r3, #64	; 0x40
 800a658:	2001      	movs	r0, #1
 800a65a:	89a2      	ldrh	r2, [r4, #12]
 800a65c:	4240      	negs	r0, r0
 800a65e:	4313      	orrs	r3, r2
 800a660:	81a3      	strh	r3, [r4, #12]
 800a662:	b005      	add	sp, #20
 800a664:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a666:	9a02      	ldr	r2, [sp, #8]
 800a668:	6921      	ldr	r1, [r4, #16]
 800a66a:	f7fc fa17 	bl	8006a9c <memcpy>
 800a66e:	89a3      	ldrh	r3, [r4, #12]
 800a670:	4a14      	ldr	r2, [pc, #80]	; (800a6c4 <__ssputs_r+0xc0>)
 800a672:	401a      	ands	r2, r3
 800a674:	2380      	movs	r3, #128	; 0x80
 800a676:	4313      	orrs	r3, r2
 800a678:	81a3      	strh	r3, [r4, #12]
 800a67a:	9b02      	ldr	r3, [sp, #8]
 800a67c:	6126      	str	r6, [r4, #16]
 800a67e:	18f6      	adds	r6, r6, r3
 800a680:	6026      	str	r6, [r4, #0]
 800a682:	6165      	str	r5, [r4, #20]
 800a684:	9e01      	ldr	r6, [sp, #4]
 800a686:	1aed      	subs	r5, r5, r3
 800a688:	60a5      	str	r5, [r4, #8]
 800a68a:	9b01      	ldr	r3, [sp, #4]
 800a68c:	429e      	cmp	r6, r3
 800a68e:	d900      	bls.n	800a692 <__ssputs_r+0x8e>
 800a690:	9e01      	ldr	r6, [sp, #4]
 800a692:	0032      	movs	r2, r6
 800a694:	9903      	ldr	r1, [sp, #12]
 800a696:	6820      	ldr	r0, [r4, #0]
 800a698:	f000 f96d 	bl	800a976 <memmove>
 800a69c:	68a3      	ldr	r3, [r4, #8]
 800a69e:	2000      	movs	r0, #0
 800a6a0:	1b9b      	subs	r3, r3, r6
 800a6a2:	60a3      	str	r3, [r4, #8]
 800a6a4:	6823      	ldr	r3, [r4, #0]
 800a6a6:	199e      	adds	r6, r3, r6
 800a6a8:	6026      	str	r6, [r4, #0]
 800a6aa:	e7da      	b.n	800a662 <__ssputs_r+0x5e>
 800a6ac:	002a      	movs	r2, r5
 800a6ae:	0038      	movs	r0, r7
 800a6b0:	f000 f974 	bl	800a99c <_realloc_r>
 800a6b4:	1e06      	subs	r6, r0, #0
 800a6b6:	d1e0      	bne.n	800a67a <__ssputs_r+0x76>
 800a6b8:	0038      	movs	r0, r7
 800a6ba:	6921      	ldr	r1, [r4, #16]
 800a6bc:	f7fc fa00 	bl	8006ac0 <_free_r>
 800a6c0:	e7c7      	b.n	800a652 <__ssputs_r+0x4e>
 800a6c2:	46c0      	nop			; (mov r8, r8)
 800a6c4:	fffffb7f 	.word	0xfffffb7f

0800a6c8 <_svfiprintf_r>:
 800a6c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6ca:	b0a1      	sub	sp, #132	; 0x84
 800a6cc:	9003      	str	r0, [sp, #12]
 800a6ce:	001d      	movs	r5, r3
 800a6d0:	898b      	ldrh	r3, [r1, #12]
 800a6d2:	000f      	movs	r7, r1
 800a6d4:	0016      	movs	r6, r2
 800a6d6:	061b      	lsls	r3, r3, #24
 800a6d8:	d511      	bpl.n	800a6fe <_svfiprintf_r+0x36>
 800a6da:	690b      	ldr	r3, [r1, #16]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d10e      	bne.n	800a6fe <_svfiprintf_r+0x36>
 800a6e0:	2140      	movs	r1, #64	; 0x40
 800a6e2:	f7fc fa59 	bl	8006b98 <_malloc_r>
 800a6e6:	6038      	str	r0, [r7, #0]
 800a6e8:	6138      	str	r0, [r7, #16]
 800a6ea:	2800      	cmp	r0, #0
 800a6ec:	d105      	bne.n	800a6fa <_svfiprintf_r+0x32>
 800a6ee:	230c      	movs	r3, #12
 800a6f0:	9a03      	ldr	r2, [sp, #12]
 800a6f2:	3801      	subs	r0, #1
 800a6f4:	6013      	str	r3, [r2, #0]
 800a6f6:	b021      	add	sp, #132	; 0x84
 800a6f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6fa:	2340      	movs	r3, #64	; 0x40
 800a6fc:	617b      	str	r3, [r7, #20]
 800a6fe:	2300      	movs	r3, #0
 800a700:	ac08      	add	r4, sp, #32
 800a702:	6163      	str	r3, [r4, #20]
 800a704:	3320      	adds	r3, #32
 800a706:	7663      	strb	r3, [r4, #25]
 800a708:	3310      	adds	r3, #16
 800a70a:	76a3      	strb	r3, [r4, #26]
 800a70c:	9507      	str	r5, [sp, #28]
 800a70e:	0035      	movs	r5, r6
 800a710:	782b      	ldrb	r3, [r5, #0]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d001      	beq.n	800a71a <_svfiprintf_r+0x52>
 800a716:	2b25      	cmp	r3, #37	; 0x25
 800a718:	d147      	bne.n	800a7aa <_svfiprintf_r+0xe2>
 800a71a:	1bab      	subs	r3, r5, r6
 800a71c:	9305      	str	r3, [sp, #20]
 800a71e:	42b5      	cmp	r5, r6
 800a720:	d00c      	beq.n	800a73c <_svfiprintf_r+0x74>
 800a722:	0032      	movs	r2, r6
 800a724:	0039      	movs	r1, r7
 800a726:	9803      	ldr	r0, [sp, #12]
 800a728:	f7ff ff6c 	bl	800a604 <__ssputs_r>
 800a72c:	1c43      	adds	r3, r0, #1
 800a72e:	d100      	bne.n	800a732 <_svfiprintf_r+0x6a>
 800a730:	e0ae      	b.n	800a890 <_svfiprintf_r+0x1c8>
 800a732:	6962      	ldr	r2, [r4, #20]
 800a734:	9b05      	ldr	r3, [sp, #20]
 800a736:	4694      	mov	ip, r2
 800a738:	4463      	add	r3, ip
 800a73a:	6163      	str	r3, [r4, #20]
 800a73c:	782b      	ldrb	r3, [r5, #0]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d100      	bne.n	800a744 <_svfiprintf_r+0x7c>
 800a742:	e0a5      	b.n	800a890 <_svfiprintf_r+0x1c8>
 800a744:	2201      	movs	r2, #1
 800a746:	2300      	movs	r3, #0
 800a748:	4252      	negs	r2, r2
 800a74a:	6062      	str	r2, [r4, #4]
 800a74c:	a904      	add	r1, sp, #16
 800a74e:	3254      	adds	r2, #84	; 0x54
 800a750:	1852      	adds	r2, r2, r1
 800a752:	1c6e      	adds	r6, r5, #1
 800a754:	6023      	str	r3, [r4, #0]
 800a756:	60e3      	str	r3, [r4, #12]
 800a758:	60a3      	str	r3, [r4, #8]
 800a75a:	7013      	strb	r3, [r2, #0]
 800a75c:	65a3      	str	r3, [r4, #88]	; 0x58
 800a75e:	2205      	movs	r2, #5
 800a760:	7831      	ldrb	r1, [r6, #0]
 800a762:	4854      	ldr	r0, [pc, #336]	; (800a8b4 <_svfiprintf_r+0x1ec>)
 800a764:	f7ff fa3c 	bl	8009be0 <memchr>
 800a768:	1c75      	adds	r5, r6, #1
 800a76a:	2800      	cmp	r0, #0
 800a76c:	d11f      	bne.n	800a7ae <_svfiprintf_r+0xe6>
 800a76e:	6822      	ldr	r2, [r4, #0]
 800a770:	06d3      	lsls	r3, r2, #27
 800a772:	d504      	bpl.n	800a77e <_svfiprintf_r+0xb6>
 800a774:	2353      	movs	r3, #83	; 0x53
 800a776:	a904      	add	r1, sp, #16
 800a778:	185b      	adds	r3, r3, r1
 800a77a:	2120      	movs	r1, #32
 800a77c:	7019      	strb	r1, [r3, #0]
 800a77e:	0713      	lsls	r3, r2, #28
 800a780:	d504      	bpl.n	800a78c <_svfiprintf_r+0xc4>
 800a782:	2353      	movs	r3, #83	; 0x53
 800a784:	a904      	add	r1, sp, #16
 800a786:	185b      	adds	r3, r3, r1
 800a788:	212b      	movs	r1, #43	; 0x2b
 800a78a:	7019      	strb	r1, [r3, #0]
 800a78c:	7833      	ldrb	r3, [r6, #0]
 800a78e:	2b2a      	cmp	r3, #42	; 0x2a
 800a790:	d016      	beq.n	800a7c0 <_svfiprintf_r+0xf8>
 800a792:	0035      	movs	r5, r6
 800a794:	2100      	movs	r1, #0
 800a796:	200a      	movs	r0, #10
 800a798:	68e3      	ldr	r3, [r4, #12]
 800a79a:	782a      	ldrb	r2, [r5, #0]
 800a79c:	1c6e      	adds	r6, r5, #1
 800a79e:	3a30      	subs	r2, #48	; 0x30
 800a7a0:	2a09      	cmp	r2, #9
 800a7a2:	d94e      	bls.n	800a842 <_svfiprintf_r+0x17a>
 800a7a4:	2900      	cmp	r1, #0
 800a7a6:	d111      	bne.n	800a7cc <_svfiprintf_r+0x104>
 800a7a8:	e017      	b.n	800a7da <_svfiprintf_r+0x112>
 800a7aa:	3501      	adds	r5, #1
 800a7ac:	e7b0      	b.n	800a710 <_svfiprintf_r+0x48>
 800a7ae:	4b41      	ldr	r3, [pc, #260]	; (800a8b4 <_svfiprintf_r+0x1ec>)
 800a7b0:	6822      	ldr	r2, [r4, #0]
 800a7b2:	1ac0      	subs	r0, r0, r3
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	4083      	lsls	r3, r0
 800a7b8:	4313      	orrs	r3, r2
 800a7ba:	002e      	movs	r6, r5
 800a7bc:	6023      	str	r3, [r4, #0]
 800a7be:	e7ce      	b.n	800a75e <_svfiprintf_r+0x96>
 800a7c0:	9b07      	ldr	r3, [sp, #28]
 800a7c2:	1d19      	adds	r1, r3, #4
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	9107      	str	r1, [sp, #28]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	db01      	blt.n	800a7d0 <_svfiprintf_r+0x108>
 800a7cc:	930b      	str	r3, [sp, #44]	; 0x2c
 800a7ce:	e004      	b.n	800a7da <_svfiprintf_r+0x112>
 800a7d0:	425b      	negs	r3, r3
 800a7d2:	60e3      	str	r3, [r4, #12]
 800a7d4:	2302      	movs	r3, #2
 800a7d6:	4313      	orrs	r3, r2
 800a7d8:	6023      	str	r3, [r4, #0]
 800a7da:	782b      	ldrb	r3, [r5, #0]
 800a7dc:	2b2e      	cmp	r3, #46	; 0x2e
 800a7de:	d10a      	bne.n	800a7f6 <_svfiprintf_r+0x12e>
 800a7e0:	786b      	ldrb	r3, [r5, #1]
 800a7e2:	2b2a      	cmp	r3, #42	; 0x2a
 800a7e4:	d135      	bne.n	800a852 <_svfiprintf_r+0x18a>
 800a7e6:	9b07      	ldr	r3, [sp, #28]
 800a7e8:	3502      	adds	r5, #2
 800a7ea:	1d1a      	adds	r2, r3, #4
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	9207      	str	r2, [sp, #28]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	db2b      	blt.n	800a84c <_svfiprintf_r+0x184>
 800a7f4:	9309      	str	r3, [sp, #36]	; 0x24
 800a7f6:	4e30      	ldr	r6, [pc, #192]	; (800a8b8 <_svfiprintf_r+0x1f0>)
 800a7f8:	2203      	movs	r2, #3
 800a7fa:	0030      	movs	r0, r6
 800a7fc:	7829      	ldrb	r1, [r5, #0]
 800a7fe:	f7ff f9ef 	bl	8009be0 <memchr>
 800a802:	2800      	cmp	r0, #0
 800a804:	d006      	beq.n	800a814 <_svfiprintf_r+0x14c>
 800a806:	2340      	movs	r3, #64	; 0x40
 800a808:	1b80      	subs	r0, r0, r6
 800a80a:	4083      	lsls	r3, r0
 800a80c:	6822      	ldr	r2, [r4, #0]
 800a80e:	3501      	adds	r5, #1
 800a810:	4313      	orrs	r3, r2
 800a812:	6023      	str	r3, [r4, #0]
 800a814:	7829      	ldrb	r1, [r5, #0]
 800a816:	2206      	movs	r2, #6
 800a818:	4828      	ldr	r0, [pc, #160]	; (800a8bc <_svfiprintf_r+0x1f4>)
 800a81a:	1c6e      	adds	r6, r5, #1
 800a81c:	7621      	strb	r1, [r4, #24]
 800a81e:	f7ff f9df 	bl	8009be0 <memchr>
 800a822:	2800      	cmp	r0, #0
 800a824:	d03c      	beq.n	800a8a0 <_svfiprintf_r+0x1d8>
 800a826:	4b26      	ldr	r3, [pc, #152]	; (800a8c0 <_svfiprintf_r+0x1f8>)
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d125      	bne.n	800a878 <_svfiprintf_r+0x1b0>
 800a82c:	2207      	movs	r2, #7
 800a82e:	9b07      	ldr	r3, [sp, #28]
 800a830:	3307      	adds	r3, #7
 800a832:	4393      	bics	r3, r2
 800a834:	3308      	adds	r3, #8
 800a836:	9307      	str	r3, [sp, #28]
 800a838:	6963      	ldr	r3, [r4, #20]
 800a83a:	9a04      	ldr	r2, [sp, #16]
 800a83c:	189b      	adds	r3, r3, r2
 800a83e:	6163      	str	r3, [r4, #20]
 800a840:	e765      	b.n	800a70e <_svfiprintf_r+0x46>
 800a842:	4343      	muls	r3, r0
 800a844:	0035      	movs	r5, r6
 800a846:	2101      	movs	r1, #1
 800a848:	189b      	adds	r3, r3, r2
 800a84a:	e7a6      	b.n	800a79a <_svfiprintf_r+0xd2>
 800a84c:	2301      	movs	r3, #1
 800a84e:	425b      	negs	r3, r3
 800a850:	e7d0      	b.n	800a7f4 <_svfiprintf_r+0x12c>
 800a852:	2300      	movs	r3, #0
 800a854:	200a      	movs	r0, #10
 800a856:	001a      	movs	r2, r3
 800a858:	3501      	adds	r5, #1
 800a85a:	6063      	str	r3, [r4, #4]
 800a85c:	7829      	ldrb	r1, [r5, #0]
 800a85e:	1c6e      	adds	r6, r5, #1
 800a860:	3930      	subs	r1, #48	; 0x30
 800a862:	2909      	cmp	r1, #9
 800a864:	d903      	bls.n	800a86e <_svfiprintf_r+0x1a6>
 800a866:	2b00      	cmp	r3, #0
 800a868:	d0c5      	beq.n	800a7f6 <_svfiprintf_r+0x12e>
 800a86a:	9209      	str	r2, [sp, #36]	; 0x24
 800a86c:	e7c3      	b.n	800a7f6 <_svfiprintf_r+0x12e>
 800a86e:	4342      	muls	r2, r0
 800a870:	0035      	movs	r5, r6
 800a872:	2301      	movs	r3, #1
 800a874:	1852      	adds	r2, r2, r1
 800a876:	e7f1      	b.n	800a85c <_svfiprintf_r+0x194>
 800a878:	ab07      	add	r3, sp, #28
 800a87a:	9300      	str	r3, [sp, #0]
 800a87c:	003a      	movs	r2, r7
 800a87e:	0021      	movs	r1, r4
 800a880:	4b10      	ldr	r3, [pc, #64]	; (800a8c4 <_svfiprintf_r+0x1fc>)
 800a882:	9803      	ldr	r0, [sp, #12]
 800a884:	f7fc faa8 	bl	8006dd8 <_printf_float>
 800a888:	9004      	str	r0, [sp, #16]
 800a88a:	9b04      	ldr	r3, [sp, #16]
 800a88c:	3301      	adds	r3, #1
 800a88e:	d1d3      	bne.n	800a838 <_svfiprintf_r+0x170>
 800a890:	89bb      	ldrh	r3, [r7, #12]
 800a892:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a894:	065b      	lsls	r3, r3, #25
 800a896:	d400      	bmi.n	800a89a <_svfiprintf_r+0x1d2>
 800a898:	e72d      	b.n	800a6f6 <_svfiprintf_r+0x2e>
 800a89a:	2001      	movs	r0, #1
 800a89c:	4240      	negs	r0, r0
 800a89e:	e72a      	b.n	800a6f6 <_svfiprintf_r+0x2e>
 800a8a0:	ab07      	add	r3, sp, #28
 800a8a2:	9300      	str	r3, [sp, #0]
 800a8a4:	003a      	movs	r2, r7
 800a8a6:	0021      	movs	r1, r4
 800a8a8:	4b06      	ldr	r3, [pc, #24]	; (800a8c4 <_svfiprintf_r+0x1fc>)
 800a8aa:	9803      	ldr	r0, [sp, #12]
 800a8ac:	f7fc fd46 	bl	800733c <_printf_i>
 800a8b0:	e7ea      	b.n	800a888 <_svfiprintf_r+0x1c0>
 800a8b2:	46c0      	nop			; (mov r8, r8)
 800a8b4:	0800ba84 	.word	0x0800ba84
 800a8b8:	0800ba8a 	.word	0x0800ba8a
 800a8bc:	0800ba8e 	.word	0x0800ba8e
 800a8c0:	08006dd9 	.word	0x08006dd9
 800a8c4:	0800a605 	.word	0x0800a605

0800a8c8 <nan>:
 800a8c8:	2000      	movs	r0, #0
 800a8ca:	4901      	ldr	r1, [pc, #4]	; (800a8d0 <nan+0x8>)
 800a8cc:	4770      	bx	lr
 800a8ce:	46c0      	nop			; (mov r8, r8)
 800a8d0:	7ff80000 	.word	0x7ff80000

0800a8d4 <strncmp>:
 800a8d4:	b530      	push	{r4, r5, lr}
 800a8d6:	0005      	movs	r5, r0
 800a8d8:	1e10      	subs	r0, r2, #0
 800a8da:	d008      	beq.n	800a8ee <strncmp+0x1a>
 800a8dc:	2400      	movs	r4, #0
 800a8de:	3a01      	subs	r2, #1
 800a8e0:	5d2b      	ldrb	r3, [r5, r4]
 800a8e2:	5d08      	ldrb	r0, [r1, r4]
 800a8e4:	4283      	cmp	r3, r0
 800a8e6:	d101      	bne.n	800a8ec <strncmp+0x18>
 800a8e8:	4294      	cmp	r4, r2
 800a8ea:	d101      	bne.n	800a8f0 <strncmp+0x1c>
 800a8ec:	1a18      	subs	r0, r3, r0
 800a8ee:	bd30      	pop	{r4, r5, pc}
 800a8f0:	3401      	adds	r4, #1
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d1f4      	bne.n	800a8e0 <strncmp+0xc>
 800a8f6:	e7f9      	b.n	800a8ec <strncmp+0x18>

0800a8f8 <__ascii_wctomb>:
 800a8f8:	0003      	movs	r3, r0
 800a8fa:	1e08      	subs	r0, r1, #0
 800a8fc:	d005      	beq.n	800a90a <__ascii_wctomb+0x12>
 800a8fe:	2aff      	cmp	r2, #255	; 0xff
 800a900:	d904      	bls.n	800a90c <__ascii_wctomb+0x14>
 800a902:	228a      	movs	r2, #138	; 0x8a
 800a904:	2001      	movs	r0, #1
 800a906:	601a      	str	r2, [r3, #0]
 800a908:	4240      	negs	r0, r0
 800a90a:	4770      	bx	lr
 800a90c:	2001      	movs	r0, #1
 800a90e:	700a      	strb	r2, [r1, #0]
 800a910:	e7fb      	b.n	800a90a <__ascii_wctomb+0x12>
	...

0800a914 <__assert_func>:
 800a914:	b530      	push	{r4, r5, lr}
 800a916:	0014      	movs	r4, r2
 800a918:	001a      	movs	r2, r3
 800a91a:	4b09      	ldr	r3, [pc, #36]	; (800a940 <__assert_func+0x2c>)
 800a91c:	0005      	movs	r5, r0
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	b085      	sub	sp, #20
 800a922:	68d8      	ldr	r0, [r3, #12]
 800a924:	4b07      	ldr	r3, [pc, #28]	; (800a944 <__assert_func+0x30>)
 800a926:	2c00      	cmp	r4, #0
 800a928:	d101      	bne.n	800a92e <__assert_func+0x1a>
 800a92a:	4b07      	ldr	r3, [pc, #28]	; (800a948 <__assert_func+0x34>)
 800a92c:	001c      	movs	r4, r3
 800a92e:	9301      	str	r3, [sp, #4]
 800a930:	9100      	str	r1, [sp, #0]
 800a932:	002b      	movs	r3, r5
 800a934:	4905      	ldr	r1, [pc, #20]	; (800a94c <__assert_func+0x38>)
 800a936:	9402      	str	r4, [sp, #8]
 800a938:	f000 f80a 	bl	800a950 <fiprintf>
 800a93c:	f000 fa8c 	bl	800ae58 <abort>
 800a940:	2000000c 	.word	0x2000000c
 800a944:	0800ba95 	.word	0x0800ba95
 800a948:	0800bad0 	.word	0x0800bad0
 800a94c:	0800baa2 	.word	0x0800baa2

0800a950 <fiprintf>:
 800a950:	b40e      	push	{r1, r2, r3}
 800a952:	b503      	push	{r0, r1, lr}
 800a954:	0001      	movs	r1, r0
 800a956:	ab03      	add	r3, sp, #12
 800a958:	4804      	ldr	r0, [pc, #16]	; (800a96c <fiprintf+0x1c>)
 800a95a:	cb04      	ldmia	r3!, {r2}
 800a95c:	6800      	ldr	r0, [r0, #0]
 800a95e:	9301      	str	r3, [sp, #4]
 800a960:	f000 f872 	bl	800aa48 <_vfiprintf_r>
 800a964:	b002      	add	sp, #8
 800a966:	bc08      	pop	{r3}
 800a968:	b003      	add	sp, #12
 800a96a:	4718      	bx	r3
 800a96c:	2000000c 	.word	0x2000000c

0800a970 <__retarget_lock_init_recursive>:
 800a970:	4770      	bx	lr

0800a972 <__retarget_lock_acquire_recursive>:
 800a972:	4770      	bx	lr

0800a974 <__retarget_lock_release_recursive>:
 800a974:	4770      	bx	lr

0800a976 <memmove>:
 800a976:	b510      	push	{r4, lr}
 800a978:	4288      	cmp	r0, r1
 800a97a:	d902      	bls.n	800a982 <memmove+0xc>
 800a97c:	188b      	adds	r3, r1, r2
 800a97e:	4298      	cmp	r0, r3
 800a980:	d303      	bcc.n	800a98a <memmove+0x14>
 800a982:	2300      	movs	r3, #0
 800a984:	e007      	b.n	800a996 <memmove+0x20>
 800a986:	5c8b      	ldrb	r3, [r1, r2]
 800a988:	5483      	strb	r3, [r0, r2]
 800a98a:	3a01      	subs	r2, #1
 800a98c:	d2fb      	bcs.n	800a986 <memmove+0x10>
 800a98e:	bd10      	pop	{r4, pc}
 800a990:	5ccc      	ldrb	r4, [r1, r3]
 800a992:	54c4      	strb	r4, [r0, r3]
 800a994:	3301      	adds	r3, #1
 800a996:	429a      	cmp	r2, r3
 800a998:	d1fa      	bne.n	800a990 <memmove+0x1a>
 800a99a:	e7f8      	b.n	800a98e <memmove+0x18>

0800a99c <_realloc_r>:
 800a99c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a99e:	0007      	movs	r7, r0
 800a9a0:	000e      	movs	r6, r1
 800a9a2:	0014      	movs	r4, r2
 800a9a4:	2900      	cmp	r1, #0
 800a9a6:	d105      	bne.n	800a9b4 <_realloc_r+0x18>
 800a9a8:	0011      	movs	r1, r2
 800a9aa:	f7fc f8f5 	bl	8006b98 <_malloc_r>
 800a9ae:	0005      	movs	r5, r0
 800a9b0:	0028      	movs	r0, r5
 800a9b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a9b4:	2a00      	cmp	r2, #0
 800a9b6:	d103      	bne.n	800a9c0 <_realloc_r+0x24>
 800a9b8:	f7fc f882 	bl	8006ac0 <_free_r>
 800a9bc:	0025      	movs	r5, r4
 800a9be:	e7f7      	b.n	800a9b0 <_realloc_r+0x14>
 800a9c0:	f000 fc8c 	bl	800b2dc <_malloc_usable_size_r>
 800a9c4:	9001      	str	r0, [sp, #4]
 800a9c6:	4284      	cmp	r4, r0
 800a9c8:	d803      	bhi.n	800a9d2 <_realloc_r+0x36>
 800a9ca:	0035      	movs	r5, r6
 800a9cc:	0843      	lsrs	r3, r0, #1
 800a9ce:	42a3      	cmp	r3, r4
 800a9d0:	d3ee      	bcc.n	800a9b0 <_realloc_r+0x14>
 800a9d2:	0021      	movs	r1, r4
 800a9d4:	0038      	movs	r0, r7
 800a9d6:	f7fc f8df 	bl	8006b98 <_malloc_r>
 800a9da:	1e05      	subs	r5, r0, #0
 800a9dc:	d0e8      	beq.n	800a9b0 <_realloc_r+0x14>
 800a9de:	9b01      	ldr	r3, [sp, #4]
 800a9e0:	0022      	movs	r2, r4
 800a9e2:	429c      	cmp	r4, r3
 800a9e4:	d900      	bls.n	800a9e8 <_realloc_r+0x4c>
 800a9e6:	001a      	movs	r2, r3
 800a9e8:	0031      	movs	r1, r6
 800a9ea:	0028      	movs	r0, r5
 800a9ec:	f7fc f856 	bl	8006a9c <memcpy>
 800a9f0:	0031      	movs	r1, r6
 800a9f2:	0038      	movs	r0, r7
 800a9f4:	f7fc f864 	bl	8006ac0 <_free_r>
 800a9f8:	e7da      	b.n	800a9b0 <_realloc_r+0x14>

0800a9fa <__sfputc_r>:
 800a9fa:	6893      	ldr	r3, [r2, #8]
 800a9fc:	b510      	push	{r4, lr}
 800a9fe:	3b01      	subs	r3, #1
 800aa00:	6093      	str	r3, [r2, #8]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	da04      	bge.n	800aa10 <__sfputc_r+0x16>
 800aa06:	6994      	ldr	r4, [r2, #24]
 800aa08:	42a3      	cmp	r3, r4
 800aa0a:	db07      	blt.n	800aa1c <__sfputc_r+0x22>
 800aa0c:	290a      	cmp	r1, #10
 800aa0e:	d005      	beq.n	800aa1c <__sfputc_r+0x22>
 800aa10:	6813      	ldr	r3, [r2, #0]
 800aa12:	1c58      	adds	r0, r3, #1
 800aa14:	6010      	str	r0, [r2, #0]
 800aa16:	7019      	strb	r1, [r3, #0]
 800aa18:	0008      	movs	r0, r1
 800aa1a:	bd10      	pop	{r4, pc}
 800aa1c:	f000 f94e 	bl	800acbc <__swbuf_r>
 800aa20:	0001      	movs	r1, r0
 800aa22:	e7f9      	b.n	800aa18 <__sfputc_r+0x1e>

0800aa24 <__sfputs_r>:
 800aa24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa26:	0006      	movs	r6, r0
 800aa28:	000f      	movs	r7, r1
 800aa2a:	0014      	movs	r4, r2
 800aa2c:	18d5      	adds	r5, r2, r3
 800aa2e:	42ac      	cmp	r4, r5
 800aa30:	d101      	bne.n	800aa36 <__sfputs_r+0x12>
 800aa32:	2000      	movs	r0, #0
 800aa34:	e007      	b.n	800aa46 <__sfputs_r+0x22>
 800aa36:	7821      	ldrb	r1, [r4, #0]
 800aa38:	003a      	movs	r2, r7
 800aa3a:	0030      	movs	r0, r6
 800aa3c:	f7ff ffdd 	bl	800a9fa <__sfputc_r>
 800aa40:	3401      	adds	r4, #1
 800aa42:	1c43      	adds	r3, r0, #1
 800aa44:	d1f3      	bne.n	800aa2e <__sfputs_r+0xa>
 800aa46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800aa48 <_vfiprintf_r>:
 800aa48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa4a:	b0a1      	sub	sp, #132	; 0x84
 800aa4c:	0006      	movs	r6, r0
 800aa4e:	000c      	movs	r4, r1
 800aa50:	001f      	movs	r7, r3
 800aa52:	9203      	str	r2, [sp, #12]
 800aa54:	2800      	cmp	r0, #0
 800aa56:	d004      	beq.n	800aa62 <_vfiprintf_r+0x1a>
 800aa58:	6983      	ldr	r3, [r0, #24]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d101      	bne.n	800aa62 <_vfiprintf_r+0x1a>
 800aa5e:	f000 fb31 	bl	800b0c4 <__sinit>
 800aa62:	4b8e      	ldr	r3, [pc, #568]	; (800ac9c <_vfiprintf_r+0x254>)
 800aa64:	429c      	cmp	r4, r3
 800aa66:	d11c      	bne.n	800aaa2 <_vfiprintf_r+0x5a>
 800aa68:	6874      	ldr	r4, [r6, #4]
 800aa6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aa6c:	07db      	lsls	r3, r3, #31
 800aa6e:	d405      	bmi.n	800aa7c <_vfiprintf_r+0x34>
 800aa70:	89a3      	ldrh	r3, [r4, #12]
 800aa72:	059b      	lsls	r3, r3, #22
 800aa74:	d402      	bmi.n	800aa7c <_vfiprintf_r+0x34>
 800aa76:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa78:	f7ff ff7b 	bl	800a972 <__retarget_lock_acquire_recursive>
 800aa7c:	89a3      	ldrh	r3, [r4, #12]
 800aa7e:	071b      	lsls	r3, r3, #28
 800aa80:	d502      	bpl.n	800aa88 <_vfiprintf_r+0x40>
 800aa82:	6923      	ldr	r3, [r4, #16]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d11d      	bne.n	800aac4 <_vfiprintf_r+0x7c>
 800aa88:	0021      	movs	r1, r4
 800aa8a:	0030      	movs	r0, r6
 800aa8c:	f000 f96c 	bl	800ad68 <__swsetup_r>
 800aa90:	2800      	cmp	r0, #0
 800aa92:	d017      	beq.n	800aac4 <_vfiprintf_r+0x7c>
 800aa94:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aa96:	07db      	lsls	r3, r3, #31
 800aa98:	d50d      	bpl.n	800aab6 <_vfiprintf_r+0x6e>
 800aa9a:	2001      	movs	r0, #1
 800aa9c:	4240      	negs	r0, r0
 800aa9e:	b021      	add	sp, #132	; 0x84
 800aaa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aaa2:	4b7f      	ldr	r3, [pc, #508]	; (800aca0 <_vfiprintf_r+0x258>)
 800aaa4:	429c      	cmp	r4, r3
 800aaa6:	d101      	bne.n	800aaac <_vfiprintf_r+0x64>
 800aaa8:	68b4      	ldr	r4, [r6, #8]
 800aaaa:	e7de      	b.n	800aa6a <_vfiprintf_r+0x22>
 800aaac:	4b7d      	ldr	r3, [pc, #500]	; (800aca4 <_vfiprintf_r+0x25c>)
 800aaae:	429c      	cmp	r4, r3
 800aab0:	d1db      	bne.n	800aa6a <_vfiprintf_r+0x22>
 800aab2:	68f4      	ldr	r4, [r6, #12]
 800aab4:	e7d9      	b.n	800aa6a <_vfiprintf_r+0x22>
 800aab6:	89a3      	ldrh	r3, [r4, #12]
 800aab8:	059b      	lsls	r3, r3, #22
 800aaba:	d4ee      	bmi.n	800aa9a <_vfiprintf_r+0x52>
 800aabc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aabe:	f7ff ff59 	bl	800a974 <__retarget_lock_release_recursive>
 800aac2:	e7ea      	b.n	800aa9a <_vfiprintf_r+0x52>
 800aac4:	2300      	movs	r3, #0
 800aac6:	ad08      	add	r5, sp, #32
 800aac8:	616b      	str	r3, [r5, #20]
 800aaca:	3320      	adds	r3, #32
 800aacc:	766b      	strb	r3, [r5, #25]
 800aace:	3310      	adds	r3, #16
 800aad0:	76ab      	strb	r3, [r5, #26]
 800aad2:	9707      	str	r7, [sp, #28]
 800aad4:	9f03      	ldr	r7, [sp, #12]
 800aad6:	783b      	ldrb	r3, [r7, #0]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d001      	beq.n	800aae0 <_vfiprintf_r+0x98>
 800aadc:	2b25      	cmp	r3, #37	; 0x25
 800aade:	d14e      	bne.n	800ab7e <_vfiprintf_r+0x136>
 800aae0:	9b03      	ldr	r3, [sp, #12]
 800aae2:	1afb      	subs	r3, r7, r3
 800aae4:	9305      	str	r3, [sp, #20]
 800aae6:	9b03      	ldr	r3, [sp, #12]
 800aae8:	429f      	cmp	r7, r3
 800aaea:	d00d      	beq.n	800ab08 <_vfiprintf_r+0xc0>
 800aaec:	9b05      	ldr	r3, [sp, #20]
 800aaee:	0021      	movs	r1, r4
 800aaf0:	0030      	movs	r0, r6
 800aaf2:	9a03      	ldr	r2, [sp, #12]
 800aaf4:	f7ff ff96 	bl	800aa24 <__sfputs_r>
 800aaf8:	1c43      	adds	r3, r0, #1
 800aafa:	d100      	bne.n	800aafe <_vfiprintf_r+0xb6>
 800aafc:	e0b5      	b.n	800ac6a <_vfiprintf_r+0x222>
 800aafe:	696a      	ldr	r2, [r5, #20]
 800ab00:	9b05      	ldr	r3, [sp, #20]
 800ab02:	4694      	mov	ip, r2
 800ab04:	4463      	add	r3, ip
 800ab06:	616b      	str	r3, [r5, #20]
 800ab08:	783b      	ldrb	r3, [r7, #0]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d100      	bne.n	800ab10 <_vfiprintf_r+0xc8>
 800ab0e:	e0ac      	b.n	800ac6a <_vfiprintf_r+0x222>
 800ab10:	2201      	movs	r2, #1
 800ab12:	1c7b      	adds	r3, r7, #1
 800ab14:	9303      	str	r3, [sp, #12]
 800ab16:	2300      	movs	r3, #0
 800ab18:	4252      	negs	r2, r2
 800ab1a:	606a      	str	r2, [r5, #4]
 800ab1c:	a904      	add	r1, sp, #16
 800ab1e:	3254      	adds	r2, #84	; 0x54
 800ab20:	1852      	adds	r2, r2, r1
 800ab22:	602b      	str	r3, [r5, #0]
 800ab24:	60eb      	str	r3, [r5, #12]
 800ab26:	60ab      	str	r3, [r5, #8]
 800ab28:	7013      	strb	r3, [r2, #0]
 800ab2a:	65ab      	str	r3, [r5, #88]	; 0x58
 800ab2c:	9b03      	ldr	r3, [sp, #12]
 800ab2e:	2205      	movs	r2, #5
 800ab30:	7819      	ldrb	r1, [r3, #0]
 800ab32:	485d      	ldr	r0, [pc, #372]	; (800aca8 <_vfiprintf_r+0x260>)
 800ab34:	f7ff f854 	bl	8009be0 <memchr>
 800ab38:	9b03      	ldr	r3, [sp, #12]
 800ab3a:	1c5f      	adds	r7, r3, #1
 800ab3c:	2800      	cmp	r0, #0
 800ab3e:	d120      	bne.n	800ab82 <_vfiprintf_r+0x13a>
 800ab40:	682a      	ldr	r2, [r5, #0]
 800ab42:	06d3      	lsls	r3, r2, #27
 800ab44:	d504      	bpl.n	800ab50 <_vfiprintf_r+0x108>
 800ab46:	2353      	movs	r3, #83	; 0x53
 800ab48:	a904      	add	r1, sp, #16
 800ab4a:	185b      	adds	r3, r3, r1
 800ab4c:	2120      	movs	r1, #32
 800ab4e:	7019      	strb	r1, [r3, #0]
 800ab50:	0713      	lsls	r3, r2, #28
 800ab52:	d504      	bpl.n	800ab5e <_vfiprintf_r+0x116>
 800ab54:	2353      	movs	r3, #83	; 0x53
 800ab56:	a904      	add	r1, sp, #16
 800ab58:	185b      	adds	r3, r3, r1
 800ab5a:	212b      	movs	r1, #43	; 0x2b
 800ab5c:	7019      	strb	r1, [r3, #0]
 800ab5e:	9b03      	ldr	r3, [sp, #12]
 800ab60:	781b      	ldrb	r3, [r3, #0]
 800ab62:	2b2a      	cmp	r3, #42	; 0x2a
 800ab64:	d016      	beq.n	800ab94 <_vfiprintf_r+0x14c>
 800ab66:	2100      	movs	r1, #0
 800ab68:	68eb      	ldr	r3, [r5, #12]
 800ab6a:	9f03      	ldr	r7, [sp, #12]
 800ab6c:	783a      	ldrb	r2, [r7, #0]
 800ab6e:	1c78      	adds	r0, r7, #1
 800ab70:	3a30      	subs	r2, #48	; 0x30
 800ab72:	4684      	mov	ip, r0
 800ab74:	2a09      	cmp	r2, #9
 800ab76:	d94f      	bls.n	800ac18 <_vfiprintf_r+0x1d0>
 800ab78:	2900      	cmp	r1, #0
 800ab7a:	d111      	bne.n	800aba0 <_vfiprintf_r+0x158>
 800ab7c:	e017      	b.n	800abae <_vfiprintf_r+0x166>
 800ab7e:	3701      	adds	r7, #1
 800ab80:	e7a9      	b.n	800aad6 <_vfiprintf_r+0x8e>
 800ab82:	4b49      	ldr	r3, [pc, #292]	; (800aca8 <_vfiprintf_r+0x260>)
 800ab84:	682a      	ldr	r2, [r5, #0]
 800ab86:	1ac0      	subs	r0, r0, r3
 800ab88:	2301      	movs	r3, #1
 800ab8a:	4083      	lsls	r3, r0
 800ab8c:	4313      	orrs	r3, r2
 800ab8e:	602b      	str	r3, [r5, #0]
 800ab90:	9703      	str	r7, [sp, #12]
 800ab92:	e7cb      	b.n	800ab2c <_vfiprintf_r+0xe4>
 800ab94:	9b07      	ldr	r3, [sp, #28]
 800ab96:	1d19      	adds	r1, r3, #4
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	9107      	str	r1, [sp, #28]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	db01      	blt.n	800aba4 <_vfiprintf_r+0x15c>
 800aba0:	930b      	str	r3, [sp, #44]	; 0x2c
 800aba2:	e004      	b.n	800abae <_vfiprintf_r+0x166>
 800aba4:	425b      	negs	r3, r3
 800aba6:	60eb      	str	r3, [r5, #12]
 800aba8:	2302      	movs	r3, #2
 800abaa:	4313      	orrs	r3, r2
 800abac:	602b      	str	r3, [r5, #0]
 800abae:	783b      	ldrb	r3, [r7, #0]
 800abb0:	2b2e      	cmp	r3, #46	; 0x2e
 800abb2:	d10a      	bne.n	800abca <_vfiprintf_r+0x182>
 800abb4:	787b      	ldrb	r3, [r7, #1]
 800abb6:	2b2a      	cmp	r3, #42	; 0x2a
 800abb8:	d137      	bne.n	800ac2a <_vfiprintf_r+0x1e2>
 800abba:	9b07      	ldr	r3, [sp, #28]
 800abbc:	3702      	adds	r7, #2
 800abbe:	1d1a      	adds	r2, r3, #4
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	9207      	str	r2, [sp, #28]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	db2d      	blt.n	800ac24 <_vfiprintf_r+0x1dc>
 800abc8:	9309      	str	r3, [sp, #36]	; 0x24
 800abca:	2203      	movs	r2, #3
 800abcc:	7839      	ldrb	r1, [r7, #0]
 800abce:	4837      	ldr	r0, [pc, #220]	; (800acac <_vfiprintf_r+0x264>)
 800abd0:	f7ff f806 	bl	8009be0 <memchr>
 800abd4:	2800      	cmp	r0, #0
 800abd6:	d007      	beq.n	800abe8 <_vfiprintf_r+0x1a0>
 800abd8:	4b34      	ldr	r3, [pc, #208]	; (800acac <_vfiprintf_r+0x264>)
 800abda:	682a      	ldr	r2, [r5, #0]
 800abdc:	1ac0      	subs	r0, r0, r3
 800abde:	2340      	movs	r3, #64	; 0x40
 800abe0:	4083      	lsls	r3, r0
 800abe2:	4313      	orrs	r3, r2
 800abe4:	3701      	adds	r7, #1
 800abe6:	602b      	str	r3, [r5, #0]
 800abe8:	7839      	ldrb	r1, [r7, #0]
 800abea:	1c7b      	adds	r3, r7, #1
 800abec:	2206      	movs	r2, #6
 800abee:	4830      	ldr	r0, [pc, #192]	; (800acb0 <_vfiprintf_r+0x268>)
 800abf0:	9303      	str	r3, [sp, #12]
 800abf2:	7629      	strb	r1, [r5, #24]
 800abf4:	f7fe fff4 	bl	8009be0 <memchr>
 800abf8:	2800      	cmp	r0, #0
 800abfa:	d045      	beq.n	800ac88 <_vfiprintf_r+0x240>
 800abfc:	4b2d      	ldr	r3, [pc, #180]	; (800acb4 <_vfiprintf_r+0x26c>)
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d127      	bne.n	800ac52 <_vfiprintf_r+0x20a>
 800ac02:	2207      	movs	r2, #7
 800ac04:	9b07      	ldr	r3, [sp, #28]
 800ac06:	3307      	adds	r3, #7
 800ac08:	4393      	bics	r3, r2
 800ac0a:	3308      	adds	r3, #8
 800ac0c:	9307      	str	r3, [sp, #28]
 800ac0e:	696b      	ldr	r3, [r5, #20]
 800ac10:	9a04      	ldr	r2, [sp, #16]
 800ac12:	189b      	adds	r3, r3, r2
 800ac14:	616b      	str	r3, [r5, #20]
 800ac16:	e75d      	b.n	800aad4 <_vfiprintf_r+0x8c>
 800ac18:	210a      	movs	r1, #10
 800ac1a:	434b      	muls	r3, r1
 800ac1c:	4667      	mov	r7, ip
 800ac1e:	189b      	adds	r3, r3, r2
 800ac20:	3909      	subs	r1, #9
 800ac22:	e7a3      	b.n	800ab6c <_vfiprintf_r+0x124>
 800ac24:	2301      	movs	r3, #1
 800ac26:	425b      	negs	r3, r3
 800ac28:	e7ce      	b.n	800abc8 <_vfiprintf_r+0x180>
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	001a      	movs	r2, r3
 800ac2e:	3701      	adds	r7, #1
 800ac30:	606b      	str	r3, [r5, #4]
 800ac32:	7839      	ldrb	r1, [r7, #0]
 800ac34:	1c78      	adds	r0, r7, #1
 800ac36:	3930      	subs	r1, #48	; 0x30
 800ac38:	4684      	mov	ip, r0
 800ac3a:	2909      	cmp	r1, #9
 800ac3c:	d903      	bls.n	800ac46 <_vfiprintf_r+0x1fe>
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d0c3      	beq.n	800abca <_vfiprintf_r+0x182>
 800ac42:	9209      	str	r2, [sp, #36]	; 0x24
 800ac44:	e7c1      	b.n	800abca <_vfiprintf_r+0x182>
 800ac46:	230a      	movs	r3, #10
 800ac48:	435a      	muls	r2, r3
 800ac4a:	4667      	mov	r7, ip
 800ac4c:	1852      	adds	r2, r2, r1
 800ac4e:	3b09      	subs	r3, #9
 800ac50:	e7ef      	b.n	800ac32 <_vfiprintf_r+0x1ea>
 800ac52:	ab07      	add	r3, sp, #28
 800ac54:	9300      	str	r3, [sp, #0]
 800ac56:	0022      	movs	r2, r4
 800ac58:	0029      	movs	r1, r5
 800ac5a:	0030      	movs	r0, r6
 800ac5c:	4b16      	ldr	r3, [pc, #88]	; (800acb8 <_vfiprintf_r+0x270>)
 800ac5e:	f7fc f8bb 	bl	8006dd8 <_printf_float>
 800ac62:	9004      	str	r0, [sp, #16]
 800ac64:	9b04      	ldr	r3, [sp, #16]
 800ac66:	3301      	adds	r3, #1
 800ac68:	d1d1      	bne.n	800ac0e <_vfiprintf_r+0x1c6>
 800ac6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ac6c:	07db      	lsls	r3, r3, #31
 800ac6e:	d405      	bmi.n	800ac7c <_vfiprintf_r+0x234>
 800ac70:	89a3      	ldrh	r3, [r4, #12]
 800ac72:	059b      	lsls	r3, r3, #22
 800ac74:	d402      	bmi.n	800ac7c <_vfiprintf_r+0x234>
 800ac76:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac78:	f7ff fe7c 	bl	800a974 <__retarget_lock_release_recursive>
 800ac7c:	89a3      	ldrh	r3, [r4, #12]
 800ac7e:	065b      	lsls	r3, r3, #25
 800ac80:	d500      	bpl.n	800ac84 <_vfiprintf_r+0x23c>
 800ac82:	e70a      	b.n	800aa9a <_vfiprintf_r+0x52>
 800ac84:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ac86:	e70a      	b.n	800aa9e <_vfiprintf_r+0x56>
 800ac88:	ab07      	add	r3, sp, #28
 800ac8a:	9300      	str	r3, [sp, #0]
 800ac8c:	0022      	movs	r2, r4
 800ac8e:	0029      	movs	r1, r5
 800ac90:	0030      	movs	r0, r6
 800ac92:	4b09      	ldr	r3, [pc, #36]	; (800acb8 <_vfiprintf_r+0x270>)
 800ac94:	f7fc fb52 	bl	800733c <_printf_i>
 800ac98:	e7e3      	b.n	800ac62 <_vfiprintf_r+0x21a>
 800ac9a:	46c0      	nop			; (mov r8, r8)
 800ac9c:	0800baf4 	.word	0x0800baf4
 800aca0:	0800bb14 	.word	0x0800bb14
 800aca4:	0800bad4 	.word	0x0800bad4
 800aca8:	0800ba84 	.word	0x0800ba84
 800acac:	0800ba8a 	.word	0x0800ba8a
 800acb0:	0800ba8e 	.word	0x0800ba8e
 800acb4:	08006dd9 	.word	0x08006dd9
 800acb8:	0800aa25 	.word	0x0800aa25

0800acbc <__swbuf_r>:
 800acbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acbe:	0005      	movs	r5, r0
 800acc0:	000e      	movs	r6, r1
 800acc2:	0014      	movs	r4, r2
 800acc4:	2800      	cmp	r0, #0
 800acc6:	d004      	beq.n	800acd2 <__swbuf_r+0x16>
 800acc8:	6983      	ldr	r3, [r0, #24]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d101      	bne.n	800acd2 <__swbuf_r+0x16>
 800acce:	f000 f9f9 	bl	800b0c4 <__sinit>
 800acd2:	4b22      	ldr	r3, [pc, #136]	; (800ad5c <__swbuf_r+0xa0>)
 800acd4:	429c      	cmp	r4, r3
 800acd6:	d12e      	bne.n	800ad36 <__swbuf_r+0x7a>
 800acd8:	686c      	ldr	r4, [r5, #4]
 800acda:	69a3      	ldr	r3, [r4, #24]
 800acdc:	60a3      	str	r3, [r4, #8]
 800acde:	89a3      	ldrh	r3, [r4, #12]
 800ace0:	071b      	lsls	r3, r3, #28
 800ace2:	d532      	bpl.n	800ad4a <__swbuf_r+0x8e>
 800ace4:	6923      	ldr	r3, [r4, #16]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d02f      	beq.n	800ad4a <__swbuf_r+0x8e>
 800acea:	6823      	ldr	r3, [r4, #0]
 800acec:	6922      	ldr	r2, [r4, #16]
 800acee:	b2f7      	uxtb	r7, r6
 800acf0:	1a98      	subs	r0, r3, r2
 800acf2:	6963      	ldr	r3, [r4, #20]
 800acf4:	b2f6      	uxtb	r6, r6
 800acf6:	4283      	cmp	r3, r0
 800acf8:	dc05      	bgt.n	800ad06 <__swbuf_r+0x4a>
 800acfa:	0021      	movs	r1, r4
 800acfc:	0028      	movs	r0, r5
 800acfe:	f000 f93f 	bl	800af80 <_fflush_r>
 800ad02:	2800      	cmp	r0, #0
 800ad04:	d127      	bne.n	800ad56 <__swbuf_r+0x9a>
 800ad06:	68a3      	ldr	r3, [r4, #8]
 800ad08:	3001      	adds	r0, #1
 800ad0a:	3b01      	subs	r3, #1
 800ad0c:	60a3      	str	r3, [r4, #8]
 800ad0e:	6823      	ldr	r3, [r4, #0]
 800ad10:	1c5a      	adds	r2, r3, #1
 800ad12:	6022      	str	r2, [r4, #0]
 800ad14:	701f      	strb	r7, [r3, #0]
 800ad16:	6963      	ldr	r3, [r4, #20]
 800ad18:	4283      	cmp	r3, r0
 800ad1a:	d004      	beq.n	800ad26 <__swbuf_r+0x6a>
 800ad1c:	89a3      	ldrh	r3, [r4, #12]
 800ad1e:	07db      	lsls	r3, r3, #31
 800ad20:	d507      	bpl.n	800ad32 <__swbuf_r+0x76>
 800ad22:	2e0a      	cmp	r6, #10
 800ad24:	d105      	bne.n	800ad32 <__swbuf_r+0x76>
 800ad26:	0021      	movs	r1, r4
 800ad28:	0028      	movs	r0, r5
 800ad2a:	f000 f929 	bl	800af80 <_fflush_r>
 800ad2e:	2800      	cmp	r0, #0
 800ad30:	d111      	bne.n	800ad56 <__swbuf_r+0x9a>
 800ad32:	0030      	movs	r0, r6
 800ad34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad36:	4b0a      	ldr	r3, [pc, #40]	; (800ad60 <__swbuf_r+0xa4>)
 800ad38:	429c      	cmp	r4, r3
 800ad3a:	d101      	bne.n	800ad40 <__swbuf_r+0x84>
 800ad3c:	68ac      	ldr	r4, [r5, #8]
 800ad3e:	e7cc      	b.n	800acda <__swbuf_r+0x1e>
 800ad40:	4b08      	ldr	r3, [pc, #32]	; (800ad64 <__swbuf_r+0xa8>)
 800ad42:	429c      	cmp	r4, r3
 800ad44:	d1c9      	bne.n	800acda <__swbuf_r+0x1e>
 800ad46:	68ec      	ldr	r4, [r5, #12]
 800ad48:	e7c7      	b.n	800acda <__swbuf_r+0x1e>
 800ad4a:	0021      	movs	r1, r4
 800ad4c:	0028      	movs	r0, r5
 800ad4e:	f000 f80b 	bl	800ad68 <__swsetup_r>
 800ad52:	2800      	cmp	r0, #0
 800ad54:	d0c9      	beq.n	800acea <__swbuf_r+0x2e>
 800ad56:	2601      	movs	r6, #1
 800ad58:	4276      	negs	r6, r6
 800ad5a:	e7ea      	b.n	800ad32 <__swbuf_r+0x76>
 800ad5c:	0800baf4 	.word	0x0800baf4
 800ad60:	0800bb14 	.word	0x0800bb14
 800ad64:	0800bad4 	.word	0x0800bad4

0800ad68 <__swsetup_r>:
 800ad68:	4b37      	ldr	r3, [pc, #220]	; (800ae48 <__swsetup_r+0xe0>)
 800ad6a:	b570      	push	{r4, r5, r6, lr}
 800ad6c:	681d      	ldr	r5, [r3, #0]
 800ad6e:	0006      	movs	r6, r0
 800ad70:	000c      	movs	r4, r1
 800ad72:	2d00      	cmp	r5, #0
 800ad74:	d005      	beq.n	800ad82 <__swsetup_r+0x1a>
 800ad76:	69ab      	ldr	r3, [r5, #24]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d102      	bne.n	800ad82 <__swsetup_r+0x1a>
 800ad7c:	0028      	movs	r0, r5
 800ad7e:	f000 f9a1 	bl	800b0c4 <__sinit>
 800ad82:	4b32      	ldr	r3, [pc, #200]	; (800ae4c <__swsetup_r+0xe4>)
 800ad84:	429c      	cmp	r4, r3
 800ad86:	d10f      	bne.n	800ada8 <__swsetup_r+0x40>
 800ad88:	686c      	ldr	r4, [r5, #4]
 800ad8a:	230c      	movs	r3, #12
 800ad8c:	5ee2      	ldrsh	r2, [r4, r3]
 800ad8e:	b293      	uxth	r3, r2
 800ad90:	0711      	lsls	r1, r2, #28
 800ad92:	d42d      	bmi.n	800adf0 <__swsetup_r+0x88>
 800ad94:	06d9      	lsls	r1, r3, #27
 800ad96:	d411      	bmi.n	800adbc <__swsetup_r+0x54>
 800ad98:	2309      	movs	r3, #9
 800ad9a:	2001      	movs	r0, #1
 800ad9c:	6033      	str	r3, [r6, #0]
 800ad9e:	3337      	adds	r3, #55	; 0x37
 800ada0:	4313      	orrs	r3, r2
 800ada2:	81a3      	strh	r3, [r4, #12]
 800ada4:	4240      	negs	r0, r0
 800ada6:	bd70      	pop	{r4, r5, r6, pc}
 800ada8:	4b29      	ldr	r3, [pc, #164]	; (800ae50 <__swsetup_r+0xe8>)
 800adaa:	429c      	cmp	r4, r3
 800adac:	d101      	bne.n	800adb2 <__swsetup_r+0x4a>
 800adae:	68ac      	ldr	r4, [r5, #8]
 800adb0:	e7eb      	b.n	800ad8a <__swsetup_r+0x22>
 800adb2:	4b28      	ldr	r3, [pc, #160]	; (800ae54 <__swsetup_r+0xec>)
 800adb4:	429c      	cmp	r4, r3
 800adb6:	d1e8      	bne.n	800ad8a <__swsetup_r+0x22>
 800adb8:	68ec      	ldr	r4, [r5, #12]
 800adba:	e7e6      	b.n	800ad8a <__swsetup_r+0x22>
 800adbc:	075b      	lsls	r3, r3, #29
 800adbe:	d513      	bpl.n	800ade8 <__swsetup_r+0x80>
 800adc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800adc2:	2900      	cmp	r1, #0
 800adc4:	d008      	beq.n	800add8 <__swsetup_r+0x70>
 800adc6:	0023      	movs	r3, r4
 800adc8:	3344      	adds	r3, #68	; 0x44
 800adca:	4299      	cmp	r1, r3
 800adcc:	d002      	beq.n	800add4 <__swsetup_r+0x6c>
 800adce:	0030      	movs	r0, r6
 800add0:	f7fb fe76 	bl	8006ac0 <_free_r>
 800add4:	2300      	movs	r3, #0
 800add6:	6363      	str	r3, [r4, #52]	; 0x34
 800add8:	2224      	movs	r2, #36	; 0x24
 800adda:	89a3      	ldrh	r3, [r4, #12]
 800addc:	4393      	bics	r3, r2
 800adde:	81a3      	strh	r3, [r4, #12]
 800ade0:	2300      	movs	r3, #0
 800ade2:	6063      	str	r3, [r4, #4]
 800ade4:	6923      	ldr	r3, [r4, #16]
 800ade6:	6023      	str	r3, [r4, #0]
 800ade8:	2308      	movs	r3, #8
 800adea:	89a2      	ldrh	r2, [r4, #12]
 800adec:	4313      	orrs	r3, r2
 800adee:	81a3      	strh	r3, [r4, #12]
 800adf0:	6923      	ldr	r3, [r4, #16]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d10b      	bne.n	800ae0e <__swsetup_r+0xa6>
 800adf6:	21a0      	movs	r1, #160	; 0xa0
 800adf8:	2280      	movs	r2, #128	; 0x80
 800adfa:	89a3      	ldrh	r3, [r4, #12]
 800adfc:	0089      	lsls	r1, r1, #2
 800adfe:	0092      	lsls	r2, r2, #2
 800ae00:	400b      	ands	r3, r1
 800ae02:	4293      	cmp	r3, r2
 800ae04:	d003      	beq.n	800ae0e <__swsetup_r+0xa6>
 800ae06:	0021      	movs	r1, r4
 800ae08:	0030      	movs	r0, r6
 800ae0a:	f000 fa23 	bl	800b254 <__smakebuf_r>
 800ae0e:	220c      	movs	r2, #12
 800ae10:	5ea3      	ldrsh	r3, [r4, r2]
 800ae12:	2001      	movs	r0, #1
 800ae14:	001a      	movs	r2, r3
 800ae16:	b299      	uxth	r1, r3
 800ae18:	4002      	ands	r2, r0
 800ae1a:	4203      	tst	r3, r0
 800ae1c:	d00f      	beq.n	800ae3e <__swsetup_r+0xd6>
 800ae1e:	2200      	movs	r2, #0
 800ae20:	60a2      	str	r2, [r4, #8]
 800ae22:	6962      	ldr	r2, [r4, #20]
 800ae24:	4252      	negs	r2, r2
 800ae26:	61a2      	str	r2, [r4, #24]
 800ae28:	2000      	movs	r0, #0
 800ae2a:	6922      	ldr	r2, [r4, #16]
 800ae2c:	4282      	cmp	r2, r0
 800ae2e:	d1ba      	bne.n	800ada6 <__swsetup_r+0x3e>
 800ae30:	060a      	lsls	r2, r1, #24
 800ae32:	d5b8      	bpl.n	800ada6 <__swsetup_r+0x3e>
 800ae34:	2240      	movs	r2, #64	; 0x40
 800ae36:	4313      	orrs	r3, r2
 800ae38:	81a3      	strh	r3, [r4, #12]
 800ae3a:	3801      	subs	r0, #1
 800ae3c:	e7b3      	b.n	800ada6 <__swsetup_r+0x3e>
 800ae3e:	0788      	lsls	r0, r1, #30
 800ae40:	d400      	bmi.n	800ae44 <__swsetup_r+0xdc>
 800ae42:	6962      	ldr	r2, [r4, #20]
 800ae44:	60a2      	str	r2, [r4, #8]
 800ae46:	e7ef      	b.n	800ae28 <__swsetup_r+0xc0>
 800ae48:	2000000c 	.word	0x2000000c
 800ae4c:	0800baf4 	.word	0x0800baf4
 800ae50:	0800bb14 	.word	0x0800bb14
 800ae54:	0800bad4 	.word	0x0800bad4

0800ae58 <abort>:
 800ae58:	2006      	movs	r0, #6
 800ae5a:	b510      	push	{r4, lr}
 800ae5c:	f000 fa70 	bl	800b340 <raise>
 800ae60:	2001      	movs	r0, #1
 800ae62:	f7f9 f835 	bl	8003ed0 <_exit>
	...

0800ae68 <__sflush_r>:
 800ae68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ae6a:	898b      	ldrh	r3, [r1, #12]
 800ae6c:	0005      	movs	r5, r0
 800ae6e:	000c      	movs	r4, r1
 800ae70:	071a      	lsls	r2, r3, #28
 800ae72:	d45f      	bmi.n	800af34 <__sflush_r+0xcc>
 800ae74:	684a      	ldr	r2, [r1, #4]
 800ae76:	2a00      	cmp	r2, #0
 800ae78:	dc04      	bgt.n	800ae84 <__sflush_r+0x1c>
 800ae7a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800ae7c:	2a00      	cmp	r2, #0
 800ae7e:	dc01      	bgt.n	800ae84 <__sflush_r+0x1c>
 800ae80:	2000      	movs	r0, #0
 800ae82:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ae84:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ae86:	2f00      	cmp	r7, #0
 800ae88:	d0fa      	beq.n	800ae80 <__sflush_r+0x18>
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	2180      	movs	r1, #128	; 0x80
 800ae8e:	682e      	ldr	r6, [r5, #0]
 800ae90:	602a      	str	r2, [r5, #0]
 800ae92:	001a      	movs	r2, r3
 800ae94:	0149      	lsls	r1, r1, #5
 800ae96:	400a      	ands	r2, r1
 800ae98:	420b      	tst	r3, r1
 800ae9a:	d034      	beq.n	800af06 <__sflush_r+0x9e>
 800ae9c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ae9e:	89a3      	ldrh	r3, [r4, #12]
 800aea0:	075b      	lsls	r3, r3, #29
 800aea2:	d506      	bpl.n	800aeb2 <__sflush_r+0x4a>
 800aea4:	6863      	ldr	r3, [r4, #4]
 800aea6:	1ac0      	subs	r0, r0, r3
 800aea8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d001      	beq.n	800aeb2 <__sflush_r+0x4a>
 800aeae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aeb0:	1ac0      	subs	r0, r0, r3
 800aeb2:	0002      	movs	r2, r0
 800aeb4:	6a21      	ldr	r1, [r4, #32]
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	0028      	movs	r0, r5
 800aeba:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800aebc:	47b8      	blx	r7
 800aebe:	89a1      	ldrh	r1, [r4, #12]
 800aec0:	1c43      	adds	r3, r0, #1
 800aec2:	d106      	bne.n	800aed2 <__sflush_r+0x6a>
 800aec4:	682b      	ldr	r3, [r5, #0]
 800aec6:	2b1d      	cmp	r3, #29
 800aec8:	d831      	bhi.n	800af2e <__sflush_r+0xc6>
 800aeca:	4a2c      	ldr	r2, [pc, #176]	; (800af7c <__sflush_r+0x114>)
 800aecc:	40da      	lsrs	r2, r3
 800aece:	07d3      	lsls	r3, r2, #31
 800aed0:	d52d      	bpl.n	800af2e <__sflush_r+0xc6>
 800aed2:	2300      	movs	r3, #0
 800aed4:	6063      	str	r3, [r4, #4]
 800aed6:	6923      	ldr	r3, [r4, #16]
 800aed8:	6023      	str	r3, [r4, #0]
 800aeda:	04cb      	lsls	r3, r1, #19
 800aedc:	d505      	bpl.n	800aeea <__sflush_r+0x82>
 800aede:	1c43      	adds	r3, r0, #1
 800aee0:	d102      	bne.n	800aee8 <__sflush_r+0x80>
 800aee2:	682b      	ldr	r3, [r5, #0]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d100      	bne.n	800aeea <__sflush_r+0x82>
 800aee8:	6560      	str	r0, [r4, #84]	; 0x54
 800aeea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aeec:	602e      	str	r6, [r5, #0]
 800aeee:	2900      	cmp	r1, #0
 800aef0:	d0c6      	beq.n	800ae80 <__sflush_r+0x18>
 800aef2:	0023      	movs	r3, r4
 800aef4:	3344      	adds	r3, #68	; 0x44
 800aef6:	4299      	cmp	r1, r3
 800aef8:	d002      	beq.n	800af00 <__sflush_r+0x98>
 800aefa:	0028      	movs	r0, r5
 800aefc:	f7fb fde0 	bl	8006ac0 <_free_r>
 800af00:	2000      	movs	r0, #0
 800af02:	6360      	str	r0, [r4, #52]	; 0x34
 800af04:	e7bd      	b.n	800ae82 <__sflush_r+0x1a>
 800af06:	2301      	movs	r3, #1
 800af08:	0028      	movs	r0, r5
 800af0a:	6a21      	ldr	r1, [r4, #32]
 800af0c:	47b8      	blx	r7
 800af0e:	1c43      	adds	r3, r0, #1
 800af10:	d1c5      	bne.n	800ae9e <__sflush_r+0x36>
 800af12:	682b      	ldr	r3, [r5, #0]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d0c2      	beq.n	800ae9e <__sflush_r+0x36>
 800af18:	2b1d      	cmp	r3, #29
 800af1a:	d001      	beq.n	800af20 <__sflush_r+0xb8>
 800af1c:	2b16      	cmp	r3, #22
 800af1e:	d101      	bne.n	800af24 <__sflush_r+0xbc>
 800af20:	602e      	str	r6, [r5, #0]
 800af22:	e7ad      	b.n	800ae80 <__sflush_r+0x18>
 800af24:	2340      	movs	r3, #64	; 0x40
 800af26:	89a2      	ldrh	r2, [r4, #12]
 800af28:	4313      	orrs	r3, r2
 800af2a:	81a3      	strh	r3, [r4, #12]
 800af2c:	e7a9      	b.n	800ae82 <__sflush_r+0x1a>
 800af2e:	2340      	movs	r3, #64	; 0x40
 800af30:	430b      	orrs	r3, r1
 800af32:	e7fa      	b.n	800af2a <__sflush_r+0xc2>
 800af34:	690f      	ldr	r7, [r1, #16]
 800af36:	2f00      	cmp	r7, #0
 800af38:	d0a2      	beq.n	800ae80 <__sflush_r+0x18>
 800af3a:	680a      	ldr	r2, [r1, #0]
 800af3c:	600f      	str	r7, [r1, #0]
 800af3e:	1bd2      	subs	r2, r2, r7
 800af40:	9201      	str	r2, [sp, #4]
 800af42:	2200      	movs	r2, #0
 800af44:	079b      	lsls	r3, r3, #30
 800af46:	d100      	bne.n	800af4a <__sflush_r+0xe2>
 800af48:	694a      	ldr	r2, [r1, #20]
 800af4a:	60a2      	str	r2, [r4, #8]
 800af4c:	9b01      	ldr	r3, [sp, #4]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	dc00      	bgt.n	800af54 <__sflush_r+0xec>
 800af52:	e795      	b.n	800ae80 <__sflush_r+0x18>
 800af54:	003a      	movs	r2, r7
 800af56:	0028      	movs	r0, r5
 800af58:	9b01      	ldr	r3, [sp, #4]
 800af5a:	6a21      	ldr	r1, [r4, #32]
 800af5c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800af5e:	47b0      	blx	r6
 800af60:	2800      	cmp	r0, #0
 800af62:	dc06      	bgt.n	800af72 <__sflush_r+0x10a>
 800af64:	2340      	movs	r3, #64	; 0x40
 800af66:	2001      	movs	r0, #1
 800af68:	89a2      	ldrh	r2, [r4, #12]
 800af6a:	4240      	negs	r0, r0
 800af6c:	4313      	orrs	r3, r2
 800af6e:	81a3      	strh	r3, [r4, #12]
 800af70:	e787      	b.n	800ae82 <__sflush_r+0x1a>
 800af72:	9b01      	ldr	r3, [sp, #4]
 800af74:	183f      	adds	r7, r7, r0
 800af76:	1a1b      	subs	r3, r3, r0
 800af78:	9301      	str	r3, [sp, #4]
 800af7a:	e7e7      	b.n	800af4c <__sflush_r+0xe4>
 800af7c:	20400001 	.word	0x20400001

0800af80 <_fflush_r>:
 800af80:	690b      	ldr	r3, [r1, #16]
 800af82:	b570      	push	{r4, r5, r6, lr}
 800af84:	0005      	movs	r5, r0
 800af86:	000c      	movs	r4, r1
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d102      	bne.n	800af92 <_fflush_r+0x12>
 800af8c:	2500      	movs	r5, #0
 800af8e:	0028      	movs	r0, r5
 800af90:	bd70      	pop	{r4, r5, r6, pc}
 800af92:	2800      	cmp	r0, #0
 800af94:	d004      	beq.n	800afa0 <_fflush_r+0x20>
 800af96:	6983      	ldr	r3, [r0, #24]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d101      	bne.n	800afa0 <_fflush_r+0x20>
 800af9c:	f000 f892 	bl	800b0c4 <__sinit>
 800afa0:	4b14      	ldr	r3, [pc, #80]	; (800aff4 <_fflush_r+0x74>)
 800afa2:	429c      	cmp	r4, r3
 800afa4:	d11b      	bne.n	800afde <_fflush_r+0x5e>
 800afa6:	686c      	ldr	r4, [r5, #4]
 800afa8:	220c      	movs	r2, #12
 800afaa:	5ea3      	ldrsh	r3, [r4, r2]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d0ed      	beq.n	800af8c <_fflush_r+0xc>
 800afb0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800afb2:	07d2      	lsls	r2, r2, #31
 800afb4:	d404      	bmi.n	800afc0 <_fflush_r+0x40>
 800afb6:	059b      	lsls	r3, r3, #22
 800afb8:	d402      	bmi.n	800afc0 <_fflush_r+0x40>
 800afba:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800afbc:	f7ff fcd9 	bl	800a972 <__retarget_lock_acquire_recursive>
 800afc0:	0028      	movs	r0, r5
 800afc2:	0021      	movs	r1, r4
 800afc4:	f7ff ff50 	bl	800ae68 <__sflush_r>
 800afc8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800afca:	0005      	movs	r5, r0
 800afcc:	07db      	lsls	r3, r3, #31
 800afce:	d4de      	bmi.n	800af8e <_fflush_r+0xe>
 800afd0:	89a3      	ldrh	r3, [r4, #12]
 800afd2:	059b      	lsls	r3, r3, #22
 800afd4:	d4db      	bmi.n	800af8e <_fflush_r+0xe>
 800afd6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800afd8:	f7ff fccc 	bl	800a974 <__retarget_lock_release_recursive>
 800afdc:	e7d7      	b.n	800af8e <_fflush_r+0xe>
 800afde:	4b06      	ldr	r3, [pc, #24]	; (800aff8 <_fflush_r+0x78>)
 800afe0:	429c      	cmp	r4, r3
 800afe2:	d101      	bne.n	800afe8 <_fflush_r+0x68>
 800afe4:	68ac      	ldr	r4, [r5, #8]
 800afe6:	e7df      	b.n	800afa8 <_fflush_r+0x28>
 800afe8:	4b04      	ldr	r3, [pc, #16]	; (800affc <_fflush_r+0x7c>)
 800afea:	429c      	cmp	r4, r3
 800afec:	d1dc      	bne.n	800afa8 <_fflush_r+0x28>
 800afee:	68ec      	ldr	r4, [r5, #12]
 800aff0:	e7da      	b.n	800afa8 <_fflush_r+0x28>
 800aff2:	46c0      	nop			; (mov r8, r8)
 800aff4:	0800baf4 	.word	0x0800baf4
 800aff8:	0800bb14 	.word	0x0800bb14
 800affc:	0800bad4 	.word	0x0800bad4

0800b000 <std>:
 800b000:	2300      	movs	r3, #0
 800b002:	b510      	push	{r4, lr}
 800b004:	0004      	movs	r4, r0
 800b006:	6003      	str	r3, [r0, #0]
 800b008:	6043      	str	r3, [r0, #4]
 800b00a:	6083      	str	r3, [r0, #8]
 800b00c:	8181      	strh	r1, [r0, #12]
 800b00e:	6643      	str	r3, [r0, #100]	; 0x64
 800b010:	0019      	movs	r1, r3
 800b012:	81c2      	strh	r2, [r0, #14]
 800b014:	6103      	str	r3, [r0, #16]
 800b016:	6143      	str	r3, [r0, #20]
 800b018:	6183      	str	r3, [r0, #24]
 800b01a:	2208      	movs	r2, #8
 800b01c:	305c      	adds	r0, #92	; 0x5c
 800b01e:	f7fb fd46 	bl	8006aae <memset>
 800b022:	4b05      	ldr	r3, [pc, #20]	; (800b038 <std+0x38>)
 800b024:	6224      	str	r4, [r4, #32]
 800b026:	6263      	str	r3, [r4, #36]	; 0x24
 800b028:	4b04      	ldr	r3, [pc, #16]	; (800b03c <std+0x3c>)
 800b02a:	62a3      	str	r3, [r4, #40]	; 0x28
 800b02c:	4b04      	ldr	r3, [pc, #16]	; (800b040 <std+0x40>)
 800b02e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b030:	4b04      	ldr	r3, [pc, #16]	; (800b044 <std+0x44>)
 800b032:	6323      	str	r3, [r4, #48]	; 0x30
 800b034:	bd10      	pop	{r4, pc}
 800b036:	46c0      	nop			; (mov r8, r8)
 800b038:	0800b381 	.word	0x0800b381
 800b03c:	0800b3a9 	.word	0x0800b3a9
 800b040:	0800b3e1 	.word	0x0800b3e1
 800b044:	0800b40d 	.word	0x0800b40d

0800b048 <_cleanup_r>:
 800b048:	b510      	push	{r4, lr}
 800b04a:	4902      	ldr	r1, [pc, #8]	; (800b054 <_cleanup_r+0xc>)
 800b04c:	f000 f8ba 	bl	800b1c4 <_fwalk_reent>
 800b050:	bd10      	pop	{r4, pc}
 800b052:	46c0      	nop			; (mov r8, r8)
 800b054:	0800af81 	.word	0x0800af81

0800b058 <__sfmoreglue>:
 800b058:	b570      	push	{r4, r5, r6, lr}
 800b05a:	2568      	movs	r5, #104	; 0x68
 800b05c:	1e4a      	subs	r2, r1, #1
 800b05e:	4355      	muls	r5, r2
 800b060:	000e      	movs	r6, r1
 800b062:	0029      	movs	r1, r5
 800b064:	3174      	adds	r1, #116	; 0x74
 800b066:	f7fb fd97 	bl	8006b98 <_malloc_r>
 800b06a:	1e04      	subs	r4, r0, #0
 800b06c:	d008      	beq.n	800b080 <__sfmoreglue+0x28>
 800b06e:	2100      	movs	r1, #0
 800b070:	002a      	movs	r2, r5
 800b072:	6001      	str	r1, [r0, #0]
 800b074:	6046      	str	r6, [r0, #4]
 800b076:	300c      	adds	r0, #12
 800b078:	60a0      	str	r0, [r4, #8]
 800b07a:	3268      	adds	r2, #104	; 0x68
 800b07c:	f7fb fd17 	bl	8006aae <memset>
 800b080:	0020      	movs	r0, r4
 800b082:	bd70      	pop	{r4, r5, r6, pc}

0800b084 <__sfp_lock_acquire>:
 800b084:	b510      	push	{r4, lr}
 800b086:	4802      	ldr	r0, [pc, #8]	; (800b090 <__sfp_lock_acquire+0xc>)
 800b088:	f7ff fc73 	bl	800a972 <__retarget_lock_acquire_recursive>
 800b08c:	bd10      	pop	{r4, pc}
 800b08e:	46c0      	nop			; (mov r8, r8)
 800b090:	2000054d 	.word	0x2000054d

0800b094 <__sfp_lock_release>:
 800b094:	b510      	push	{r4, lr}
 800b096:	4802      	ldr	r0, [pc, #8]	; (800b0a0 <__sfp_lock_release+0xc>)
 800b098:	f7ff fc6c 	bl	800a974 <__retarget_lock_release_recursive>
 800b09c:	bd10      	pop	{r4, pc}
 800b09e:	46c0      	nop			; (mov r8, r8)
 800b0a0:	2000054d 	.word	0x2000054d

0800b0a4 <__sinit_lock_acquire>:
 800b0a4:	b510      	push	{r4, lr}
 800b0a6:	4802      	ldr	r0, [pc, #8]	; (800b0b0 <__sinit_lock_acquire+0xc>)
 800b0a8:	f7ff fc63 	bl	800a972 <__retarget_lock_acquire_recursive>
 800b0ac:	bd10      	pop	{r4, pc}
 800b0ae:	46c0      	nop			; (mov r8, r8)
 800b0b0:	2000054e 	.word	0x2000054e

0800b0b4 <__sinit_lock_release>:
 800b0b4:	b510      	push	{r4, lr}
 800b0b6:	4802      	ldr	r0, [pc, #8]	; (800b0c0 <__sinit_lock_release+0xc>)
 800b0b8:	f7ff fc5c 	bl	800a974 <__retarget_lock_release_recursive>
 800b0bc:	bd10      	pop	{r4, pc}
 800b0be:	46c0      	nop			; (mov r8, r8)
 800b0c0:	2000054e 	.word	0x2000054e

0800b0c4 <__sinit>:
 800b0c4:	b513      	push	{r0, r1, r4, lr}
 800b0c6:	0004      	movs	r4, r0
 800b0c8:	f7ff ffec 	bl	800b0a4 <__sinit_lock_acquire>
 800b0cc:	69a3      	ldr	r3, [r4, #24]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d002      	beq.n	800b0d8 <__sinit+0x14>
 800b0d2:	f7ff ffef 	bl	800b0b4 <__sinit_lock_release>
 800b0d6:	bd13      	pop	{r0, r1, r4, pc}
 800b0d8:	64a3      	str	r3, [r4, #72]	; 0x48
 800b0da:	64e3      	str	r3, [r4, #76]	; 0x4c
 800b0dc:	6523      	str	r3, [r4, #80]	; 0x50
 800b0de:	4b13      	ldr	r3, [pc, #76]	; (800b12c <__sinit+0x68>)
 800b0e0:	4a13      	ldr	r2, [pc, #76]	; (800b130 <__sinit+0x6c>)
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	62a2      	str	r2, [r4, #40]	; 0x28
 800b0e6:	9301      	str	r3, [sp, #4]
 800b0e8:	42a3      	cmp	r3, r4
 800b0ea:	d101      	bne.n	800b0f0 <__sinit+0x2c>
 800b0ec:	2301      	movs	r3, #1
 800b0ee:	61a3      	str	r3, [r4, #24]
 800b0f0:	0020      	movs	r0, r4
 800b0f2:	f000 f81f 	bl	800b134 <__sfp>
 800b0f6:	6060      	str	r0, [r4, #4]
 800b0f8:	0020      	movs	r0, r4
 800b0fa:	f000 f81b 	bl	800b134 <__sfp>
 800b0fe:	60a0      	str	r0, [r4, #8]
 800b100:	0020      	movs	r0, r4
 800b102:	f000 f817 	bl	800b134 <__sfp>
 800b106:	2200      	movs	r2, #0
 800b108:	2104      	movs	r1, #4
 800b10a:	60e0      	str	r0, [r4, #12]
 800b10c:	6860      	ldr	r0, [r4, #4]
 800b10e:	f7ff ff77 	bl	800b000 <std>
 800b112:	2201      	movs	r2, #1
 800b114:	2109      	movs	r1, #9
 800b116:	68a0      	ldr	r0, [r4, #8]
 800b118:	f7ff ff72 	bl	800b000 <std>
 800b11c:	2202      	movs	r2, #2
 800b11e:	2112      	movs	r1, #18
 800b120:	68e0      	ldr	r0, [r4, #12]
 800b122:	f7ff ff6d 	bl	800b000 <std>
 800b126:	2301      	movs	r3, #1
 800b128:	61a3      	str	r3, [r4, #24]
 800b12a:	e7d2      	b.n	800b0d2 <__sinit+0xe>
 800b12c:	0800b78c 	.word	0x0800b78c
 800b130:	0800b049 	.word	0x0800b049

0800b134 <__sfp>:
 800b134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b136:	0007      	movs	r7, r0
 800b138:	f7ff ffa4 	bl	800b084 <__sfp_lock_acquire>
 800b13c:	4b1f      	ldr	r3, [pc, #124]	; (800b1bc <__sfp+0x88>)
 800b13e:	681e      	ldr	r6, [r3, #0]
 800b140:	69b3      	ldr	r3, [r6, #24]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d102      	bne.n	800b14c <__sfp+0x18>
 800b146:	0030      	movs	r0, r6
 800b148:	f7ff ffbc 	bl	800b0c4 <__sinit>
 800b14c:	3648      	adds	r6, #72	; 0x48
 800b14e:	68b4      	ldr	r4, [r6, #8]
 800b150:	6873      	ldr	r3, [r6, #4]
 800b152:	3b01      	subs	r3, #1
 800b154:	d504      	bpl.n	800b160 <__sfp+0x2c>
 800b156:	6833      	ldr	r3, [r6, #0]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d022      	beq.n	800b1a2 <__sfp+0x6e>
 800b15c:	6836      	ldr	r6, [r6, #0]
 800b15e:	e7f6      	b.n	800b14e <__sfp+0x1a>
 800b160:	220c      	movs	r2, #12
 800b162:	5ea5      	ldrsh	r5, [r4, r2]
 800b164:	2d00      	cmp	r5, #0
 800b166:	d11a      	bne.n	800b19e <__sfp+0x6a>
 800b168:	0020      	movs	r0, r4
 800b16a:	4b15      	ldr	r3, [pc, #84]	; (800b1c0 <__sfp+0x8c>)
 800b16c:	3058      	adds	r0, #88	; 0x58
 800b16e:	60e3      	str	r3, [r4, #12]
 800b170:	6665      	str	r5, [r4, #100]	; 0x64
 800b172:	f7ff fbfd 	bl	800a970 <__retarget_lock_init_recursive>
 800b176:	f7ff ff8d 	bl	800b094 <__sfp_lock_release>
 800b17a:	0020      	movs	r0, r4
 800b17c:	2208      	movs	r2, #8
 800b17e:	0029      	movs	r1, r5
 800b180:	6025      	str	r5, [r4, #0]
 800b182:	60a5      	str	r5, [r4, #8]
 800b184:	6065      	str	r5, [r4, #4]
 800b186:	6125      	str	r5, [r4, #16]
 800b188:	6165      	str	r5, [r4, #20]
 800b18a:	61a5      	str	r5, [r4, #24]
 800b18c:	305c      	adds	r0, #92	; 0x5c
 800b18e:	f7fb fc8e 	bl	8006aae <memset>
 800b192:	6365      	str	r5, [r4, #52]	; 0x34
 800b194:	63a5      	str	r5, [r4, #56]	; 0x38
 800b196:	64a5      	str	r5, [r4, #72]	; 0x48
 800b198:	64e5      	str	r5, [r4, #76]	; 0x4c
 800b19a:	0020      	movs	r0, r4
 800b19c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b19e:	3468      	adds	r4, #104	; 0x68
 800b1a0:	e7d7      	b.n	800b152 <__sfp+0x1e>
 800b1a2:	2104      	movs	r1, #4
 800b1a4:	0038      	movs	r0, r7
 800b1a6:	f7ff ff57 	bl	800b058 <__sfmoreglue>
 800b1aa:	1e04      	subs	r4, r0, #0
 800b1ac:	6030      	str	r0, [r6, #0]
 800b1ae:	d1d5      	bne.n	800b15c <__sfp+0x28>
 800b1b0:	f7ff ff70 	bl	800b094 <__sfp_lock_release>
 800b1b4:	230c      	movs	r3, #12
 800b1b6:	603b      	str	r3, [r7, #0]
 800b1b8:	e7ef      	b.n	800b19a <__sfp+0x66>
 800b1ba:	46c0      	nop			; (mov r8, r8)
 800b1bc:	0800b78c 	.word	0x0800b78c
 800b1c0:	ffff0001 	.word	0xffff0001

0800b1c4 <_fwalk_reent>:
 800b1c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b1c6:	0004      	movs	r4, r0
 800b1c8:	0006      	movs	r6, r0
 800b1ca:	2700      	movs	r7, #0
 800b1cc:	9101      	str	r1, [sp, #4]
 800b1ce:	3448      	adds	r4, #72	; 0x48
 800b1d0:	6863      	ldr	r3, [r4, #4]
 800b1d2:	68a5      	ldr	r5, [r4, #8]
 800b1d4:	9300      	str	r3, [sp, #0]
 800b1d6:	9b00      	ldr	r3, [sp, #0]
 800b1d8:	3b01      	subs	r3, #1
 800b1da:	9300      	str	r3, [sp, #0]
 800b1dc:	d504      	bpl.n	800b1e8 <_fwalk_reent+0x24>
 800b1de:	6824      	ldr	r4, [r4, #0]
 800b1e0:	2c00      	cmp	r4, #0
 800b1e2:	d1f5      	bne.n	800b1d0 <_fwalk_reent+0xc>
 800b1e4:	0038      	movs	r0, r7
 800b1e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b1e8:	89ab      	ldrh	r3, [r5, #12]
 800b1ea:	2b01      	cmp	r3, #1
 800b1ec:	d908      	bls.n	800b200 <_fwalk_reent+0x3c>
 800b1ee:	220e      	movs	r2, #14
 800b1f0:	5eab      	ldrsh	r3, [r5, r2]
 800b1f2:	3301      	adds	r3, #1
 800b1f4:	d004      	beq.n	800b200 <_fwalk_reent+0x3c>
 800b1f6:	0029      	movs	r1, r5
 800b1f8:	0030      	movs	r0, r6
 800b1fa:	9b01      	ldr	r3, [sp, #4]
 800b1fc:	4798      	blx	r3
 800b1fe:	4307      	orrs	r7, r0
 800b200:	3568      	adds	r5, #104	; 0x68
 800b202:	e7e8      	b.n	800b1d6 <_fwalk_reent+0x12>

0800b204 <__swhatbuf_r>:
 800b204:	b570      	push	{r4, r5, r6, lr}
 800b206:	000e      	movs	r6, r1
 800b208:	001d      	movs	r5, r3
 800b20a:	230e      	movs	r3, #14
 800b20c:	5ec9      	ldrsh	r1, [r1, r3]
 800b20e:	0014      	movs	r4, r2
 800b210:	b096      	sub	sp, #88	; 0x58
 800b212:	2900      	cmp	r1, #0
 800b214:	da08      	bge.n	800b228 <__swhatbuf_r+0x24>
 800b216:	220c      	movs	r2, #12
 800b218:	5eb3      	ldrsh	r3, [r6, r2]
 800b21a:	2200      	movs	r2, #0
 800b21c:	602a      	str	r2, [r5, #0]
 800b21e:	061b      	lsls	r3, r3, #24
 800b220:	d411      	bmi.n	800b246 <__swhatbuf_r+0x42>
 800b222:	2380      	movs	r3, #128	; 0x80
 800b224:	00db      	lsls	r3, r3, #3
 800b226:	e00f      	b.n	800b248 <__swhatbuf_r+0x44>
 800b228:	466a      	mov	r2, sp
 800b22a:	f000 f91b 	bl	800b464 <_fstat_r>
 800b22e:	2800      	cmp	r0, #0
 800b230:	dbf1      	blt.n	800b216 <__swhatbuf_r+0x12>
 800b232:	23f0      	movs	r3, #240	; 0xf0
 800b234:	9901      	ldr	r1, [sp, #4]
 800b236:	021b      	lsls	r3, r3, #8
 800b238:	4019      	ands	r1, r3
 800b23a:	4b05      	ldr	r3, [pc, #20]	; (800b250 <__swhatbuf_r+0x4c>)
 800b23c:	18c9      	adds	r1, r1, r3
 800b23e:	424b      	negs	r3, r1
 800b240:	4159      	adcs	r1, r3
 800b242:	6029      	str	r1, [r5, #0]
 800b244:	e7ed      	b.n	800b222 <__swhatbuf_r+0x1e>
 800b246:	2340      	movs	r3, #64	; 0x40
 800b248:	2000      	movs	r0, #0
 800b24a:	6023      	str	r3, [r4, #0]
 800b24c:	b016      	add	sp, #88	; 0x58
 800b24e:	bd70      	pop	{r4, r5, r6, pc}
 800b250:	ffffe000 	.word	0xffffe000

0800b254 <__smakebuf_r>:
 800b254:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b256:	2602      	movs	r6, #2
 800b258:	898b      	ldrh	r3, [r1, #12]
 800b25a:	0005      	movs	r5, r0
 800b25c:	000c      	movs	r4, r1
 800b25e:	4233      	tst	r3, r6
 800b260:	d006      	beq.n	800b270 <__smakebuf_r+0x1c>
 800b262:	0023      	movs	r3, r4
 800b264:	3347      	adds	r3, #71	; 0x47
 800b266:	6023      	str	r3, [r4, #0]
 800b268:	6123      	str	r3, [r4, #16]
 800b26a:	2301      	movs	r3, #1
 800b26c:	6163      	str	r3, [r4, #20]
 800b26e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800b270:	466a      	mov	r2, sp
 800b272:	ab01      	add	r3, sp, #4
 800b274:	f7ff ffc6 	bl	800b204 <__swhatbuf_r>
 800b278:	9900      	ldr	r1, [sp, #0]
 800b27a:	0007      	movs	r7, r0
 800b27c:	0028      	movs	r0, r5
 800b27e:	f7fb fc8b 	bl	8006b98 <_malloc_r>
 800b282:	2800      	cmp	r0, #0
 800b284:	d108      	bne.n	800b298 <__smakebuf_r+0x44>
 800b286:	220c      	movs	r2, #12
 800b288:	5ea3      	ldrsh	r3, [r4, r2]
 800b28a:	059a      	lsls	r2, r3, #22
 800b28c:	d4ef      	bmi.n	800b26e <__smakebuf_r+0x1a>
 800b28e:	2203      	movs	r2, #3
 800b290:	4393      	bics	r3, r2
 800b292:	431e      	orrs	r6, r3
 800b294:	81a6      	strh	r6, [r4, #12]
 800b296:	e7e4      	b.n	800b262 <__smakebuf_r+0xe>
 800b298:	4b0f      	ldr	r3, [pc, #60]	; (800b2d8 <__smakebuf_r+0x84>)
 800b29a:	62ab      	str	r3, [r5, #40]	; 0x28
 800b29c:	2380      	movs	r3, #128	; 0x80
 800b29e:	89a2      	ldrh	r2, [r4, #12]
 800b2a0:	6020      	str	r0, [r4, #0]
 800b2a2:	4313      	orrs	r3, r2
 800b2a4:	81a3      	strh	r3, [r4, #12]
 800b2a6:	9b00      	ldr	r3, [sp, #0]
 800b2a8:	6120      	str	r0, [r4, #16]
 800b2aa:	6163      	str	r3, [r4, #20]
 800b2ac:	9b01      	ldr	r3, [sp, #4]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d00d      	beq.n	800b2ce <__smakebuf_r+0x7a>
 800b2b2:	0028      	movs	r0, r5
 800b2b4:	230e      	movs	r3, #14
 800b2b6:	5ee1      	ldrsh	r1, [r4, r3]
 800b2b8:	f000 f8e6 	bl	800b488 <_isatty_r>
 800b2bc:	2800      	cmp	r0, #0
 800b2be:	d006      	beq.n	800b2ce <__smakebuf_r+0x7a>
 800b2c0:	2203      	movs	r2, #3
 800b2c2:	89a3      	ldrh	r3, [r4, #12]
 800b2c4:	4393      	bics	r3, r2
 800b2c6:	001a      	movs	r2, r3
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	4313      	orrs	r3, r2
 800b2cc:	81a3      	strh	r3, [r4, #12]
 800b2ce:	89a0      	ldrh	r0, [r4, #12]
 800b2d0:	4307      	orrs	r7, r0
 800b2d2:	81a7      	strh	r7, [r4, #12]
 800b2d4:	e7cb      	b.n	800b26e <__smakebuf_r+0x1a>
 800b2d6:	46c0      	nop			; (mov r8, r8)
 800b2d8:	0800b049 	.word	0x0800b049

0800b2dc <_malloc_usable_size_r>:
 800b2dc:	1f0b      	subs	r3, r1, #4
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	1f18      	subs	r0, r3, #4
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	da01      	bge.n	800b2ea <_malloc_usable_size_r+0xe>
 800b2e6:	580b      	ldr	r3, [r1, r0]
 800b2e8:	18c0      	adds	r0, r0, r3
 800b2ea:	4770      	bx	lr

0800b2ec <_raise_r>:
 800b2ec:	b570      	push	{r4, r5, r6, lr}
 800b2ee:	0004      	movs	r4, r0
 800b2f0:	000d      	movs	r5, r1
 800b2f2:	291f      	cmp	r1, #31
 800b2f4:	d904      	bls.n	800b300 <_raise_r+0x14>
 800b2f6:	2316      	movs	r3, #22
 800b2f8:	6003      	str	r3, [r0, #0]
 800b2fa:	2001      	movs	r0, #1
 800b2fc:	4240      	negs	r0, r0
 800b2fe:	bd70      	pop	{r4, r5, r6, pc}
 800b300:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800b302:	2b00      	cmp	r3, #0
 800b304:	d004      	beq.n	800b310 <_raise_r+0x24>
 800b306:	008a      	lsls	r2, r1, #2
 800b308:	189b      	adds	r3, r3, r2
 800b30a:	681a      	ldr	r2, [r3, #0]
 800b30c:	2a00      	cmp	r2, #0
 800b30e:	d108      	bne.n	800b322 <_raise_r+0x36>
 800b310:	0020      	movs	r0, r4
 800b312:	f000 f831 	bl	800b378 <_getpid_r>
 800b316:	002a      	movs	r2, r5
 800b318:	0001      	movs	r1, r0
 800b31a:	0020      	movs	r0, r4
 800b31c:	f000 f81a 	bl	800b354 <_kill_r>
 800b320:	e7ed      	b.n	800b2fe <_raise_r+0x12>
 800b322:	2000      	movs	r0, #0
 800b324:	2a01      	cmp	r2, #1
 800b326:	d0ea      	beq.n	800b2fe <_raise_r+0x12>
 800b328:	1c51      	adds	r1, r2, #1
 800b32a:	d103      	bne.n	800b334 <_raise_r+0x48>
 800b32c:	2316      	movs	r3, #22
 800b32e:	3001      	adds	r0, #1
 800b330:	6023      	str	r3, [r4, #0]
 800b332:	e7e4      	b.n	800b2fe <_raise_r+0x12>
 800b334:	2400      	movs	r4, #0
 800b336:	0028      	movs	r0, r5
 800b338:	601c      	str	r4, [r3, #0]
 800b33a:	4790      	blx	r2
 800b33c:	0020      	movs	r0, r4
 800b33e:	e7de      	b.n	800b2fe <_raise_r+0x12>

0800b340 <raise>:
 800b340:	b510      	push	{r4, lr}
 800b342:	4b03      	ldr	r3, [pc, #12]	; (800b350 <raise+0x10>)
 800b344:	0001      	movs	r1, r0
 800b346:	6818      	ldr	r0, [r3, #0]
 800b348:	f7ff ffd0 	bl	800b2ec <_raise_r>
 800b34c:	bd10      	pop	{r4, pc}
 800b34e:	46c0      	nop			; (mov r8, r8)
 800b350:	2000000c 	.word	0x2000000c

0800b354 <_kill_r>:
 800b354:	2300      	movs	r3, #0
 800b356:	b570      	push	{r4, r5, r6, lr}
 800b358:	4d06      	ldr	r5, [pc, #24]	; (800b374 <_kill_r+0x20>)
 800b35a:	0004      	movs	r4, r0
 800b35c:	0008      	movs	r0, r1
 800b35e:	0011      	movs	r1, r2
 800b360:	602b      	str	r3, [r5, #0]
 800b362:	f7f8 fdad 	bl	8003ec0 <_kill>
 800b366:	1c43      	adds	r3, r0, #1
 800b368:	d103      	bne.n	800b372 <_kill_r+0x1e>
 800b36a:	682b      	ldr	r3, [r5, #0]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d000      	beq.n	800b372 <_kill_r+0x1e>
 800b370:	6023      	str	r3, [r4, #0]
 800b372:	bd70      	pop	{r4, r5, r6, pc}
 800b374:	20000548 	.word	0x20000548

0800b378 <_getpid_r>:
 800b378:	b510      	push	{r4, lr}
 800b37a:	f7f8 fd9f 	bl	8003ebc <_getpid>
 800b37e:	bd10      	pop	{r4, pc}

0800b380 <__sread>:
 800b380:	b570      	push	{r4, r5, r6, lr}
 800b382:	000c      	movs	r4, r1
 800b384:	250e      	movs	r5, #14
 800b386:	5f49      	ldrsh	r1, [r1, r5]
 800b388:	f000 f8a4 	bl	800b4d4 <_read_r>
 800b38c:	2800      	cmp	r0, #0
 800b38e:	db03      	blt.n	800b398 <__sread+0x18>
 800b390:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800b392:	181b      	adds	r3, r3, r0
 800b394:	6563      	str	r3, [r4, #84]	; 0x54
 800b396:	bd70      	pop	{r4, r5, r6, pc}
 800b398:	89a3      	ldrh	r3, [r4, #12]
 800b39a:	4a02      	ldr	r2, [pc, #8]	; (800b3a4 <__sread+0x24>)
 800b39c:	4013      	ands	r3, r2
 800b39e:	81a3      	strh	r3, [r4, #12]
 800b3a0:	e7f9      	b.n	800b396 <__sread+0x16>
 800b3a2:	46c0      	nop			; (mov r8, r8)
 800b3a4:	ffffefff 	.word	0xffffefff

0800b3a8 <__swrite>:
 800b3a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3aa:	001f      	movs	r7, r3
 800b3ac:	898b      	ldrh	r3, [r1, #12]
 800b3ae:	0005      	movs	r5, r0
 800b3b0:	000c      	movs	r4, r1
 800b3b2:	0016      	movs	r6, r2
 800b3b4:	05db      	lsls	r3, r3, #23
 800b3b6:	d505      	bpl.n	800b3c4 <__swrite+0x1c>
 800b3b8:	230e      	movs	r3, #14
 800b3ba:	5ec9      	ldrsh	r1, [r1, r3]
 800b3bc:	2200      	movs	r2, #0
 800b3be:	2302      	movs	r3, #2
 800b3c0:	f000 f874 	bl	800b4ac <_lseek_r>
 800b3c4:	89a3      	ldrh	r3, [r4, #12]
 800b3c6:	4a05      	ldr	r2, [pc, #20]	; (800b3dc <__swrite+0x34>)
 800b3c8:	0028      	movs	r0, r5
 800b3ca:	4013      	ands	r3, r2
 800b3cc:	81a3      	strh	r3, [r4, #12]
 800b3ce:	0032      	movs	r2, r6
 800b3d0:	230e      	movs	r3, #14
 800b3d2:	5ee1      	ldrsh	r1, [r4, r3]
 800b3d4:	003b      	movs	r3, r7
 800b3d6:	f000 f81f 	bl	800b418 <_write_r>
 800b3da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b3dc:	ffffefff 	.word	0xffffefff

0800b3e0 <__sseek>:
 800b3e0:	b570      	push	{r4, r5, r6, lr}
 800b3e2:	000c      	movs	r4, r1
 800b3e4:	250e      	movs	r5, #14
 800b3e6:	5f49      	ldrsh	r1, [r1, r5]
 800b3e8:	f000 f860 	bl	800b4ac <_lseek_r>
 800b3ec:	89a3      	ldrh	r3, [r4, #12]
 800b3ee:	1c42      	adds	r2, r0, #1
 800b3f0:	d103      	bne.n	800b3fa <__sseek+0x1a>
 800b3f2:	4a05      	ldr	r2, [pc, #20]	; (800b408 <__sseek+0x28>)
 800b3f4:	4013      	ands	r3, r2
 800b3f6:	81a3      	strh	r3, [r4, #12]
 800b3f8:	bd70      	pop	{r4, r5, r6, pc}
 800b3fa:	2280      	movs	r2, #128	; 0x80
 800b3fc:	0152      	lsls	r2, r2, #5
 800b3fe:	4313      	orrs	r3, r2
 800b400:	81a3      	strh	r3, [r4, #12]
 800b402:	6560      	str	r0, [r4, #84]	; 0x54
 800b404:	e7f8      	b.n	800b3f8 <__sseek+0x18>
 800b406:	46c0      	nop			; (mov r8, r8)
 800b408:	ffffefff 	.word	0xffffefff

0800b40c <__sclose>:
 800b40c:	b510      	push	{r4, lr}
 800b40e:	230e      	movs	r3, #14
 800b410:	5ec9      	ldrsh	r1, [r1, r3]
 800b412:	f000 f815 	bl	800b440 <_close_r>
 800b416:	bd10      	pop	{r4, pc}

0800b418 <_write_r>:
 800b418:	b570      	push	{r4, r5, r6, lr}
 800b41a:	0004      	movs	r4, r0
 800b41c:	0008      	movs	r0, r1
 800b41e:	0011      	movs	r1, r2
 800b420:	001a      	movs	r2, r3
 800b422:	2300      	movs	r3, #0
 800b424:	4d05      	ldr	r5, [pc, #20]	; (800b43c <_write_r+0x24>)
 800b426:	602b      	str	r3, [r5, #0]
 800b428:	f7f8 fd66 	bl	8003ef8 <_write>
 800b42c:	1c43      	adds	r3, r0, #1
 800b42e:	d103      	bne.n	800b438 <_write_r+0x20>
 800b430:	682b      	ldr	r3, [r5, #0]
 800b432:	2b00      	cmp	r3, #0
 800b434:	d000      	beq.n	800b438 <_write_r+0x20>
 800b436:	6023      	str	r3, [r4, #0]
 800b438:	bd70      	pop	{r4, r5, r6, pc}
 800b43a:	46c0      	nop			; (mov r8, r8)
 800b43c:	20000548 	.word	0x20000548

0800b440 <_close_r>:
 800b440:	2300      	movs	r3, #0
 800b442:	b570      	push	{r4, r5, r6, lr}
 800b444:	4d06      	ldr	r5, [pc, #24]	; (800b460 <_close_r+0x20>)
 800b446:	0004      	movs	r4, r0
 800b448:	0008      	movs	r0, r1
 800b44a:	602b      	str	r3, [r5, #0]
 800b44c:	f7f8 fd62 	bl	8003f14 <_close>
 800b450:	1c43      	adds	r3, r0, #1
 800b452:	d103      	bne.n	800b45c <_close_r+0x1c>
 800b454:	682b      	ldr	r3, [r5, #0]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d000      	beq.n	800b45c <_close_r+0x1c>
 800b45a:	6023      	str	r3, [r4, #0]
 800b45c:	bd70      	pop	{r4, r5, r6, pc}
 800b45e:	46c0      	nop			; (mov r8, r8)
 800b460:	20000548 	.word	0x20000548

0800b464 <_fstat_r>:
 800b464:	2300      	movs	r3, #0
 800b466:	b570      	push	{r4, r5, r6, lr}
 800b468:	4d06      	ldr	r5, [pc, #24]	; (800b484 <_fstat_r+0x20>)
 800b46a:	0004      	movs	r4, r0
 800b46c:	0008      	movs	r0, r1
 800b46e:	0011      	movs	r1, r2
 800b470:	602b      	str	r3, [r5, #0]
 800b472:	f7f8 fd53 	bl	8003f1c <_fstat>
 800b476:	1c43      	adds	r3, r0, #1
 800b478:	d103      	bne.n	800b482 <_fstat_r+0x1e>
 800b47a:	682b      	ldr	r3, [r5, #0]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d000      	beq.n	800b482 <_fstat_r+0x1e>
 800b480:	6023      	str	r3, [r4, #0]
 800b482:	bd70      	pop	{r4, r5, r6, pc}
 800b484:	20000548 	.word	0x20000548

0800b488 <_isatty_r>:
 800b488:	2300      	movs	r3, #0
 800b48a:	b570      	push	{r4, r5, r6, lr}
 800b48c:	4d06      	ldr	r5, [pc, #24]	; (800b4a8 <_isatty_r+0x20>)
 800b48e:	0004      	movs	r4, r0
 800b490:	0008      	movs	r0, r1
 800b492:	602b      	str	r3, [r5, #0]
 800b494:	f7f8 fd48 	bl	8003f28 <_isatty>
 800b498:	1c43      	adds	r3, r0, #1
 800b49a:	d103      	bne.n	800b4a4 <_isatty_r+0x1c>
 800b49c:	682b      	ldr	r3, [r5, #0]
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d000      	beq.n	800b4a4 <_isatty_r+0x1c>
 800b4a2:	6023      	str	r3, [r4, #0]
 800b4a4:	bd70      	pop	{r4, r5, r6, pc}
 800b4a6:	46c0      	nop			; (mov r8, r8)
 800b4a8:	20000548 	.word	0x20000548

0800b4ac <_lseek_r>:
 800b4ac:	b570      	push	{r4, r5, r6, lr}
 800b4ae:	0004      	movs	r4, r0
 800b4b0:	0008      	movs	r0, r1
 800b4b2:	0011      	movs	r1, r2
 800b4b4:	001a      	movs	r2, r3
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	4d05      	ldr	r5, [pc, #20]	; (800b4d0 <_lseek_r+0x24>)
 800b4ba:	602b      	str	r3, [r5, #0]
 800b4bc:	f7f8 fd36 	bl	8003f2c <_lseek>
 800b4c0:	1c43      	adds	r3, r0, #1
 800b4c2:	d103      	bne.n	800b4cc <_lseek_r+0x20>
 800b4c4:	682b      	ldr	r3, [r5, #0]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d000      	beq.n	800b4cc <_lseek_r+0x20>
 800b4ca:	6023      	str	r3, [r4, #0]
 800b4cc:	bd70      	pop	{r4, r5, r6, pc}
 800b4ce:	46c0      	nop			; (mov r8, r8)
 800b4d0:	20000548 	.word	0x20000548

0800b4d4 <_read_r>:
 800b4d4:	b570      	push	{r4, r5, r6, lr}
 800b4d6:	0004      	movs	r4, r0
 800b4d8:	0008      	movs	r0, r1
 800b4da:	0011      	movs	r1, r2
 800b4dc:	001a      	movs	r2, r3
 800b4de:	2300      	movs	r3, #0
 800b4e0:	4d05      	ldr	r5, [pc, #20]	; (800b4f8 <_read_r+0x24>)
 800b4e2:	602b      	str	r3, [r5, #0]
 800b4e4:	f7f8 fcfa 	bl	8003edc <_read>
 800b4e8:	1c43      	adds	r3, r0, #1
 800b4ea:	d103      	bne.n	800b4f4 <_read_r+0x20>
 800b4ec:	682b      	ldr	r3, [r5, #0]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d000      	beq.n	800b4f4 <_read_r+0x20>
 800b4f2:	6023      	str	r3, [r4, #0]
 800b4f4:	bd70      	pop	{r4, r5, r6, pc}
 800b4f6:	46c0      	nop			; (mov r8, r8)
 800b4f8:	20000548 	.word	0x20000548

0800b4fc <_init>:
 800b4fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4fe:	46c0      	nop			; (mov r8, r8)
 800b500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b502:	bc08      	pop	{r3}
 800b504:	469e      	mov	lr, r3
 800b506:	4770      	bx	lr

0800b508 <_fini>:
 800b508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b50a:	46c0      	nop			; (mov r8, r8)
 800b50c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b50e:	bc08      	pop	{r3}
 800b510:	469e      	mov	lr, r3
 800b512:	4770      	bx	lr
