#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Mar 20 08:16:36 2018
# Process ID: 7292
# Current directory: G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1
# Command line: vivado.exe -log p71821.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source p71821.tcl -notrace
# Log file: G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821.vdi
# Journal file: G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source p71821.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -ruleid {10}  -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -ruleid {3}  -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/src/firmware/DT/IP/2017.2/pentek'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/src/firmware/source/sysgen/generated_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 349.313 ; gain = 78.547
add_files: Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 557.105 ; gain = 207.793
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 602.797 ; gain = 45.691
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 671.195 ; gain = 68.398
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 825.371 ; gain = 116.922
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 868.953 ; gain = 43.582
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/ddr4_80_ctlr.dcp' for cell 'ddr4_ctlr_inst'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/data_acq.dcp' for cell 'data_acq_i/data_acq_i'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/dataio_intrfc.dcp' for cell 'dataio_intrfc_i/dataio_intrfc_i'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ddr4_intrfc.dcp' for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/dsp1.dcp' for cell 'dsp_i/dsp1_i'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/pcie_intrfc.dcp' for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/user_block1.dcp' for cell 'user_block1_i/user_block1_i'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/user_block2.dcp' for cell 'user_block2_i/user_block2_i'
INFO: [Netlist 29-17] Analyzing 7684 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 15 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/clka_master_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:713133]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/clkb_master_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:713157]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:713179]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_10' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:713186]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_11' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:713193]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_12' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:713200]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_13' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:713207]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_14' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:713214]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_15' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:713221]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_16' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:713228]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_17' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:713235]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_adc_pdti_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:713400]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:720890]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:720897]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[2]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:720904]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[3]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:720911]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[4]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:720918]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[5]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:720925]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[6]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:720932]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[7]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:720939]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tvalid[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:720947]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/pps_det_led_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:713423]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/px_scalar2vctr_0_output_vector[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:720955]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/px_scalar2vctr_0_output_vector[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:720962]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/px_scalar2vctr_0_output_vector[2]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:720969]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/px_scalar2vctr_0_output_vector[3]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:720976]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/s_axi_csr_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:714161]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/s_axi_csr_aresetn' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:714194]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/s_axis_dac_pdti_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:714287]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/sbusa_master_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:714318]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/sbusb_master_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:714326]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:728585]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:728592]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[2]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:728599]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[3]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:728606]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[4]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:728613]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[5]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:728620]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[6]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:728627]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[7]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:728634]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TVALID' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp11/dataio_intrfc.edf:714437]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pcie_intrfc_wrapper_i/pcie_intrfc_i/m_axi_csr_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-7292-eol-hawkeye/dcp13/pcie_intrfc.edf:1043564]
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_px_axisrq2ddrctlr_0_0/sources_1/ip/px_axisrq2ddr_fifo/px_axisrq2ddr_fifo.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_px_axisrq2ddrctlr_0_0/sources_1/ip/px_axisrq2ddr_fifo/px_axisrq2ddr_fifo.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_px_axisrq2ddrctlr_0_0/sources_1/ip/px_axisrq2ddr_rrqfifo/px_axisrq2ddr_rrqfifo.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_px_axisrq2ddrctlr_0_0/sources_1/ip/px_axisrq2ddr_rrqfifo/px_axisrq2ddr_rrqfifo.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv1/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv1/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_px_axis_intfir32_1_0_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_px_axis_intfir32_1_0_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_px_axis_intfir32_1_0_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_px_axis_intfir32_1_0_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_px_axis_intfir32_1_0_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_px_axis_intfir32_1_0_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_1/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_1/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_1/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_1/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_1/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_1/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_syncbus_intrfc1_0_0/constrs_1/new/px_syncbus_intrfc1.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0'
WARNING: [Vivado 12-507] No nets matched 'ssmc_en_vtc'. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_syncbus_intrfc1_0_0/constrs_1/new/px_syncbus_intrfc1.xdc:3]
WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets ssmc_en_vtc]'. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_syncbus_intrfc1_0_0/constrs_1/new/px_syncbus_intrfc1.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_syncbus_intrfc1_0_0/constrs_1/new/px_syncbus_intrfc1.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_dac5688_intrfc_0_0/sources_1/ip/px_dac5688_intrfc_tdfifo/px_dac5688_intrfc_tdfifo.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/tdfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_dac5688_intrfc_0_0/sources_1/ip/px_dac5688_intrfc_tdfifo/px_dac5688_intrfc_tdfifo.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/tdfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_syncbus_a_intrfc_0/constrs_1/new/px_syncbus_intrfc1.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0'
WARNING: [Vivado 12-507] No nets matched 'ssmc_en_vtc'. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_syncbus_a_intrfc_0/constrs_1/new/px_syncbus_intrfc1.xdc:3]
WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets ssmc_en_vtc]'. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_syncbus_a_intrfc_0/constrs_1/new/px_syncbus_intrfc1.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_syncbus_a_intrfc_0/constrs_1/new/px_syncbus_intrfc1.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/rx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/rx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/tx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/tx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/rx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/rx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/tx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/tx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/rx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/rx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/tx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/tx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/rx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/rx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/tx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/tx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_pcie3_ultrascale_0_0/ip_0/synth/pcie_intrfc_pcie3_ultrascale_0_0_gt.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_pcie3_ultrascale_0_0/ip_0/synth/pcie_intrfc_pcie3_ultrascale_0_0_gt.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_pcie3_ultrascale_0_0/source/pcie_intrfc_pcie3_ultrascale_0_0-PCIE_X0Y0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_pcie3_ultrascale_0_0/source/pcie_intrfc_pcie3_ultrascale_0_0-PCIE_X0Y0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_system_management_wiz_0_0/pcie_intrfc_system_management_wiz_0_0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/system_management/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_system_management_wiz_0_0/pcie_intrfc_system_management_wiz_0_0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/system_management/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0_board.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0_board.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:01:53 ; elapsed = 00:01:09 . Memory (MB): peak = 6306.176 ; gain = 1743.258
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_axi_hwicap_0_0/pcie_intrfc_axi_hwicap_0_0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axi_hwicap_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_axi_hwicap_0_0/pcie_intrfc_axi_hwicap_0_0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axi_hwicap_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_0/bd_828c_microblaze_I_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_0/bd_828c_microblaze_I_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_1/bd_828c_rst_0_0_board.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_1/bd_828c_rst_0_0_board.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_1/bd_828c_rst_0_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_1/bd_828c_rst_0_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_2/bd_828c_ilmb_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_2/bd_828c_ilmb_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_3/bd_828c_dlmb_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_3/bd_828c_dlmb_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_10/bd_828c_iomodule_0_0_board.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_10/bd_828c_iomodule_0_0_board.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/ip_0/ddr4_80_ctlr_microblaze_mcs_board.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/ip_0/ddr4_80_ctlr_microblaze_mcs_board.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/ddr4_80_ctlr_board.xdc] for cell 'ddr4_ctlr_inst/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/ddr4_80_ctlr_board.xdc] for cell 'ddr4_ctlr_inst/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/par/ddr4_80_ctlr.xdc] for cell 'ddr4_ctlr_inst/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/par/ddr4_80_ctlr.xdc] for cell 'ddr4_ctlr_inst/inst'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo32k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo32k/px_dma_ppkt2pcie_in_strm_fifo32k.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo128k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo128k/px_dma_ppkt2pcie_in_strm_fifo128k.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo64k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo64k/px_dma_ppkt2pcie_in_strm_fifo64k.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_rdr_fifo'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_fifo/px_dma_ppkt2pcie_rdr_fifo.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_req_in_fifo'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_fifo/px_dma_ppkt2pcie_req_in_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_rqst_fifo/px_ddr2wave_1_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_rqst_fifo/px_ddr2wave_1_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_out_fifo/px_ddr2wave_1_out_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/output_fifo/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_out_fifo/px_ddr2wave_1_out_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/output_fifo/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo32k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo32k/px_dma_ppkt2pcie_in_strm_fifo32k.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo128k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo128k/px_dma_ppkt2pcie_in_strm_fifo128k.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo64k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo64k/px_dma_ppkt2pcie_in_strm_fifo64k.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_rdr_fifo'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_fifo/px_dma_ppkt2pcie_rdr_fifo.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_req_in_fifo'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_fifo/px_dma_ppkt2pcie_req_in_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo32k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo32k/px_dma_ppkt2pcie_in_strm_fifo32k.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo128k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo128k/px_dma_ppkt2pcie_in_strm_fifo128k.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo64k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo64k/px_dma_ppkt2pcie_in_strm_fifo64k.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_rdr_fifo'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_fifo/px_dma_ppkt2pcie_rdr_fifo.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_req_in_fifo'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_fifo/px_dma_ppkt2pcie_req_in_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_wrq_fifo/px_dma_pcie2ddr_wrq_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/wrq_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_wrq_fifo/px_dma_pcie2ddr_wrq_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/wrq_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_buf_pipe/px_dma_pcie2ddr_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_buf_pipe/px_dma_pcie2ddr_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_buf_pipe/px_dma_pcie2ddr_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/out_pipe_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_buf_pipe/px_dma_pcie2ddr_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/out_pipe_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_win_fifo/px_dma_pcie2ddr_win_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_win_fifo/px_dma_pcie2ddr_win_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_rqst_fifo/px_dma_pcie2ddr_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_rqst_fifo/px_dma_pcie2ddr_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_tag_fifo/px_dma_pcie2ddr_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_tag_fifo/px_dma_pcie2ddr_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_tag_fifo/px_dma_pcie2ddr_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_tag_fifo/px_dma_pcie2ddr_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/constrs/pdti_stream_mux.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/constrs/pdti_stream_mux.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/constrs/pdti_stream_mux.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/constrs/pdti_stream_mux.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/constrs/pdti_stream_mux.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/constrs/pdti_stream_mux.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/tx_sync_fifo_generator_v13_1_i0/tx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0/tx_sync_struct/dsp/axi_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/tx_sync_fifo_generator_v13_1_i0/tx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0/tx_sync_struct/dsp/axi_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/constrs/tx_sync.xdc] for cell 'user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/constrs/tx_sync.xdc] for cell 'user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/constrs/tx_sync_false_paths.xdc] for cell 'user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0'
WARNING: [Vivado 12-508] No pins matched 'tx_sync_struct/gatereg/synth_reg_inst_0/o'. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/constrs/tx_sync_false_paths.xdc:1]
WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins tx_sync_struct/gatereg/synth_reg_inst_0/o]'. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/constrs/tx_sync_false_paths.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/constrs/tx_sync_false_paths.xdc] for cell 'user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0'
Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc]
WARNING: [Vivado 12-180] No cells matched 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst'. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:240]
WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Constraints 18-619] A clock with name 'C0_SYS_CLK_P' already exists, overwriting the previous clock with the same name. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:1207]
INFO: [Timing 38-2] Deriving generated clocks [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:1214]
get_clocks: Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 6353.766 ; gain = 46.348
WARNING: [Vivado 12-507] No nets matched 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/inst/store_ltssm'. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:1248]
WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:1248]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc]
Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821config.xdc]
Finished Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821config.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ddr4_intrfc.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/dsp1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/dataio_intrfc.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/pcie_intrfc.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/data_acq.dcp'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0_clocks.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0_clocks.xdc:55]
get_clocks: Time (s): cpu = 00:02:07 ; elapsed = 00:01:14 . Memory (MB): peak = 6391.031 ; gain = 24.137
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0_clocks.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0_clocks.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv1/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0_clocks.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv1/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_dac5688_intrfc_0_0/sources_1/ip/px_dac5688_intrfc_tdfifo/px_dac5688_intrfc_tdfifo_clocks.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/tdfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_dac5688_intrfc_0_0/sources_1/ip/px_dac5688_intrfc_tdfifo/px_dac5688_intrfc_tdfifo_clocks.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/tdfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0_late.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0_late.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_axi_hwicap_0_0/pcie_intrfc_axi_hwicap_0_0_clocks.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axi_hwicap_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_axi_hwicap_0_0/pcie_intrfc_axi_hwicap_0_0_clocks.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axi_hwicap_0/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo32k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo32k/px_dma_ppkt2pcie_in_strm_fifo32k_clocks.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo128k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo128k/px_dma_ppkt2pcie_in_strm_fifo128k_clocks.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo64k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo64k/px_dma_ppkt2pcie_in_strm_fifo64k_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_rqst_fifo/px_ddr2wave_1_rqst_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_rqst_fifo/px_ddr2wave_1_rqst_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_out_fifo/px_ddr2wave_1_out_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/output_fifo/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_out_fifo/px_ddr2wave_1_out_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/output_fifo/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo32k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo32k/px_dma_ppkt2pcie_in_strm_fifo32k_clocks.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo128k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo128k/px_dma_ppkt2pcie_in_strm_fifo128k_clocks.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo64k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo64k/px_dma_ppkt2pcie_in_strm_fifo64k_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo32k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo32k/px_dma_ppkt2pcie_in_strm_fifo32k_clocks.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo128k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo128k/px_dma_ppkt2pcie_in_strm_fifo128k_clocks.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo64k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo64k/px_dma_ppkt2pcie_in_strm_fifo64k_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_wrq_fifo/px_dma_pcie2ddr_wrq_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/wrq_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_wrq_fifo/px_dma_pcie2ddr_wrq_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/wrq_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/user_lnk_up_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/user_lnk_up_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/user_reset_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/user_reset_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/xpm_cdc_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/xpm_cdc_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'data_acq_i/data_acq_i/cdc_async_rst/U0/rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'data_acq_i/data_acq_i/cdc_async_rst/U0/rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/cntl02_xclk'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:20]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/stat_xclk'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:20]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/cntl02_xclk'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:20]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/stat_xclk'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:20]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/bypass_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/bypass_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/cntl02_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/det_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/det_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/cntl01_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/cntl01_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/rdy_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/rdy_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_nco/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_nco/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_mixer/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_mixer/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/bypass_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/bypass_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/cntl02_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/det_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/det_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/cntl01_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/cntl01_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/rdy_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/rdy_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_nco/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_nco/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_mixer/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_mixer/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/bypass_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/bypass_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/cntl02_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/det_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/det_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/cntl01_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/cntl01_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/rdy_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/rdy_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_nco/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_nco/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_mixer/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_mixer/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/bypass_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/bypass_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/cntl02_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/det_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/det_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/cntl01_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/cntl01_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/rdy_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/rdy_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_nco/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_nco/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_mixer/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_mixer/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/bypass_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/bypass_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/cntl02_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/statl02_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/statl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/cntl06_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/cntl06_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/la_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/la_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/cntl06_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/cntl06_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/cntl06_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/cntl06_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan2_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan2_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan1_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan1_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan0_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan0_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clkb/U0/frq_xclk_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clkb/U0/frq_xclk_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clka/U0/frq_xclk_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clka/U0/frq_xclk_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_out_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_out_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl0_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl0_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl3_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl3_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl5_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl5_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl6_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl6_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/statl02_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/statl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/statl02_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/statl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/tsl_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/tsl_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/s_cntr_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/s_cntr_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/pps_rising_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/pps_rising_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/pps_fall_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/pps_fall_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/p_cntr_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/p_cntr_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/la_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/la_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/la_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/la_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/cntl06_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/cntl06_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/cntl06_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/cntl06_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/sync_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/sync_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/sync_fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/sync_fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/pps_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/pps_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/pps_fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/pps_fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/gate_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/gate_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/gate_fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/gate_fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/cntl06_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/cntl06_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/cntl06_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/cntl06_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/sync_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/sync_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/sync_fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/sync_fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/pps_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/pps_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/pps_fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/pps_fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/gate_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/gate_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/gate_fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/gate_fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/cntl06_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/cntl06_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/cntl06_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/cntl06_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan2_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan2_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan2_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan2_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan1_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan1_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan1_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan1_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan0_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan0_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan0_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan0_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clkb/U0/frq_xclk_inst/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clkb/U0/frq_xclk_inst/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clkb/U0/frq_xclk_inst/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clkb/U0/frq_xclk_inst/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clka/U0/frq_xclk_inst/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clka/U0/frq_xclk_inst/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clka/U0/frq_xclk_inst/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clka/U0/frq_xclk_inst/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/load_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/load_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/stat_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/stat_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/ctl_cdc_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/ctl_cdc_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/ctl_cdc_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/ctl_cdc_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/load_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/load_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/stat1_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/stat1_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/stat2_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/stat2_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/stat1_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/stat1_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/stat2_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/stat2_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/stat1_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/stat1_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/stat2_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/stat2_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/xpm_cdc_emp_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/xpm_cdc_emp_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_out_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_out_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_out_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_out_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/clr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/clr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl4_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl4_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/dsrm_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/dsrm_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/lgate_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/lgate_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ts_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ts_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ls_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ls_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/le_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/le_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/iwa_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/iwa_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/irt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/irt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ias_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ias_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/iae_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/iae_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ia_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ia_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl6_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl6_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl6_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl6_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl5_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl5_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl5_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl5_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl3_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl3_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl3_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl3_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl2_xclk/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl2_xclk/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl0_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl0_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl0_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl0_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/clr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/clr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/dsrm_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/dsrm_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/lgate_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/lgate_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/iwa_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/iwa_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/irt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/irt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/ias_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/ias_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/iae_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/iae_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/ia_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/ia_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/clr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/clr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/dsrm_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/dsrm_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/lgate_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/lgate_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/iwa_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/iwa_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/irt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/irt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/ias_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/ias_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/iae_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/iae_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/ia_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/ia_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/afl_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/afl_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/w_arm_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/w_arm_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/armed_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/armed_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/acq_start_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/acq_start_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/acq_end_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/acq_end_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/afl_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/afl_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/w_arm_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/w_arm_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/armed_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/armed_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/acq_start_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/acq_start_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/acq_end_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/acq_end_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/afl_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/afl_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/w_arm_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/w_arm_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/armed_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/armed_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/acq_start_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/acq_start_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/acq_end_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/acq_end_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv1/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv1/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/rst_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/rst_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/flsh_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/flsh_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/syncrst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/syncrst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/int_cdc_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/int_cdc_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/int_cdc_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/int_cdc_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/flush_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/flush_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/int_cdc_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/int_cdc_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/flush_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/flush_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/int_cdc_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/int_cdc_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/flush_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/flush_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/int_cdc_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/int_cdc_rst_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/bufg_gt_sysclk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/sync_sys_clk
Generating merged BMM file for the design top 'p71821'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6166 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 4 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1127 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 15 instances
  IBUF => IBUF_ANALOG: 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 30 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 10 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 90 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 23 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 249 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 776 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 3744 instances

link_design: Time (s): cpu = 00:08:48 ; elapsed = 00:07:17 . Memory (MB): peak = 6391.031 ; gain = 5519.012
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060-ffva1156'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 6391.031 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
get_clocks: Time (s): cpu = 00:01:44 ; elapsed = 00:01:01 . Memory (MB): peak = 6391.031 ; gain = 0.000
get_clocks: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 6391.031 ; gain = 0.000
read_xdc: Time (s): cpu = 00:02:21 ; elapsed = 00:01:28 . Memory (MB): peak = 6391.031 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6395.902 ; gain = 0.000
Phase 1 Generate And Synthesize MIG Cores | Checksum: 195afddef

Time (s): cpu = 00:02:47 ; elapsed = 00:03:06 . Memory (MB): peak = 6395.902 ; gain = 4.871

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:01:42 ; elapsed = 00:01:01 . Memory (MB): peak = 6459.168 ; gain = 56.602
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-318] Generating core instance : u_ila_1
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-318] Generating core instance : u_ila_2
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_2_CV.
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 6478.332 ; gain = 0.000
Phase 2 Generate And Synthesize Debug Cores | Checksum: 1e30f83ea

Time (s): cpu = 00:06:50 ; elapsed = 00:22:13 . Memory (MB): peak = 6478.332 ; gain = 87.301
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 577 inverter(s) to 44073 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 18ef62ad8

Time (s): cpu = 00:10:09 ; elapsed = 00:24:29 . Memory (MB): peak = 7255.809 ; gain = 864.777
INFO: [Opt 31-389] Phase Retarget created 6286 cells and removed 9621 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 10 inverter(s) to 10 load pin(s).
Phase 4 Constant propagation | Checksum: 150b24e1e

Time (s): cpu = 00:12:03 ; elapsed = 00:26:24 . Memory (MB): peak = 7255.809 ; gain = 864.777
INFO: [Opt 31-389] Phase Constant propagation created 11552 cells and removed 53894 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: e87c96e0

Time (s): cpu = 00:19:30 ; elapsed = 00:33:52 . Memory (MB): peak = 7255.809 ; gain = 864.777
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 81490 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 198e908c5

Time (s): cpu = 00:20:27 ; elapsed = 00:34:49 . Memory (MB): peak = 7255.809 ; gain = 864.777
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 2 cells

Phase 7 Shift Register Optimization
Phase 7 Shift Register Optimization | Checksum: 18e0dbc00

Time (s): cpu = 00:20:29 ; elapsed = 00:34:51 . Memory (MB): peak = 7255.809 ; gain = 864.777
INFO: [Opt 31-389] Phase Shift Register Optimization created 17 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.979 . Memory (MB): peak = 7255.809 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18e0dbc00

Time (s): cpu = 00:20:33 ; elapsed = 00:34:55 . Memory (MB): peak = 7255.809 ; gain = 864.777

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for STARTUPE3_inst
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 278 BRAM(s) out of a total of 657 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 22 WE to EN ports
Number of BRAM Ports augmented: 267 newly gated: 238 Total Ports: 1314
Ending PowerOpt Patch Enables Task | Checksum: 265c102c2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10449.699 ; gain = 0.000
Ending Power Optimization Task | Checksum: 265c102c2

Time (s): cpu = 00:04:49 ; elapsed = 00:02:25 . Memory (MB): peak = 10449.699 ; gain = 3193.891
83 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:27:51 ; elapsed = 00:38:54 . Memory (MB): peak = 10449.699 ; gain = 4058.668
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.402 . Memory (MB): peak = 10449.699 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:23 ; elapsed = 00:01:20 . Memory (MB): peak = 10449.699 ; gain = 0.000
Command: report_drc -file p71821_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:00 ; elapsed = 00:00:33 . Memory (MB): peak = 10449.699 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060-ffva1156'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC PORTPROP-10] Incorrect IOStandard on MCAP reset: The PCI Express reset pin PERST0_N is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 10449.699 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17202cd84

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 10449.699 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/bufg_gt_sysclk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/sync_sys_clk
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 10449.699 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10a42351c

Time (s): cpu = 00:06:43 ; elapsed = 00:06:04 . Memory (MB): peak = 10449.699 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 603a47c0

Time (s): cpu = 00:10:17 ; elapsed = 00:08:47 . Memory (MB): peak = 12151.438 ; gain = 1701.738

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 603a47c0

Time (s): cpu = 00:10:19 ; elapsed = 00:08:49 . Memory (MB): peak = 12151.438 ; gain = 1701.738
Phase 1 Placer Initialization | Checksum: 603a47c0

Time (s): cpu = 00:10:22 ; elapsed = 00:08:52 . Memory (MB): peak = 12151.438 ; gain = 1701.738

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 113db4629

Time (s): cpu = 00:21:39 ; elapsed = 00:16:54 . Memory (MB): peak = 12151.438 ; gain = 1701.738

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 113db4629

Time (s): cpu = 00:21:42 ; elapsed = 00:16:57 . Memory (MB): peak = 12151.438 ; gain = 1701.738

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17a6cf371

Time (s): cpu = 00:23:28 ; elapsed = 00:18:19 . Memory (MB): peak = 12151.438 ; gain = 1701.738

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16de1d9e8

Time (s): cpu = 00:23:33 ; elapsed = 00:18:25 . Memory (MB): peak = 12151.438 ; gain = 1701.738

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d9348c11

Time (s): cpu = 00:23:35 ; elapsed = 00:18:26 . Memory (MB): peak = 12151.438 ; gain = 1701.738

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 1328c3a17

Time (s): cpu = 00:23:54 ; elapsed = 00:18:41 . Memory (MB): peak = 12151.438 ; gain = 1701.738

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 1328c3a17

Time (s): cpu = 00:23:55 ; elapsed = 00:18:42 . Memory (MB): peak = 12151.438 ; gain = 1701.738

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1b288b929

Time (s): cpu = 00:24:02 ; elapsed = 00:18:49 . Memory (MB): peak = 12151.438 ; gain = 1701.738

Phase 3.8 Small Shape Detail Placement
Phase 3.8 Small Shape Detail Placement | Checksum: 16b0d7fff

Time (s): cpu = 00:26:59 ; elapsed = 00:21:10 . Memory (MB): peak = 12151.438 ; gain = 1701.738

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 18c8411ad

Time (s): cpu = 00:27:08 ; elapsed = 00:21:20 . Memory (MB): peak = 12151.438 ; gain = 1701.738

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: 15e72e4f4

Time (s): cpu = 00:27:13 ; elapsed = 00:21:25 . Memory (MB): peak = 12151.438 ; gain = 1701.738

Phase 3.11 Fast Optimization
Phase 3.11 Fast Optimization | Checksum: 13dd98b90

Time (s): cpu = 00:28:54 ; elapsed = 00:22:24 . Memory (MB): peak = 12151.438 ; gain = 1701.738
Phase 3 Detail Placement | Checksum: 13dd98b90

Time (s): cpu = 00:28:57 ; elapsed = 00:22:26 . Memory (MB): peak = 12151.438 ; gain = 1701.738

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2700d94c7

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/t2_dval_stretch, inserted BUFG to drive 2612 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/t2_dval_stretch, inserted BUFG to drive 3779 loads.
INFO: [Place 46-39] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/t2_dval_stretch, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2497 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2428 loads.
INFO: [Place 46-41] BUFG insertion identified 15 candidate nets, 14 success, 0 skipped for placement/routing, 1 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 25dc838ed

Time (s): cpu = 00:34:52 ; elapsed = 00:27:04 . Memory (MB): peak = 12151.438 ; gain = 1701.738
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.016. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 222ee79fa

Time (s): cpu = 00:46:47 ; elapsed = 00:39:09 . Memory (MB): peak = 12151.438 ; gain = 1701.738
Phase 4.1 Post Commit Optimization | Checksum: 222ee79fa

Time (s): cpu = 00:46:49 ; elapsed = 00:39:11 . Memory (MB): peak = 12151.438 ; gain = 1701.738

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 222ee79fa

Time (s): cpu = 00:46:54 ; elapsed = 00:39:16 . Memory (MB): peak = 12151.438 ; gain = 1701.738

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 25d0a41c5

Time (s): cpu = 00:47:05 ; elapsed = 00:39:27 . Memory (MB): peak = 12151.438 ; gain = 1701.738

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 21f90a1f3

Time (s): cpu = 00:47:07 ; elapsed = 00:39:29 . Memory (MB): peak = 12151.438 ; gain = 1701.738
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21f90a1f3

Time (s): cpu = 00:47:10 ; elapsed = 00:39:32 . Memory (MB): peak = 12151.438 ; gain = 1701.738
Ending Placer Task | Checksum: 1934d1bfb

Time (s): cpu = 00:47:10 ; elapsed = 00:39:32 . Memory (MB): peak = 12151.438 ; gain = 1701.738
127 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:48:10 ; elapsed = 00:40:14 . Memory (MB): peak = 12151.438 ; gain = 1701.738
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:18 ; elapsed = 00:00:26 . Memory (MB): peak = 12151.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:56 ; elapsed = 00:01:26 . Memory (MB): peak = 12151.438 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.309 . Memory (MB): peak = 12151.438 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 12151.438 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 12151.438 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 12151.438 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 1feef2e8c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 12151.438 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.016 | TNS=-0.016 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 44 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid_bufg_place. Replicated 10 times.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/c0_ddr4_app_rdy was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/t2_dval_stretch_bufg_place. Replicated 10 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid_bufg_place. Replicated 9 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ctl/E[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_wptr_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_rptr_nxt[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr_nxt[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr_nxt[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr_nxt[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr_nxt[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 4 nets. Created 30 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 30 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.016 | TNS=-0.016 |
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12151.438 ; gain = 0.000
Phase 2 Fanout Optimization | Checksum: 20efc2ed1

Time (s): cpu = 00:02:24 ; elapsed = 00:01:34 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready__0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_725.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1049
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[1].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gwss.wsts/comp0.  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_2
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_4_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_4
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_727.  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1053
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_720.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1039
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/c0_ddr4_app_rdy.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_3
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_6_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_6
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0/inst_fifo_gen/gaxis_fifo.gaxis_reg_slice.axis_reg_slice/s_axis_tready.  Re-placed instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0/inst_fifo_gen/gaxis_fifo.gaxis_reg_slice.axis_reg_slice/gfwd_rev.s_ready_i_reg
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/cmp_fifo_tready[6].  Re-placed instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst_i_2
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_724.  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1047
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_7_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[0].  Did not re-place instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/cmp_fifo_tready[5].  Re-placed instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst_i_2
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL0_reg[31]_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL0[59]_i_23
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data_reg[31][1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[1]_i_1
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[2].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_5_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_5
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[2].  Did not re-place instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst_i_2_n_0.  Re-placed instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst_i_2
INFO: [Physopt 32-662] Processed net u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/dout_reg.  Did not re-place instance u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/yes_output_reg.dout_reg_reg
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][40].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[41]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_wptr_reg[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/i___22_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/issue_cas0217_out.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/p_212_in.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/i___4_i_3__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/bypass_txn_available_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_empty_i_2__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][37].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[37]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[47]_i_3_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[47]_i_3
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas0217_out.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_11_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_11
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_20_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_20
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[37]_i_2_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[37]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[37].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[37]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_rptr_nxt[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_rptr[0]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/issue_cas.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_rptr[1]_i_2__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/issue_cas0217_out.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/bypass_txn_available_1.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_empty_i_2__1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[14].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[14]_i_1__2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/x[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_9
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[17]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[17]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_21_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_21
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[24].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[24]_i_1__2
INFO: [Physopt 32-663] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/axi_xbar_inst/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1].  Re-placed instance dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/axi_xbar_inst/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3].  Did not re-place instance dsp_i/dsp1_i/adc_ch0/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0
INFO: [Physopt 32-663] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot[3].  Re-placed instance dsp_i/dsp1_i/adc_ch0/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[3]
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/bram_ctlr_inst/U0/FSM_sequential_state[3]_i_1_n_0.  Did not re-place instance dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/bram_ctlr_inst/U0/FSM_sequential_state[3]_i_1
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/bram_ctlr_inst/U0/FSM_sequential_state[3]_i_2_n_0.  Did not re-place instance dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/bram_ctlr_inst/U0/FSM_sequential_state[3]_i_2
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/coef_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_946.  Did not re-place instance dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/coef_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1491
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_12_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_12
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_24_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_24
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0]__0[9].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][9]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr_nxt[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr[1]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/issue_cas.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr[1]_i_2__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[44].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[44]_i_1__1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[27].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[27]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_5
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr_nxt[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr[0]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[39].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[39]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[46].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[46]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_722.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1043
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/p_212_in.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/i___4_i_3__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/issue_cas0217_out.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_15_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_15
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/page[12].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_24
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[3].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][23].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[24]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/neqOp__3.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_14_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_14
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr_nxt[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr[1]_i_1__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/issue_cas.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr[1]_i_2
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_nxt[16].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[16]_i_1__0
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[12].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[12]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[15].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[15]_i_1__1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/i__carry_i_15_n_0.  Re-placed instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/i__carry_i_15
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/packet_tdata[72]_i_2_n_0.  Re-placed instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/packet_tdata[72]_i_2
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr_reg_n_0_[3].  Re-placed instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr_reg[3]
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/access_size[7].  Re-placed instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/packet_tdata[71]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/i__carry_i_10_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/i__carry_i_10
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[23].  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[23]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[7]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[7]_i_3
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[32].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[32]_i_1__2
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL0_reg[49]_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL0[59]_i_20
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[30].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[30]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[3]_i_2_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[3]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[3]_i_8_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[3]_i_8
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][19].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[20]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[25]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[25]_i_1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[33]_i_2_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[33]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[33].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[33]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr_nxt[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr[0]_i_1__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_nxt[15].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[15]_i_1__0
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][56].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[57]_i_1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/cmp_fifo_tready[7].  Re-placed instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst_i_2
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0]_INST_0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/clt8.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_13_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_13
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/col[0].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo[0][11]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_nxt[3]_120[11].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo[3][11]_i_1__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_nxt[11].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[11]_i_1__0
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[12]_i_1_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[12]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_nxt[25].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[25]_i_1__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_nxt[26].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[26]_i_1__0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[0].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[0]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_13_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_13
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[20]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[20]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_12_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_12
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[4].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst_i_2_n_0.  Re-placed instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i___6_i_2_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i___6_i_2
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/row[13].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo[0][37]_i_2
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_nxt[3]_152[37].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo[3][37]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[37].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[37]_i_1__1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[27].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[27]_i_1__2
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][43].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[43]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][11].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[12]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/neqOp__3.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[22]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[22]_i_1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][7].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[8]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_16__1_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_16__1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/page[9].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_27__1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/bram_ctrl_inst/U0/FSM_sequential_state[2]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/bram_ctrl_inst/U0/FSM_sequential_state[2]_i_1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch0_acq/axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[2].  Re-placed instance data_acq_i/data_acq_i/dac_ch0_acq/axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[2]_INST_0
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch0_acq/axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[2].  Re-placed instance data_acq_i/data_acq_i/dac_ch0_acq/axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/bram_ctrl_inst/U0/FSM_sequential_state[2]_i_2_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/bram_ctrl_inst/U0/FSM_sequential_state[2]_i_2
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/descr_ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_797.  Re-placed instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/descr_ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1193
INFO: [Physopt 32-663] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/axi_xbar_inst/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1].  Re-placed instance dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/axi_xbar_inst/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4].  Did not re-place instance dsp_i/dsp1_i/adc_ch1/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0
INFO: [Physopt 32-663] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_axi_interc/s00_couplers/s00_regslice/inst/w_pipe/m_axi_wvalid.  Re-placed instance dsp_i/dsp1_i/adc_ch1/ddc/ddc_axi_interc/s00_couplers/s00_regslice/inst/w_pipe/m_valid_i_reg
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/bram_ctlr_inst/U0/FSM_sequential_state[3]_i_1_n_0.  Did not re-place instance dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/bram_ctlr_inst/U0/FSM_sequential_state[3]_i_1
INFO: [Physopt 32-663] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/bram_ctlr_inst/U0/FSM_sequential_state[3]_i_2_n_0.  Re-placed instance dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/bram_ctlr_inst/U0/FSM_sequential_state[3]_i_2
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/coef_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_950.  Did not re-place instance dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/coef_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1499
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[17].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[17]_i_1__2
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[15].  Re-placed instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[15]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_8
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[0]
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_17__1_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_17__1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1]__0[10].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1][10]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/page[8].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_31__1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/descr_ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_798.  Re-placed instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/descr_ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1195
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/row[1].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo[0][25]_i_2
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_nxt[0]_149[25].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo[0][25]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[25].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[25]_i_1__1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[31].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[31]_i_1__2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_9_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_9
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_2_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_18__1_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_18__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/page[4].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_32__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo[3][47]_i_2__1_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo[3][47]_i_2__1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_nxt[3]_184[46].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo[3][46]_i_1__2
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1]__0[9].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1][9]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[46].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[46]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][36].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[36]_i_1
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[333].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[333]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[333].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[333]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/payload_a[333].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[333]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL1_reg[51]_1.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL1[59]_i_11
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[2].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[19]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[19]_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__4_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__4
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[275].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[275]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[275].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[275]_INST_0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/descr_ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_800.  Did not re-place instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/descr_ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1199
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[1]_i_5_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[1]_i_5
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i___22_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i___22
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_nxt[0]_85[24].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo[0][24]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_13_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_13
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[24]_i_3_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[24]_i_3
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[24].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[24]_i_1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/packet_tdata[74]_i_3_n_0.  Re-placed instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/packet_tdata[74]_i_3
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][27].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[27]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/i__carry_i_9_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/i__carry_i_9
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][39].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[40]_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_723.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1045
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[16].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[16]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[36].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[36]_i_1__1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[26]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[26]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_rptr_nxt[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_rptr[1]_i_1__2
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[37].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[37]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_nxt[38].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[38]_i_1__0
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/x[2].  Re-placed instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_22_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_22
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][45].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[45]_i_1
INFO: [Physopt 32-663] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/axi_xbar_inst/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw.  Re-placed instance dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/axi_xbar_inst/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg
INFO: [Physopt 32-663] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/axi_xbar_inst/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_0.  Re-placed instance dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/axi_xbar_inst/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1
INFO: [Physopt 32-663] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0.  Re-placed instance dsp_i/dsp1_i/adc_ch2/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_2
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]_2.  Did not re-place instance dsp_i/dsp1_i/adc_ch2/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3
INFO: [Physopt 32-663] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0.  Re-placed instance dsp_i/dsp1_i/adc_ch2/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/gen_no_arbiter.m_valid_i_reg.  Did not re-place instance dsp_i/dsp1_i/adc_ch2/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/gen_no_arbiter.m_grant_hot_i[0]_i_3
INFO: [Physopt 32-663] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/axi_xbar_inst/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0].  Re-placed instance dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/axi_xbar_inst/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0
INFO: [Physopt 32-663] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]_1[1].  Re-placed instance dsp_i/dsp1_i/adc_ch0/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/accept_reg_1.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/accept_i_3
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__1_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_6_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_6
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[2]_i_3__1_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[2]_i_3__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[2]_i_5__1_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[2]_i_5__1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/Q[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.state_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[1]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_19_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_19
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/page[2].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_37
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][12].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[13]_i_1
INFO: [Physopt 32-662] Processed net u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/dout_reg.  Did not re-place instance u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/yes_output_reg.dout_reg_reg
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tag[2].  Re-placed instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tag_reg[2]
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tvalidv9_out.  Re-placed instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/x[0].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[0]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/x[1].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[1]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_23_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_23
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_24_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_24
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[2].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/dgtc.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_12_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_12
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_10_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_10
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[54]_i_8_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[54]_i_8
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[54]_i_3_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[54]_i_3
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_6_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_6
INFO: [Physopt 32-661] Optimized 82 nets.  Re-placed 82 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 82 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 82 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.016 | TNS=-0.016 |
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12151.438 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 2ae418a66

Time (s): cpu = 00:03:43 ; elapsed = 00:02:24 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12151.438 ; gain = 0.000
Phase 4 Rewire | Checksum: 2ae418a66

Time (s): cpu = 00:03:46 ; elapsed = 00:02:28 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready__0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1] was not replicated.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[0] was not replicated.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gwss.wsts/comp0 was not replicated.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[1] was not replicated.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0] was not replicated.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2] was not replicated.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2] was not replicated.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0] was not replicated.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[0] was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][40] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/issue_cas0217_out was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/p_212_in was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/bypass_txn_available_0 was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][37] was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/issue_cas was not replicated.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1] was not replicated.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[3] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[3] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/neqOp__3 was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/issue_cas was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/issue_cas0217_out was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/bypass_txn_available_1 was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[2] was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][19] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12151.438 ; gain = 0.000
Phase 5 Critical Cell Optimization | Checksum: 291c3b3ee

Time (s): cpu = 00:03:52 ; elapsed = 00:02:34 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 6 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/c0_ddr4_app_rdy was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_rptr_nxt[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo[0][47]_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo[3][47]_i_2__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12151.438 ; gain = 0.000
Phase 6 Fanout Optimization | Checksum: 28c9a968d

Time (s): cpu = 00:04:09 ; elapsed = 00:02:48 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready__0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_725.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1049
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_720.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1039
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/c0_ddr4_app_rdy.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_3
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_6_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_6
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gwss.wsts/comp0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_2
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_4_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_4
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[1].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_727.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1053
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_5_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_5
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_7_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_7
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
INFO: [Physopt 32-662] Processed net u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/dout_reg.  Did not re-place instance u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/yes_output_reg.dout_reg_reg
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[0].  Re-placed instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][40].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[41]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst_i_2_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_wptr_reg[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/i___22_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/issue_cas0217_out.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/p_212_in.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/i___4_i_3__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/bypass_txn_available_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_empty_i_2__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][37].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[37]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr_nxt[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr[1]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/issue_cas.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr[1]_i_2__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[44].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[44]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr_nxt[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr[0]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[39].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[39]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[46].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[46]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_722.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1043
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[3].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/neqOp__3.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_14_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_14
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[15].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[15]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_rptr_nxt[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_rptr[0]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/issue_cas.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_rptr[1]_i_2__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/issue_cas0217_out.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/bypass_txn_available_1.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_empty_i_2__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[32].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[32]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[30].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[30]_i_1__1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[2].  Did not re-place instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][19].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[20]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][23].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[24]_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[2].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[4].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_724.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1047
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][11].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[12]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[12].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[12]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][43].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[43]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[0].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[0]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_13_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_13
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[20]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[20]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_12_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_12
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][36].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[36]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[2].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_3
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_723.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1045
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[16].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[16]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[36].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[36]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][45].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[45]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][7].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[8]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/Q[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.state_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[1]_i_1__1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_9_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_9
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_2_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst_i_2_n_0.  Re-placed instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst_i_2
INFO: [Physopt 32-662] Processed net u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/dout_reg.  Did not re-place instance u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/yes_output_reg.dout_reg_reg
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_18__1_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_18__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/page[4].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_32__1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/clt8.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/x[0].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[0]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/x[1].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[1]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_13_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_13
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[17]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[17]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_23_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_23
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_24_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_24
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[54]_i_8_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[54]_i_8
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[54]_i_3_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[54]_i_3
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[47]_i_3_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[47]_i_3
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas0217_out.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_6_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_6
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[47]_i_2_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[47]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[47].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[47]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo[0][47]_i_2__1_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo[0][47]_i_2__1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/row[7].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo[0][31]_i_2
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_nxt[2]_151[31].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo[2][31]_i_1__1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_nxt[0]_181[24].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo[0][24]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[17].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[17]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[2].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[2]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[31].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[31]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[24].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[24]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[32].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[32]_i_1__1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[26]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[26]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[28]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[28]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_21_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_21
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/bram_ctrl_inst/U0/FSM_sequential_state[3]_i_1_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/bram_ctrl_inst/U0/FSM_sequential_state[3]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch1_acq/axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[2].  Re-placed instance data_acq_i/data_acq_i/adc_ch1_acq/axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[2]_INST_0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_9
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[2].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/bram_ctrl_inst/U0/FSM_sequential_state[3]_i_2_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/bram_ctrl_inst/U0/FSM_sequential_state[3]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/descr_ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_741.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/descr_ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1081
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[16].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[16]_i_1__2
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][20].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[21]_i_1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[25].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[25]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[38]_i_2_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[38]_i_2
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/s_axis_tready[0].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/s_axis_tready[0]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[13]_i_2_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[13]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[13].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[13]_i_1
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/gen_tdest_routing.busy_r_reg[0]_0.  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/arb_gnt_r_reg[0]
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[33].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[33]_i_1__1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[47].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[47]_i_1__0
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[36].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[36]_i_1__2
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[0].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[0]_i_1__2
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[11].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[11]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][35].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[36]_i_1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw__0[2].  Re-placed instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw_reg[2]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[30]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[30]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[30]_i_2_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[30]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][24].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[24]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[27]_i_2_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[27]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[27].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[27]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[22]_i_3_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[22]_i_3
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[26].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[26]_i_1__1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_8
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo[0][47]_i_2__0_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo[0][47]_i_2__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i___19_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_9
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_22_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_22
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/descr_ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_781.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/descr_ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1161
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[16]_i_3_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[16]_i_3
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[16].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[16]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0/inst_fifo_gen/gaxis_fifo.gaxis_reg_slice.axis_reg_slice/s_axis_tready.  Did not re-place instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0/inst_fifo_gen/gaxis_fifo.gaxis_reg_slice.axis_reg_slice/gfwd_rev.s_ready_i_reg
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo[3][47]_i_2__1_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo[3][47]_i_2__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[12].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[12]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_728.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1055
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/buf_fifo_reg[0][1]_2.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/buf_fifo[0][1]_i_2__2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[25]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[25]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][12].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[13]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[35].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[35]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[13].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[13]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[15].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[15]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[27].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[27]_i_1__2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_6_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_6
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/neqOp__3.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_3
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo[2][47]_i_2__0_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo[2][47]_i_2__0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/s_axis_tready[1].  Did not re-place instance data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/s_axis_tready[1]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[13].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[13]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[1]_i_2_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[1]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][25].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[25]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/clt8.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_4
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][22].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[23]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_10_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_10
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo[1][47]_i_2__1_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo[1][47]_i_2__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[45].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[45]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[31].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[31]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[47].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[47]_i_1__1
INFO: [Physopt 32-662] Processed net user_block2_i/user_block2_i/ch2_dsp/axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[2].  Did not re-place instance user_block2_i/user_block2_i/ch2_dsp/axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]
INFO: [Physopt 32-662] Processed net user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/bram/mcode/s_mem_7_19_reg_ENARDEN_cooolgate_en_sig_938.  Did not re-place instance user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/bram/mcode/s_mem_7_19_reg_ENARDEN_cooolgate_en_gate_1475
INFO: [Physopt 32-662] Processed net user_block2_i/user_block2_i/ch2_dsp/fir2/px_axil_bram_ctlr_0/U0/FSM_sequential_state[3]_i_2_n_0.  Did not re-place instance user_block2_i/user_block2_i/ch2_dsp/fir2/px_axil_bram_ctlr_0/U0/FSM_sequential_state[3]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[22]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[22]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[23].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[23]_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__1_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__1
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[3].  Did not re-place instance dsp_i/dsp1_i/adc_ch0/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[3]_INST_0
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/bram_ctlr_inst/U0/FSM_sequential_state[2]_i_1_n_0.  Did not re-place instance dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/bram_ctlr_inst/U0/FSM_sequential_state[2]_i_1
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/bram_ctlr_inst/U0/FSM_sequential_state[2]_i_2_n_0.  Did not re-place instance dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/bram_ctlr_inst/U0/FSM_sequential_state[2]_i_2
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/coef_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_946.  Did not re-place instance dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/coef_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1491
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[46].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[46]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo[2][47]_i_2__1_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo[2][47]_i_2__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[24].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[24]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[17].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[17]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[45].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[45]_i_1__2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/bram_ctrl_inst/U0/FSM_sequential_state[2]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/bram_ctrl_inst/U0/FSM_sequential_state[2]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/bram_ctrl_inst/U0/FSM_sequential_state[2]_i_2_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/bram_ctrl_inst/U0/FSM_sequential_state[2]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/descr_ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_800.  Did not re-place instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/descr_ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1199
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[4].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[25]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL0_reg_n_0_[41].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL0_reg[41]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[10].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[31]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg_n_0_[40].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[40]
INFO: [Physopt 32-661] Optimized 58 nets.  Re-placed 58 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 58 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 58 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.016 | TNS=-0.016 |
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12151.438 ; gain = 0.000
Phase 7 Placement Based Optimization | Checksum: 28f81f14b

Time (s): cpu = 00:05:28 ; elapsed = 00:03:38 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12151.438 ; gain = 0.000
Phase 8 Rewire | Checksum: 28f81f14b

Time (s): cpu = 00:05:32 ; elapsed = 00:03:42 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][23] was not replicated.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0] was not replicated.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[2] was not replicated.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[4] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[0] was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][11] was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][43] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[0] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5_n_0 was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][36] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[2] was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][45] was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][7] was not replicated.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/Q[0] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[3] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/clt8 was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/x[0] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/x[1] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7_n_0 was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[54]_i_8_n_0 was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5_n_0 was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[3] was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[38]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas0217_out was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_6_n_0 was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][24] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Critical Cell Optimization | Checksum: 28f81f14b

Time (s): cpu = 00:05:35 ; elapsed = 00:03:44 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Fanout Optimization | Checksum: 28f81f14b

Time (s): cpu = 00:05:40 ; elapsed = 00:03:50 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready__0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_725.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1049
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_720.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1039
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/c0_ddr4_app_rdy.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_3
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_6_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_6
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gwss.wsts/comp0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_2
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_4_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_4
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[1].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_727.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1053
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_5_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_5
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_7_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_7
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
INFO: [Physopt 32-662] Processed net u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/dout_reg.  Did not re-place instance u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/yes_output_reg.dout_reg_reg
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][40].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[41]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_wptr_reg[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/i___22_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/issue_cas0217_out.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/p_212_in.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/i___4_i_3__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/bypass_txn_available_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_empty_i_2__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][37].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[37]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr_nxt[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr[1]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/issue_cas.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr[1]_i_2__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[44].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[44]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr_nxt[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr[0]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[39].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[39]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[46].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[46]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_722.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1043
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[3].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/neqOp__3.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_14_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_14
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[15].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[15]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_rptr_nxt[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_rptr[0]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/issue_cas.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_rptr[1]_i_2__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/issue_cas0217_out.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/bypass_txn_available_1.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_empty_i_2__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[32].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[32]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[30].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[30]_i_1__1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[2].  Did not re-place instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst_i_2_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][19].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[20]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][23].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[24]_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[2].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[4].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_724.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1047
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[0].  Did not re-place instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][11].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[12]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[12].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[12]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][43].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[43]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[0].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[0]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_13_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_13
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[20]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[20]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_12_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_12
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][36].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[36]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[2].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_3
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_723.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1045
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[16].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[16]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[36].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[36]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][45].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[45]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][7].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[8]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/Q[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.state_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[1]_i_1__1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_9_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_9
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_2_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8
INFO: [Physopt 32-662] Processed net u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/dout_reg.  Did not re-place instance u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/yes_output_reg.dout_reg_reg
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_18__1_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_18__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/page[4].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_32__1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/clt8.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/x[0].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[0]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/x[1].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[1]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_13_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_13
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[17]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[17]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_23_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_23
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_24_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_24
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[54]_i_8_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[54]_i_8
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[54]_i_3_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[54]_i_3
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[17].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[17]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[2].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[2]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[32].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[32]_i_1__1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[26]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[26]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[28]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[28]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_21_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_21
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[16].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[16]_i_1__2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_9
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[38]_i_2_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[38]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas0217_out.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_6_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_6
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[13]_i_2_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[13]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[13].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[13]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[47].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[47]_i_1__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][24].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[24]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[47]_i_3_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[47]_i_3
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[27]_i_2_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[27]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[27].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[27]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[22]_i_3_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[22]_i_3
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[26].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[26]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][20].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[21]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i___19_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_9
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[16]_i_3_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[16]_i_3
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[16].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[16]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0/inst_fifo_gen/gaxis_fifo.gaxis_reg_slice.axis_reg_slice/s_axis_tready.  Did not re-place instance data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0/inst_fifo_gen/gaxis_fifo.gaxis_reg_slice.axis_reg_slice/gfwd_rev.s_ready_i_reg
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[31].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[31]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_728.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_1055
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[25]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[25]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][12].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[13]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[33].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[33]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[35].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[35]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[13].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[13]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[15].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[15]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[25].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[25]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[27].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[27]_i_1__2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/neqOp__3.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_3
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][25].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[25]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][40].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[40]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/clt8.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_4
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][22].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[23]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_10_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_10
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[45].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[45]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[31].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[31]_i_1__2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[22]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[22]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[23].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[23]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_8
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[24].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[24]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_nxt[17].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output[17]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[4].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[25]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL2_reg[51]_0[14].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL2_reg[20]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL0_reg_n_0_[41].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL0_reg[41]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[10].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[31]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[6].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[27]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL1_reg_n_0_[22].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL1_reg[22]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[6].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[27]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL1_reg[51]_0[29].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL1_reg[43]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[11].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[32]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL3_reg[51]_0[29].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL3_reg[43]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[51]_0[25].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[37]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL1_reg[51]_0[25].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL1_reg[37]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL3_reg[51]_0[25].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL3_reg[37]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[51]_0[9].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[13]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[11].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[32]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL0_reg[51]_0[6].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL0_reg[8]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[51]_0[38].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[54]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[2].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[2]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL2_reg[51]_0[29].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL2_reg[43]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL2_reg[51]_0[9].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL2_reg[13]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[14].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[35]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[9].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[30]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[51]_0[16].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[24]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[51]_0[14].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[20]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg_n_0_[23].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[23]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[15].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[36]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[5].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[26]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[10].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[31]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr_reg_n_0_[23].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr_reg[23]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[3].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[24]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg_n_0_[41].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[41]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[12].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[33]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[18].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[39]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg_n_0_[46].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[46]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg_n_0_[44].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[44]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg_n_0_[45].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[45]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg_n_0_[21].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg[21]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg_n_0_[20].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg[20]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg_n_0_[17].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg[17]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg_n_0_[27].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg[27]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg_n_0_[26].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg[26]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg_n_0_[22].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg[22]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg_n_0_[16].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[16]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg_n_0_[17].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[17]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg_n_0_[28].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg[28]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg_n_0_[15].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[15]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg_n_0_[29].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg[29]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg_n_0_[13].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[13]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg_n_0_[25].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg[25]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg_n_0_[16].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[16]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg_n_0_[16].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[16]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg_n_0_[12].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[12]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg_n_0_[17].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[17]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg_n_0_[15].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[15]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg_n_0_[47].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[47]
INFO: [Physopt 32-661] Optimized 40 nets.  Re-placed 40 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 40 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 40 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.016 | TNS=-0.016 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 12151.438 ; gain = 0.000
Phase 11 Placement Based Optimization | Checksum: 27b9e1ee0

Time (s): cpu = 00:07:03 ; elapsed = 00:04:41 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12151.438 ; gain = 0.000
Phase 12 Rewire | Checksum: 27b9e1ee0

Time (s): cpu = 00:07:07 ; elapsed = 00:04:44 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 12 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/issue_cas0217_out was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/bypass_txn_available_0 was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][40] was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/p_212_in was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0_n_0 was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[59][37] was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][19] was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL0[54]_i_8_n_0 was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[38]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas0217_out was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_6_n_0 was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[47]_i_3_n_0 was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 Critical Cell Optimization | Checksum: 27b9e1ee0

Time (s): cpu = 00:07:09 ; elapsed = 00:04:47 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 DSP Register Optimization | Checksum: 27b9e1ee0

Time (s): cpu = 00:07:10 ; elapsed = 00:04:48 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram. 13 registers were pushed in.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 18 registers were pushed in.
INFO: [Physopt 32-665] Processed cell ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 67 registers were pushed out.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 67 registers were pushed out.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 67 registers were pushed out.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 16 registers were pushed out.
INFO: [Physopt 32-666] Processed cell ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0. No change.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/wrq_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 72 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 377 new cells, deleted 31 existing cells and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.005 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 12151.438 ; gain = 0.000
Phase 15 BRAM Register Optimization | Checksum: 1c584d1b1

Time (s): cpu = 00:10:52 ; elapsed = 00:07:28 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 16 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 16 URAM Register Optimization | Checksum: 1c584d1b1

Time (s): cpu = 00:10:53 ; elapsed = 00:07:29 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 17 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 17 Shift Register Optimization | Checksum: 1c584d1b1

Time (s): cpu = 00:10:55 ; elapsed = 00:07:31 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: 1c584d1b1

Time (s): cpu = 00:10:56 ; elapsed = 00:07:32 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12151.438 ; gain = 0.000
Phase 19 BRAM Register Optimization | Checksum: 1c584d1b1

Time (s): cpu = 00:10:59 ; elapsed = 00:07:35 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: 1c584d1b1

Time (s): cpu = 00:11:01 ; elapsed = 00:07:37 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: 1c584d1b1

Time (s): cpu = 00:11:02 ; elapsed = 00:07:38 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 22 Critical Pin Optimization | Checksum: 1c584d1b1

Time (s): cpu = 00:11:03 ; elapsed = 00:07:40 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal. Replicated 3 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1. Replicated 3 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/arb_sel_i. Replicated 1 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pcie_intrfc_wrapper_i/pcie_intrfc_i/axil2ddr/U0/rqst_rslice_inst/inst/axisc_register_slice_0/sel. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[13]_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/payload_b_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[6]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[776]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pcie_intrfc_wrapper_i/pcie_intrfc_i/axil2ddr/U0/rd_data[639]_i_1_n_0. Replicated 3 times.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/dly_val[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/dly_val[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/t2_dval_stretch. Replicated 16 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/dly_val[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/dly_val[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/dly_val[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/dly_val[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/dly_val[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/dly_val[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/dly_val[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/dly_val[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/dly_val[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/dly_val[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dac_ddr2wave/U0/wcnv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/dly_val[2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state_reg_n_0_[6]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/dly_val[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/dly_val[4]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/dly_val[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/dly_val[3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/dly_val[3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net pcie_intrfc_wrapper_i/pcie_intrfc_i/axil2ddr/U0/rqst_rslice_inst/inst/axisc_register_slice_0/payload_b_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/dly_val[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state_reg_n_0_[5]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net pcie_intrfc_wrapper_i/pcie_intrfc_i/axil2ddr/U0/rqst_rslice_inst/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[767]_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 44 nets. Created 106 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 44 nets or cells. Created 106 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.005 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 12151.438 ; gain = 0.000
Phase 23 Very High Fanout Optimization | Checksum: 2555aebcd

Time (s): cpu = 00:13:43 ; elapsed = 00:09:42 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 24 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12151.438 ; gain = 0.000
Phase 24 Placement Based Optimization | Checksum: 2555aebcd

Time (s): cpu = 00:13:46 ; elapsed = 00:09:45 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.005 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.005 | TNS=0.000 |
Phase 25 Critical Path Optimization | Checksum: 2555aebcd

Time (s): cpu = 00:13:55 ; elapsed = 00:09:50 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 26 BRAM Enable Optimization
Phase 26 BRAM Enable Optimization | Checksum: 2555aebcd

Time (s): cpu = 00:14:01 ; elapsed = 00:09:56 . Memory (MB): peak = 12151.438 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 12151.438 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.005 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |           30  |              0  |                     4  |         122  |           3  |  00:01:04  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                   180  |         224  |           3  |  00:02:22  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:02  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |         150  |           3  |  00:00:04  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.020  |          0.016  |          377  |             31  |                     9  |           0  |           1  |  00:02:36  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |          106  |              0  |                    44  |          46  |           1  |  00:01:58  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:04  |
|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:04  |
|  Total              |          0.020  |          0.016  |          513  |             31  |                   237  |         542  |          17  |  00:08:14  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 25893e20b

Time (s): cpu = 00:15:43 ; elapsed = 00:11:14 . Memory (MB): peak = 12151.438 ; gain = 0.000
1012 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:19:40 ; elapsed = 00:13:34 . Memory (MB): peak = 12151.438 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:20 ; elapsed = 00:00:27 . Memory (MB): peak = 12151.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:01 ; elapsed = 00:01:28 . Memory (MB): peak = 12151.438 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060-ffva1156'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC PORTPROP-10] Incorrect IOStandard on MCAP reset: The PCI Express reset pin PERST0_N is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8b9d9048 ConstDB: 0 ShapeSum: 5b97509f RouteDB: 7803a7c0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cf16d011

Time (s): cpu = 00:06:17 ; elapsed = 00:05:41 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d7b2cba2

Time (s): cpu = 00:06:32 ; elapsed = 00:05:55 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d7b2cba2

Time (s): cpu = 00:06:34 ; elapsed = 00:05:57 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d7b2cba2

Time (s): cpu = 00:06:34 ; elapsed = 00:05:58 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 26353dead

Time (s): cpu = 00:06:49 ; elapsed = 00:06:12 . Memory (MB): peak = 12151.438 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2e6ebede5

Time (s): cpu = 00:11:15 ; elapsed = 00:08:56 . Memory (MB): peak = 12151.438 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.127  | TNS=0.000  | WHS=-0.351 | THS=-278.380|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 2a5f0ee07

Time (s): cpu = 00:16:11 ; elapsed = 00:11:45 . Memory (MB): peak = 12844.148 ; gain = 692.711
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.127  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 299412996

Time (s): cpu = 00:16:19 ; elapsed = 00:11:53 . Memory (MB): peak = 12844.148 ; gain = 692.711
Phase 2 Router Initialization | Checksum: 28ce5eb52

Time (s): cpu = 00:16:21 ; elapsed = 00:11:54 . Memory (MB): peak = 12844.148 ; gain = 692.711

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 28ce5eb52

Time (s): cpu = 00:16:21 ; elapsed = 00:11:55 . Memory (MB): peak = 12844.148 ; gain = 692.711
Phase 3 Initial Routing | Checksum: 29a71c89e

Time (s): cpu = 00:19:19 ; elapsed = 00:13:30 . Memory (MB): peak = 12845.020 ; gain = 693.582

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      1.07|   16x16|      1.78|     8x8|      3.12|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.29|     4x4|      0.47|     8x8|      1.23|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.19|     4x4|      0.47|     4x4|      1.34|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.53|     4x4|      0.73|     8x8|      2.64|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X76Y92->INT_X83Y135 (CLE_M_X76Y92->CLEL_R_X83Y135)
	INT_X76Y128->INT_X79Y131 (CLE_M_X76Y128->DSP_X79Y130)
	INT_X80Y128->INT_X83Y131 (CLE_M_X80Y128->CLEL_R_X83Y131)
	INT_X76Y124->INT_X79Y127 (CLE_M_X76Y124->DSP_X79Y125)
	INT_X80Y124->INT_X83Y127 (CLE_M_X80Y124->CLEL_R_X83Y127)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 62745
 Number of Nodes with overlaps = 4341
 Number of Nodes with overlaps = 425
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[24].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTHE3_COMMON_X1Y0/COM2_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y0/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y1/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y2/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y3/SOUTHREFCLK1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.045 | TNS=-0.758 | WHS=-0.105 | THS=-3.778 |

Phase 4.1 Global Iteration 0 | Checksum: 2341ccf0d

Time (s): cpu = 00:34:47 ; elapsed = 00:22:53 . Memory (MB): peak = 12859.605 ; gain = 708.168

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 486
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.027  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2cf60c2fd

Time (s): cpu = 00:36:23 ; elapsed = 00:24:40 . Memory (MB): peak = 12859.605 ; gain = 708.168

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.040  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2341ec0e9

Time (s): cpu = 00:37:26 ; elapsed = 00:25:52 . Memory (MB): peak = 12859.605 ; gain = 708.168
Phase 4 Rip-up And Reroute | Checksum: 2341ec0e9

Time (s): cpu = 00:37:27 ; elapsed = 00:25:53 . Memory (MB): peak = 12859.605 ; gain = 708.168

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 260fa71eb

Time (s): cpu = 00:39:00 ; elapsed = 00:26:49 . Memory (MB): peak = 12859.605 ; gain = 708.168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.017 | TNS=-0.156 | WHS=0.004  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 256bf6662

Time (s): cpu = 00:39:14 ; elapsed = 00:26:58 . Memory (MB): peak = 12859.605 ; gain = 708.168

Phase 5.2 Clock Skew Optimization
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
Phase 5.2 Clock Skew Optimization | Checksum: 214c243f6

Time (s): cpu = 00:43:06 ; elapsed = 00:29:15 . Memory (MB): peak = 12859.605 ; gain = 708.168
Phase 5 Delay and Skew Optimization | Checksum: 214c243f6

Time (s): cpu = 00:43:07 ; elapsed = 00:29:17 . Memory (MB): peak = 12859.605 ; gain = 708.168

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21498a88c

Time (s): cpu = 00:44:46 ; elapsed = 00:30:15 . Memory (MB): peak = 12859.605 ; gain = 708.168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.017 | TNS=-0.156 | WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1df8fa377

Time (s): cpu = 00:44:49 ; elapsed = 00:30:18 . Memory (MB): peak = 12859.605 ; gain = 708.168
Phase 6 Post Hold Fix | Checksum: 1df8fa377

Time (s): cpu = 00:44:50 ; elapsed = 00:30:19 . Memory (MB): peak = 12859.605 ; gain = 708.168

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1f628967e

Time (s): cpu = 00:48:37 ; elapsed = 00:32:27 . Memory (MB): peak = 12881.949 ; gain = 730.512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.017 | TNS=-0.156 | WHS=0.004  | THS=0.000  |

Phase 7 Timing Verification | Checksum: 1f628967e

Time (s): cpu = 00:48:40 ; elapsed = 00:32:29 . Memory (MB): peak = 12881.949 ; gain = 730.512

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 19.1642 %
  Global Horizontal Routing Utilization  = 19.6543 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 86.4407%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X78Y106 -> INT_X78Y106
South Dir 1x1 Area, Max Cong = 85.654%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X32Y21 -> INT_X32Y21
East Dir 1x1 Area, Max Cong = 82.6923%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 91.3462%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X68Y41 -> INT_X68Y41
   INT_X70Y41 -> INT_X70Y41
   INT_X65Y36 -> INT_X65Y36
   INT_X66Y33 -> INT_X66Y33
   INT_X66Y31 -> INT_X66Y31

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 3
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 2
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 2

Phase 8 Route finalize | Checksum: 23d0f7c86

Time (s): cpu = 00:49:12 ; elapsed = 00:32:54 . Memory (MB): peak = 12881.949 ; gain = 730.512

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 23d0f7c86

Time (s): cpu = 00:49:14 ; elapsed = 00:32:55 . Memory (MB): peak = 12881.949 ; gain = 730.512

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 23d0f7c86

Time (s): cpu = 00:49:31 ; elapsed = 00:33:12 . Memory (MB): peak = 12881.949 ; gain = 730.512

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12881.949 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.037. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: e1506d05

Time (s): cpu = 00:06:15 ; elapsed = 00:04:38 . Memory (MB): peak = 12881.949 ; gain = 0.000
Phase 11 Incr Placement Change | Checksum: 23d0f7c86

Time (s): cpu = 00:56:01 ; elapsed = 00:38:05 . Memory (MB): peak = 12881.949 ; gain = 730.512

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 108b3577d

Time (s): cpu = 01:02:20 ; elapsed = 00:44:28 . Memory (MB): peak = 12881.949 ; gain = 730.512

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 1580381d6

Time (s): cpu = 01:02:43 ; elapsed = 00:44:50 . Memory (MB): peak = 12881.949 ; gain = 730.512

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 1580381d6

Time (s): cpu = 01:02:45 ; elapsed = 00:44:53 . Memory (MB): peak = 12881.949 ; gain = 730.512

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 21423fb23

Time (s): cpu = 01:02:47 ; elapsed = 00:44:55 . Memory (MB): peak = 12881.949 ; gain = 730.512

Phase 13.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 13.4 Global Clock Net Routing | Checksum: 18516d4cb

Time (s): cpu = 01:02:59 ; elapsed = 00:45:06 . Memory (MB): peak = 12881.949 ; gain = 730.512

Phase 13.5 Update Timing
Phase 13.5 Update Timing | Checksum: 2021b0d52

Time (s): cpu = 01:08:06 ; elapsed = 00:48:11 . Memory (MB): peak = 12881.949 ; gain = 730.512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.045  | TNS=0.000  | WHS=-0.351 | THS=-250.076|


Phase 13.6 Update Timing for Bus Skew

Phase 13.6.1 Update Timing
Phase 13.6.1 Update Timing | Checksum: 17d4dab86

Time (s): cpu = 01:12:19 ; elapsed = 00:50:35 . Memory (MB): peak = 13574.996 ; gain = 1423.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.045  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 13.6 Update Timing for Bus Skew | Checksum: 1b6025638

Time (s): cpu = 01:12:29 ; elapsed = 00:50:44 . Memory (MB): peak = 13574.996 ; gain = 1423.559
Phase 13 Router Initialization | Checksum: 1c707ca52

Time (s): cpu = 01:12:33 ; elapsed = 00:50:49 . Memory (MB): peak = 13574.996 ; gain = 1423.559

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 1e1fac2c1

Time (s): cpu = 01:12:53 ; elapsed = 00:51:02 . Memory (MB): peak = 13574.996 ; gain = 1423.559

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 2374
 Number of Nodes with overlaps = 260
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.056  | TNS=0.000  | WHS=-0.063 | THS=-0.089 |

Phase 15.1 Global Iteration 0 | Checksum: 1f9bfd2fb

Time (s): cpu = 01:17:19 ; elapsed = 00:54:19 . Memory (MB): peak = 13574.996 ; gain = 1423.559
Phase 15 Rip-up And Reroute | Checksum: 1f9bfd2fb

Time (s): cpu = 01:17:20 ; elapsed = 00:54:21 . Memory (MB): peak = 13574.996 ; gain = 1423.559

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 237375cdb

Time (s): cpu = 01:18:58 ; elapsed = 00:55:19 . Memory (MB): peak = 13574.996 ; gain = 1423.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.056  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 16.1 Delay CleanUp | Checksum: 212d57ff0

Time (s): cpu = 01:19:00 ; elapsed = 00:55:21 . Memory (MB): peak = 13574.996 ; gain = 1423.559

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 212d57ff0

Time (s): cpu = 01:19:01 ; elapsed = 00:55:22 . Memory (MB): peak = 13574.996 ; gain = 1423.559
Phase 16 Delay and Skew Optimization | Checksum: 212d57ff0

Time (s): cpu = 01:19:03 ; elapsed = 00:55:24 . Memory (MB): peak = 13574.996 ; gain = 1423.559

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1db436e42

Time (s): cpu = 01:20:38 ; elapsed = 00:56:21 . Memory (MB): peak = 13574.996 ; gain = 1423.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.056  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 26a3e09d5

Time (s): cpu = 01:20:41 ; elapsed = 00:56:24 . Memory (MB): peak = 13574.996 ; gain = 1423.559
Phase 17 Post Hold Fix | Checksum: 26a3e09d5

Time (s): cpu = 01:20:42 ; elapsed = 00:56:25 . Memory (MB): peak = 13574.996 ; gain = 1423.559

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1be0dea8f

Time (s): cpu = 01:24:41 ; elapsed = 00:58:38 . Memory (MB): peak = 13574.996 ; gain = 1423.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.056  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 18 Timing Verification | Checksum: 1be0dea8f

Time (s): cpu = 01:24:44 ; elapsed = 00:58:40 . Memory (MB): peak = 13574.996 ; gain = 1423.559

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 19.2348 %
  Global Horizontal Routing Utilization  = 19.7146 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 19 Route finalize | Checksum: 20e01480f

Time (s): cpu = 01:25:17 ; elapsed = 00:59:05 . Memory (MB): peak = 13574.996 ; gain = 1423.559

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 20e01480f

Time (s): cpu = 01:25:18 ; elapsed = 00:59:07 . Memory (MB): peak = 13574.996 ; gain = 1423.559

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 20e01480f

Time (s): cpu = 01:25:36 ; elapsed = 00:59:24 . Memory (MB): peak = 13574.996 ; gain = 1423.559

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.057  | TNS=0.000  | WHS=0.004  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 22 Post Router Timing | Checksum: 1f1ee8a42

Time (s): cpu = 01:29:40 ; elapsed = 01:01:38 . Memory (MB): peak = 13574.996 ; gain = 1423.559
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 01:29:49 ; elapsed = 01:01:48 . Memory (MB): peak = 13574.996 ; gain = 1423.559

Routing Is Done.
1049 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:30:56 ; elapsed = 01:02:37 . Memory (MB): peak = 13574.996 ; gain = 1423.559
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:02:03 ; elapsed = 00:00:43 . Memory (MB): peak = 13574.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:08 ; elapsed = 00:02:03 . Memory (MB): peak = 13574.996 ; gain = 0.000
Command: report_drc -file p71821_drc_routed.rpt -pb p71821_drc_routed.pb -rpx p71821_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:02:29 ; elapsed = 00:01:18 . Memory (MB): peak = 13574.996 ; gain = 0.000
Command: report_methodology -file p71821_methodology_drc_routed.rpt -rpx p71821_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:05:20 ; elapsed = 00:03:03 . Memory (MB): peak = 14601.195 ; gain = 1026.199
Command: report_power -file p71821_power_routed.rpt -pb p71821_power_summary_routed.pb -rpx p71821_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1056 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:03:29 ; elapsed = 00:02:04 . Memory (MB): peak = 15007.566 ; gain = 406.371
report_route_status: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 15009.883 ; gain = 2.316
report_clock_utilization: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 15009.883 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 15227.527 ; gain = 217.645
INFO: [Common 17-206] Exiting Vivado at Tue Mar 20 11:15:08 2018...
