0.6
2018.3
Dec  7 2018
00:33:28
D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/hdl/AXIS_SUB_wrapper.v,1736774993,verilog,,D:/Code_repositories/fpga_code/AXIS_SUB/sim/AXIS_SUB_TB.v,,AXIS_SUB_wrapper,,,,,,,,
D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/ip/AXIS_SUB_axis_control_0_0/sim/AXIS_SUB_axis_control_0_0.v,1736774993,verilog,,D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/sim/AXIS_SUB.v,,AXIS_SUB_axis_control_0_0,,,,,,,,
D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/ip/AXIS_SUB_c_addsub_0_0/sim/AXIS_SUB_c_addsub_0_0.vhd,1736774993,vhdl,,,,axis_sub_c_addsub_0_0,,,,,,,,
D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/sim/AXIS_SUB.v,1736774993,verilog,,D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/hdl/AXIS_SUB_wrapper.v,,AXIS_SUB,,,,,,,,
D:/Code_repositories/fpga_code/AXIS_SUB/rtl/axis_control.v,1736771799,verilog,,D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/ip/AXIS_SUB_axis_control_0_0/sim/AXIS_SUB_axis_control_0_0.v,,axis_control,,,,,,,,
D:/Code_repositories/fpga_code/AXIS_SUB/sim/AXIS_SUB_TB.v,1736774344,verilog,,,,AXIS_SUB_TB,,,,,,,,
