// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "03/08/2020 00:34:30"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module projeto01_MV (
	clock_27,
	CLK_1,
	KEY2,
	KEY3,
	SW,
	S_estados,
	LEDR0,
	LEDR1,
	LHEX2,
	LHEX1,
	LHEX0,
	LHEX5,
	LHEX4);
input 	clock_27;
input 	CLK_1;
input 	KEY2;
input 	KEY3;
input 	[7:0] SW;
output 	[1:0] S_estados;
output 	LEDR0;
output 	LEDR1;
output 	[6:0] LHEX2;
output 	[6:0] LHEX1;
output 	[6:0] LHEX0;
output 	[6:0] LHEX5;
output 	[6:0] LHEX4;

// Design Ports Information
// clock_27	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S_estados[0]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// S_estados[1]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR0	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR1	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX2[0]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX2[1]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX2[2]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX2[3]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX2[4]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX2[5]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX2[6]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX1[0]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX1[1]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX1[2]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX1[3]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX1[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX1[5]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX1[6]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX0[0]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX0[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX0[2]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX0[3]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX0[4]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX0[5]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX0[6]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX5[0]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX5[1]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX5[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX5[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX5[4]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX5[5]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX5[6]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX4[0]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX4[1]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX4[2]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX4[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX4[4]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX4[5]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX4[6]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLK_1	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY3	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY2	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \LedTotalMV|BtB|ciBtB02|BtB_out[1]~1_combout ;
wire \LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout ;
wire \LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout ;
wire \LedROM|BtB|ciBtB02|BtB_out[2]~1_combout ;
wire \LedROM|BtB|ciBtB03|BtB_out[2]~0_combout ;
wire \LedROM|BtB|ciBtB05|BtB_out[3]~0_combout ;
wire \LedROM|BtB|ciBtB05|BtB_out[1]~2_combout ;
wire \MV|Datapath|Comp|Comp2|Comp2|out_lt~1_combout ;
wire \MV|Datapath|Comp|Comp2|Comp1|out_lt~0_combout ;
wire \MV|Datapath|Comp|Comp2|Comp1|out_lt~1_combout ;
wire \MV|Datapath|Comp|Comp2|Comp1|out_lt~2_combout ;
wire \KEY2~combout ;
wire \BS|y_present.E1~feeder_combout ;
wire \BS|y_present.E1~regout ;
wire \BS|y_next.E2~0_combout ;
wire \BS|y_present.E2~regout ;
wire \CLK_1~combout ;
wire \CLK_1~clkctrl_outclk ;
wire \Cont|Q0|qS~0_combout ;
wire \KEY3~combout ;
wire \KEY3~clkctrl_outclk ;
wire \Cont|Q0|qS~regout ;
wire \Cont|Q1|qS~0_combout ;
wire \Cont|Q1|qS~regout ;
wire \Cont|Q2|qS~0_combout ;
wire \Cont|Q2|qS~regout ;
wire \Cont|Q3|qS~0_combout ;
wire \Cont|Q3|qS~regout ;
wire \Cont|Q4|qS~0_combout ;
wire \Cont|Q4|qS~regout ;
wire \Cont|Q5|qS~0_combout ;
wire \Cont|Q5|qS~regout ;
wire \MV|Datapath|Reg|qs[0]~23_combout ;
wire \MV|BlocodeControle|estado~9_combout ;
wire \MV|BlocodeControle|estado.E4~regout ;
wire \MV|BlocodeControle|estado.E1~0_combout ;
wire \MV|BlocodeControle|estado.E1~regout ;
wire \MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout ;
wire \MV|Datapath|Reg|qs[1]~9_combout ;
wire \MV|Datapath|Reg|qs[1]~8_cout ;
wire \MV|Datapath|Reg|qs[1]~10 ;
wire \MV|Datapath|Reg|qs[2]~12 ;
wire \MV|Datapath|Reg|qs[3]~13_combout ;
wire \MV|Datapath|Reg|qs[3]~14 ;
wire \MV|Datapath|Reg|qs[4]~16 ;
wire \MV|Datapath|Reg|qs[5]~18 ;
wire \MV|Datapath|Reg|qs[6]~19_combout ;
wire \MV|Datapath|Comp|Comp1|Comp3|out_lt~0_combout ;
wire \MV|Datapath|Reg|qs[4]~15_combout ;
wire \MV|Datapath|Comp|Comp1|Comp4|out_lt~0_combout ;
wire \MV|Datapath|Comp|Comp2|Comp4|out_lt~2_combout ;
wire \MV|Datapath|Comp|Comp2|Comp4|out_lt~3_combout ;
wire \MV|Datapath|Reg|qs[6]~20 ;
wire \MV|Datapath|Reg|qs[7]~21_combout ;
wire \MV|Datapath|Comp|Comp2|Comp4|out_lt~1_combout ;
wire \MV|Datapath|Reg|qs[2]~11_combout ;
wire \MV|Datapath|Comp|Comp2|Comp4|out_lt~0_combout ;
wire \MV|Datapath|Comp|Comp2|Comp2|out_lt~0_combout ;
wire \MV|Datapath|Comp|Comp2|Comp2|out_lt~2_combout ;
wire \MV|Datapath|Comp|Comp2|Comp4|out_lt~4_combout ;
wire \MV|Datapath|Comp|Comp2|Comp4|out_lt~5_combout ;
wire \MV|BlocodeControle|Selector0~0_combout ;
wire \MV|BlocodeControle|estado.E2~regout ;
wire \MV|BlocodeControle|estado~8_combout ;
wire \MV|BlocodeControle|estado.E3~regout ;
wire \MV|BlocodeControle|saida~0_combout ;
wire \MV|BlocodeControle|saida~1_combout ;
wire \LedTotalMV|D7S2|D_out[4]~15_combout ;
wire \MV|Datapath|Reg|qs[5]~17_combout ;
wire \LedTotalMV|D7S2|D_out[4]~23_combout ;
wire \LedTotalMV|D7S2|D_out[4]~3_combout ;
wire \LedTotalMV|D7S2|D_out[4]~22_combout ;
wire \LedTotalMV|BtB|ciBtB01|BtB_out~0_combout ;
wire \LedTotalMV|BtB|ciBtB02|BtB_out[0]~2_combout ;
wire \LedTotalMV|BtB|ciBtB02|BtB_out[2]~0_combout ;
wire \LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout ;
wire \LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout ;
wire \LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ;
wire \LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout ;
wire \LedTotalMV|D7S2|D_out[4]~21_combout ;
wire \LedTotalMV|BtB|ciBtB06|BtB_out[2]~0_combout ;
wire \LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout ;
wire \LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ;
wire \LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout ;
wire \LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout ;
wire \LedTotalMV|D7S1|D_out[0]~0_combout ;
wire \LedTotalMV|D7S1|D_out[1]~1_combout ;
wire \LedTotalMV|D7S1|D_out[2]~2_combout ;
wire \LedTotalMV|D7S1|D_out[3]~3_combout ;
wire \LedTotalMV|D7S1|D_out[4]~4_combout ;
wire \LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout ;
wire \LedTotalMV|BtB|ciBtB07|BtB_out[2]~0_combout ;
wire \LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout ;
wire \LedTotalMV|D7S0|D_out[0]~0_combout ;
wire \LedTotalMV|D7S0|D_out[1]~1_combout ;
wire \LedTotalMV|D7S0|D_out[2]~2_combout ;
wire \LedTotalMV|D7S0|D_out[3]~3_combout ;
wire \LedTotalMV|D7S0|D_out[4]~4_combout ;
wire \LedROM|BtB|ciBtB01|BtB_out~0_combout ;
wire \LedROM|BtB|ciBtB02|BtB_out[0]~3_combout ;
wire \LedROM|BtB|ciBtB02|BtB_out[1]~2_combout ;
wire \LedROM|BtB|ciBtB02|BtB_out[3]~0_combout ;
wire \LedROM|BtB|ciBtB06|BtB_out[1]~2_combout ;
wire \LedROM|BtB|ciBtB06|BtB_out[2]~0_combout ;
wire \LedROM|BtB|ciBtB06|BtB_out[0]~1_combout ;
wire \LedROM|BtB|ciBtB03|BtB_out[0]~2_combout ;
wire \LedROM|BtB|ciBtB03|BtB_out[1]~1_combout ;
wire \LedROM|BtB|ciBtB05|BtB_out[0]~3_combout ;
wire \LedROM|BtB|ciBtB05|BtB_out[2]~1_combout ;
wire \LedROM|D7S1|D_out[0]~0_combout ;
wire \LedROM|D7S1|D_out[1]~1_combout ;
wire \LedROM|D7S1|D_out[2]~2_combout ;
wire \LedROM|D7S1|D_out[3]~3_combout ;
wire \LedROM|D7S1|D_out[4]~4_combout ;
wire \LedROM|BtB|ciBtB07|BtB_out[0]~2_combout ;
wire \LedROM|BtB|ciBtB07|BtB_out[1]~1_combout ;
wire \LedROM|BtB|ciBtB07|BtB_out[2]~0_combout ;
wire \LedROM|D7S0|D_out[0]~0_combout ;
wire \LedROM|D7S0|D_out[1]~1_combout ;
wire \LedROM|D7S0|D_out[2]~2_combout ;
wire \LedROM|D7S0|D_out[3]~3_combout ;
wire \LedROM|D7S0|D_out[4]~4_combout ;
wire [3:0] \LedTotalMV|BtB|ciBtB03|BtB_out ;
wire [3:0] \LedTotalMV|BtB|ciBtB06|BtB_out ;
wire [3:0] \LedTotalMV|BtB|ciBtB07|BtB_out ;
wire [6:0] \LedTotalMV|D7S1|D_out ;
wire [6:0] \LedTotalMV|D7S0|D_out ;
wire [3:0] \LedROM|BtB|ciBtB03|BtB_out ;
wire [3:0] \LedROM|BtB|ciBtB07|BtB_out ;
wire [6:0] \LedROM|D7S1|D_out ;
wire [6:0] \LedROM|D7S0|D_out ;
wire [7:0] \ROM|altsyncram_component|auto_generated|q_a ;
wire [4:0] \Cont|resp_and ;
wire [7:0] \MV|Datapath|Reg|qs ;
wire [7:0] \SW~combout ;

wire [7:0] \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \ROM|altsyncram_component|auto_generated|q_a [0] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [1] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ROM|altsyncram_component|auto_generated|q_a [2] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ROM|altsyncram_component|auto_generated|q_a [3] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ROM|altsyncram_component|auto_generated|q_a [4] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ROM|altsyncram_component|auto_generated|q_a [5] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ROM|altsyncram_component|auto_generated|q_a [6] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ROM|altsyncram_component|auto_generated|q_a [7] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: LCCOMB_X27_Y33_N10
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB02|BtB_out[1]~1 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB02|BtB_out[1]~1_combout  = (\MV|Datapath|Reg|qs [5] & (!\MV|Datapath|Reg|qs [7] & ((\MV|Datapath|Reg|qs [4]) # (!\MV|Datapath|Reg|qs [6])))) # (!\MV|Datapath|Reg|qs [5] & (\MV|Datapath|Reg|qs [7] & ((\MV|Datapath|Reg|qs [6]) # 
// (!\MV|Datapath|Reg|qs [4]))))

	.dataa(\MV|Datapath|Reg|qs [5]),
	.datab(\MV|Datapath|Reg|qs [6]),
	.datac(\MV|Datapath|Reg|qs [7]),
	.datad(\MV|Datapath|Reg|qs [4]),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB02|BtB_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB02|BtB_out[1]~1 .lut_mask = 16'h4A52;
defparam \LedTotalMV|BtB|ciBtB02|BtB_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N14
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB03|BtB_out[0]~2 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout  = (\LedTotalMV|BtB|ciBtB02|BtB_out[1]~1_combout  & (!\MV|Datapath|Reg|qs [3] & ((\LedTotalMV|BtB|ciBtB02|BtB_out[0]~2_combout ) # (\LedTotalMV|BtB|ciBtB02|BtB_out[2]~0_combout )))) # 
// (!\LedTotalMV|BtB|ciBtB02|BtB_out[1]~1_combout  & ((\MV|Datapath|Reg|qs [3] $ (\LedTotalMV|BtB|ciBtB02|BtB_out[2]~0_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB02|BtB_out[1]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB02|BtB_out[0]~2_combout ),
	.datac(\MV|Datapath|Reg|qs [3]),
	.datad(\LedTotalMV|BtB|ciBtB02|BtB_out[2]~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB03|BtB_out[0]~2 .lut_mask = 16'h0F58;
defparam \LedTotalMV|BtB|ciBtB03|BtB_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N6
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB05|BtB_out[2]~1 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout  = (\MV|Datapath|Reg|qs [2] & (((\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout )))) # (!\MV|Datapath|Reg|qs [2] & (!\LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout  & (\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout 
// )))

	.dataa(\LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.datab(\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.datac(\MV|Datapath|Reg|qs [2]),
	.datad(\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB05|BtB_out[2]~1 .lut_mask = 16'hF404;
defparam \LedTotalMV|BtB|ciBtB05|BtB_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N24
cycloneii_lcell_comb \LedROM|BtB|ciBtB02|BtB_out[2]~1 (
// Equation(s):
// \LedROM|BtB|ciBtB02|BtB_out[2]~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [4] & (!\ROM|altsyncram_component|auto_generated|q_a [6] & (\ROM|altsyncram_component|auto_generated|q_a [7] & !\ROM|altsyncram_component|auto_generated|q_a [5]))) # 
// (!\ROM|altsyncram_component|auto_generated|q_a [4] & (\ROM|altsyncram_component|auto_generated|q_a [6] & (\ROM|altsyncram_component|auto_generated|q_a [7] $ (!\ROM|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB02|BtB_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB02|BtB_out[2]~1 .lut_mask = 16'h4024;
defparam \LedROM|BtB|ciBtB02|BtB_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N16
cycloneii_lcell_comb \LedROM|BtB|ciBtB03|BtB_out[2]~0 (
// Equation(s):
// \LedROM|BtB|ciBtB03|BtB_out[2]~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [3] & (\LedROM|BtB|ciBtB02|BtB_out[2]~1_combout )) # (!\ROM|altsyncram_component|auto_generated|q_a [3] & (((!\LedROM|BtB|ciBtB02|BtB_out[0]~3_combout  & 
// \LedROM|BtB|ciBtB02|BtB_out[1]~2_combout ))))

	.dataa(\LedROM|BtB|ciBtB02|BtB_out[2]~1_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\LedROM|BtB|ciBtB02|BtB_out[0]~3_combout ),
	.datad(\LedROM|BtB|ciBtB02|BtB_out[1]~2_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB03|BtB_out[2]~0 .lut_mask = 16'h8B88;
defparam \LedROM|BtB|ciBtB03|BtB_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N10
cycloneii_lcell_comb \LedROM|BtB|ciBtB05|BtB_out[3]~0 (
// Equation(s):
// \LedROM|BtB|ciBtB05|BtB_out[3]~0_combout  = (\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout ) # ((\LedROM|BtB|ciBtB03|BtB_out[1]~1_combout  & ((\LedROM|BtB|ciBtB03|BtB_out[0]~2_combout ) # (\ROM|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.datab(\LedROM|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datad(\LedROM|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB05|BtB_out[3]~0 .lut_mask = 16'hFEAA;
defparam \LedROM|BtB|ciBtB05|BtB_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N12
cycloneii_lcell_comb \LedROM|BtB|ciBtB05|BtB_out[1]~2 (
// Equation(s):
// \LedROM|BtB|ciBtB05|BtB_out[1]~2_combout  = (\ROM|altsyncram_component|auto_generated|q_a [2] & (((\LedROM|BtB|ciBtB03|BtB_out[0]~2_combout )))) # (!\ROM|altsyncram_component|auto_generated|q_a [2] & ((\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout ) # 
// ((\LedROM|BtB|ciBtB03|BtB_out[0]~2_combout  & !\LedROM|BtB|ciBtB03|BtB_out[1]~1_combout ))))

	.dataa(\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.datab(\LedROM|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datad(\LedROM|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB05|BtB_out[1]~2 .lut_mask = 16'hCACE;
defparam \LedROM|BtB|ciBtB05|BtB_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N12
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp2|out_lt~1 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp2|out_lt~1_combout  = (\SW~combout [7] & ((\SW~combout [5] $ (\MV|Datapath|Reg|qs [5])) # (!\MV|Datapath|Reg|qs [7]))) # (!\SW~combout [7] & ((\MV|Datapath|Reg|qs [7]) # (\SW~combout [5] $ (\MV|Datapath|Reg|qs [5]))))

	.dataa(\SW~combout [7]),
	.datab(\SW~combout [5]),
	.datac(\MV|Datapath|Reg|qs [7]),
	.datad(\MV|Datapath|Reg|qs [5]),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp2|out_lt~1_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp2|out_lt~1 .lut_mask = 16'h7BDE;
defparam \MV|Datapath|Comp|Comp2|Comp2|out_lt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N28
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp1|out_lt~0 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp1|out_lt~0_combout  = \SW~combout [5] $ (\MV|Datapath|Reg|qs [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [5]),
	.datad(\MV|Datapath|Reg|qs [5]),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp1|out_lt~0_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp1|out_lt~0 .lut_mask = 16'h0FF0;
defparam \MV|Datapath|Comp|Comp2|Comp1|out_lt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N2
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp1|out_lt~1 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp1|out_lt~1_combout  = (\MV|Datapath|Reg|qs [4] & ((\SW~combout [6] $ (\MV|Datapath|Reg|qs [6])) # (!\SW~combout [4]))) # (!\MV|Datapath|Reg|qs [4] & ((\SW~combout [4]) # (\SW~combout [6] $ (\MV|Datapath|Reg|qs [6]))))

	.dataa(\MV|Datapath|Reg|qs [4]),
	.datab(\SW~combout [6]),
	.datac(\MV|Datapath|Reg|qs [6]),
	.datad(\SW~combout [4]),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp1|out_lt~1_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp1|out_lt~1 .lut_mask = 16'h7DBE;
defparam \MV|Datapath|Comp|Comp2|Comp1|out_lt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N20
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp1|out_lt~2 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp1|out_lt~2_combout  = (!\MV|Datapath|Comp|Comp2|Comp1|out_lt~1_combout  & (!\MV|Datapath|Comp|Comp2|Comp1|out_lt~0_combout  & (\SW~combout [7] $ (!\MV|Datapath|Reg|qs [7]))))

	.dataa(\SW~combout [7]),
	.datab(\MV|Datapath|Comp|Comp2|Comp1|out_lt~1_combout ),
	.datac(\MV|Datapath|Reg|qs [7]),
	.datad(\MV|Datapath|Comp|Comp2|Comp1|out_lt~0_combout ),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp1|out_lt~2_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp1|out_lt~2 .lut_mask = 16'h0021;
defparam \MV|Datapath|Comp|Comp2|Comp1|out_lt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY2~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY2~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY2));
// synopsys translate_off
defparam \KEY2~I .input_async_reset = "none";
defparam \KEY2~I .input_power_up = "low";
defparam \KEY2~I .input_register_mode = "none";
defparam \KEY2~I .input_sync_reset = "none";
defparam \KEY2~I .oe_async_reset = "none";
defparam \KEY2~I .oe_power_up = "low";
defparam \KEY2~I .oe_register_mode = "none";
defparam \KEY2~I .oe_sync_reset = "none";
defparam \KEY2~I .operation_mode = "input";
defparam \KEY2~I .output_async_reset = "none";
defparam \KEY2~I .output_power_up = "low";
defparam \KEY2~I .output_register_mode = "none";
defparam \KEY2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N20
cycloneii_lcell_comb \BS|y_present.E1~feeder (
// Equation(s):
// \BS|y_present.E1~feeder_combout  = \KEY2~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\KEY2~combout ),
	.cin(gnd),
	.combout(\BS|y_present.E1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BS|y_present.E1~feeder .lut_mask = 16'hFF00;
defparam \BS|y_present.E1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y30_N21
cycloneii_lcell_ff \BS|y_present.E1 (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(\BS|y_present.E1~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BS|y_present.E1~regout ));

// Location: LCCOMB_X28_Y30_N22
cycloneii_lcell_comb \BS|y_next.E2~0 (
// Equation(s):
// \BS|y_next.E2~0_combout  = (!\BS|y_present.E1~regout  & \KEY2~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\BS|y_present.E1~regout ),
	.datad(\KEY2~combout ),
	.cin(gnd),
	.combout(\BS|y_next.E2~0_combout ),
	.cout());
// synopsys translate_off
defparam \BS|y_next.E2~0 .lut_mask = 16'h0F00;
defparam \BS|y_next.E2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y30_N23
cycloneii_lcell_ff \BS|y_present.E2 (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(\BS|y_next.E2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BS|y_present.E2~regout ));

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK_1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK_1~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK_1));
// synopsys translate_off
defparam \CLK_1~I .input_async_reset = "none";
defparam \CLK_1~I .input_power_up = "low";
defparam \CLK_1~I .input_register_mode = "none";
defparam \CLK_1~I .input_sync_reset = "none";
defparam \CLK_1~I .oe_async_reset = "none";
defparam \CLK_1~I .oe_power_up = "low";
defparam \CLK_1~I .oe_register_mode = "none";
defparam \CLK_1~I .oe_sync_reset = "none";
defparam \CLK_1~I .operation_mode = "input";
defparam \CLK_1~I .output_async_reset = "none";
defparam \CLK_1~I .output_power_up = "low";
defparam \CLK_1~I .output_register_mode = "none";
defparam \CLK_1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \CLK_1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK_1~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_1~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK_1~clkctrl .clock_type = "global clock";
defparam \CLK_1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N6
cycloneii_lcell_comb \Cont|Q0|qS~0 (
// Equation(s):
// \Cont|Q0|qS~0_combout  = \Cont|Q0|qS~regout  $ (\BS|y_present.E2~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Cont|Q0|qS~regout ),
	.datad(\BS|y_present.E2~regout ),
	.cin(gnd),
	.combout(\Cont|Q0|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cont|Q0|qS~0 .lut_mask = 16'h0FF0;
defparam \Cont|Q0|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY3~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY3~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY3));
// synopsys translate_off
defparam \KEY3~I .input_async_reset = "none";
defparam \KEY3~I .input_power_up = "low";
defparam \KEY3~I .input_register_mode = "none";
defparam \KEY3~I .input_sync_reset = "none";
defparam \KEY3~I .oe_async_reset = "none";
defparam \KEY3~I .oe_power_up = "low";
defparam \KEY3~I .oe_register_mode = "none";
defparam \KEY3~I .oe_sync_reset = "none";
defparam \KEY3~I .operation_mode = "input";
defparam \KEY3~I .output_async_reset = "none";
defparam \KEY3~I .output_power_up = "low";
defparam \KEY3~I .output_register_mode = "none";
defparam \KEY3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \KEY3~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\KEY3~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\KEY3~clkctrl_outclk ));
// synopsys translate_off
defparam \KEY3~clkctrl .clock_type = "global clock";
defparam \KEY3~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X28_Y30_N7
cycloneii_lcell_ff \Cont|Q0|qS (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(\Cont|Q0|qS~0_combout ),
	.sdata(gnd),
	.aclr(\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Cont|Q0|qS~regout ));

// Location: LCCOMB_X28_Y30_N8
cycloneii_lcell_comb \Cont|Q1|qS~0 (
// Equation(s):
// \Cont|Q1|qS~0_combout  = \Cont|Q1|qS~regout  $ (((\Cont|Q0|qS~regout  & \BS|y_present.E2~regout )))

	.dataa(\Cont|Q0|qS~regout ),
	.datab(vcc),
	.datac(\Cont|Q1|qS~regout ),
	.datad(\BS|y_present.E2~regout ),
	.cin(gnd),
	.combout(\Cont|Q1|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cont|Q1|qS~0 .lut_mask = 16'h5AF0;
defparam \Cont|Q1|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y30_N9
cycloneii_lcell_ff \Cont|Q1|qS (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(\Cont|Q1|qS~0_combout ),
	.sdata(gnd),
	.aclr(\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Cont|Q1|qS~regout ));

// Location: LCCOMB_X28_Y30_N10
cycloneii_lcell_comb \Cont|Q2|qS~0 (
// Equation(s):
// \Cont|Q2|qS~0_combout  = \Cont|Q2|qS~regout  $ (((\Cont|Q0|qS~regout  & (\Cont|Q1|qS~regout  & \BS|y_present.E2~regout ))))

	.dataa(\Cont|Q0|qS~regout ),
	.datab(\Cont|Q1|qS~regout ),
	.datac(\Cont|Q2|qS~regout ),
	.datad(\BS|y_present.E2~regout ),
	.cin(gnd),
	.combout(\Cont|Q2|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cont|Q2|qS~0 .lut_mask = 16'h78F0;
defparam \Cont|Q2|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y30_N11
cycloneii_lcell_ff \Cont|Q2|qS (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(\Cont|Q2|qS~0_combout ),
	.sdata(gnd),
	.aclr(\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Cont|Q2|qS~regout ));

// Location: LCCOMB_X28_Y30_N30
cycloneii_lcell_comb \Cont|resp_and[2] (
// Equation(s):
// \Cont|resp_and [2] = (\Cont|Q2|qS~regout  & (\BS|y_present.E2~regout  & (\Cont|Q1|qS~regout  & \Cont|Q0|qS~regout )))

	.dataa(\Cont|Q2|qS~regout ),
	.datab(\BS|y_present.E2~regout ),
	.datac(\Cont|Q1|qS~regout ),
	.datad(\Cont|Q0|qS~regout ),
	.cin(gnd),
	.combout(\Cont|resp_and [2]),
	.cout());
// synopsys translate_off
defparam \Cont|resp_and[2] .lut_mask = 16'h8000;
defparam \Cont|resp_and[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N24
cycloneii_lcell_comb \Cont|Q3|qS~0 (
// Equation(s):
// \Cont|Q3|qS~0_combout  = \Cont|Q3|qS~regout  $ (\Cont|resp_and [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Cont|Q3|qS~regout ),
	.datad(\Cont|resp_and [2]),
	.cin(gnd),
	.combout(\Cont|Q3|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cont|Q3|qS~0 .lut_mask = 16'h0FF0;
defparam \Cont|Q3|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y30_N25
cycloneii_lcell_ff \Cont|Q3|qS (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(\Cont|Q3|qS~0_combout ),
	.sdata(gnd),
	.aclr(\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Cont|Q3|qS~regout ));

// Location: LCCOMB_X27_Y30_N28
cycloneii_lcell_comb \Cont|Q4|qS~0 (
// Equation(s):
// \Cont|Q4|qS~0_combout  = \Cont|Q4|qS~regout  $ (((\Cont|Q3|qS~regout  & \Cont|resp_and [2])))

	.dataa(\Cont|Q3|qS~regout ),
	.datab(\Cont|resp_and [2]),
	.datac(\Cont|Q4|qS~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Cont|Q4|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cont|Q4|qS~0 .lut_mask = 16'h7878;
defparam \Cont|Q4|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N29
cycloneii_lcell_ff \Cont|Q4|qS (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(\Cont|Q4|qS~0_combout ),
	.sdata(gnd),
	.aclr(\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Cont|Q4|qS~regout ));

// Location: LCCOMB_X27_Y30_N22
cycloneii_lcell_comb \Cont|Q5|qS~0 (
// Equation(s):
// \Cont|Q5|qS~0_combout  = \Cont|Q5|qS~regout  $ (((\Cont|Q3|qS~regout  & (\Cont|Q4|qS~regout  & \Cont|resp_and [2]))))

	.dataa(\Cont|Q3|qS~regout ),
	.datab(\Cont|Q4|qS~regout ),
	.datac(\Cont|Q5|qS~regout ),
	.datad(\Cont|resp_and [2]),
	.cin(gnd),
	.combout(\Cont|Q5|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cont|Q5|qS~0 .lut_mask = 16'h78F0;
defparam \Cont|Q5|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N23
cycloneii_lcell_ff \Cont|Q5|qS (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(\Cont|Q5|qS~0_combout ),
	.sdata(gnd),
	.aclr(\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Cont|Q5|qS~regout ));

// Location: M4K_X26_Y30
cycloneii_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_1~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\Cont|Q5|qS~regout ,\Cont|Q4|qS~regout ,\Cont|Q3|qS~regout ,\Cont|Q2|qS~regout ,\Cont|Q1|qS~regout ,\Cont|Q0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "romMV.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "romMV:ROM|altsyncram:altsyncram_component|altsyncram_7m71:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 512'h0807060504030201051E0A08070600055A503C32281E140A504F3C32281E140A080703040505050539383736353433322D28231E19140F0A0807060504030201;
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N24
cycloneii_lcell_comb \MV|Datapath|Reg|qs[0]~23 (
// Equation(s):
// \MV|Datapath|Reg|qs[0]~23_combout  = \MV|Datapath|Reg|qs [0] $ (((\MV|BlocodeControle|estado.E3~regout  & \ROM|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\MV|BlocodeControle|estado.E3~regout ),
	.datab(vcc),
	.datac(\MV|Datapath|Reg|qs [0]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\MV|Datapath|Reg|qs[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Reg|qs[0]~23 .lut_mask = 16'h5AF0;
defparam \MV|Datapath|Reg|qs[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N12
cycloneii_lcell_comb \MV|BlocodeControle|estado~9 (
// Equation(s):
// \MV|BlocodeControle|estado~9_combout  = (!\BS|y_present.E2~regout  & (\MV|BlocodeControle|estado.E2~regout  & \MV|Datapath|Comp|Comp2|Comp4|out_lt~5_combout ))

	.dataa(vcc),
	.datab(\BS|y_present.E2~regout ),
	.datac(\MV|BlocodeControle|estado.E2~regout ),
	.datad(\MV|Datapath|Comp|Comp2|Comp4|out_lt~5_combout ),
	.cin(gnd),
	.combout(\MV|BlocodeControle|estado~9_combout ),
	.cout());
// synopsys translate_off
defparam \MV|BlocodeControle|estado~9 .lut_mask = 16'h3000;
defparam \MV|BlocodeControle|estado~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y30_N13
cycloneii_lcell_ff \MV|BlocodeControle|estado.E4 (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(\MV|BlocodeControle|estado~9_combout ),
	.sdata(gnd),
	.aclr(\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|BlocodeControle|estado.E4~regout ));

// Location: LCCOMB_X28_Y30_N0
cycloneii_lcell_comb \MV|BlocodeControle|estado.E1~0 (
// Equation(s):
// \MV|BlocodeControle|estado.E1~0_combout  = !\MV|BlocodeControle|estado.E4~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MV|BlocodeControle|estado.E4~regout ),
	.cin(gnd),
	.combout(\MV|BlocodeControle|estado.E1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MV|BlocodeControle|estado.E1~0 .lut_mask = 16'h00FF;
defparam \MV|BlocodeControle|estado.E1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N21
cycloneii_lcell_ff \MV|BlocodeControle|estado.E1 (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MV|BlocodeControle|estado.E1~0_combout ),
	.aclr(\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|BlocodeControle|estado.E1~regout ));

// Location: LCFF_X27_Y30_N25
cycloneii_lcell_ff \MV|Datapath|Reg|qs[0] (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(\MV|Datapath|Reg|qs[0]~23_combout ),
	.sdata(gnd),
	.aclr(!\MV|BlocodeControle|estado.E1~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|Datapath|Reg|qs [0]));

// Location: LCCOMB_X27_Y30_N30
cycloneii_lcell_comb \MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0 (
// Equation(s):
// \MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout  = (\MV|Datapath|Reg|qs [0] & \ROM|altsyncram_component|auto_generated|q_a [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MV|Datapath|Reg|qs [0]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0 .lut_mask = 16'hF000;
defparam \MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N4
cycloneii_lcell_comb \MV|Datapath|Reg|qs[1]~9 (
// Equation(s):
// \MV|Datapath|Reg|qs[1]~9_combout  = (\ROM|altsyncram_component|auto_generated|q_a [1] & ((\MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout  & (\MV|Datapath|Reg|qs[1]~8_cout  & VCC)) # (!\MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout  & 
// (!\MV|Datapath|Reg|qs[1]~8_cout )))) # (!\ROM|altsyncram_component|auto_generated|q_a [1] & ((\MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout  & (!\MV|Datapath|Reg|qs[1]~8_cout )) # (!\MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout  & 
// ((\MV|Datapath|Reg|qs[1]~8_cout ) # (GND)))))
// \MV|Datapath|Reg|qs[1]~10  = CARRY((\ROM|altsyncram_component|auto_generated|q_a [1] & (!\MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout  & !\MV|Datapath|Reg|qs[1]~8_cout )) # (!\ROM|altsyncram_component|auto_generated|q_a [1] & 
// ((!\MV|Datapath|Reg|qs[1]~8_cout ) # (!\MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout ))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datab(\MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MV|Datapath|Reg|qs[1]~8_cout ),
	.combout(\MV|Datapath|Reg|qs[1]~9_combout ),
	.cout(\MV|Datapath|Reg|qs[1]~10 ));
// synopsys translate_off
defparam \MV|Datapath|Reg|qs[1]~9 .lut_mask = 16'h9617;
defparam \MV|Datapath|Reg|qs[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y30_N5
cycloneii_lcell_ff \MV|Datapath|Reg|qs[1] (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(\MV|Datapath|Reg|qs[1]~9_combout ),
	.sdata(gnd),
	.aclr(!\MV|BlocodeControle|estado.E1~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MV|BlocodeControle|estado.E3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|Datapath|Reg|qs [1]));

// Location: LCCOMB_X27_Y30_N2
cycloneii_lcell_comb \MV|Datapath|Reg|qs[1]~8 (
// Equation(s):
// \MV|Datapath|Reg|qs[1]~8_cout  = CARRY(\MV|Datapath|Reg|qs [1])

	.dataa(vcc),
	.datab(\MV|Datapath|Reg|qs [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\MV|Datapath|Reg|qs[1]~8_cout ));
// synopsys translate_off
defparam \MV|Datapath|Reg|qs[1]~8 .lut_mask = 16'h00CC;
defparam \MV|Datapath|Reg|qs[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N6
cycloneii_lcell_comb \MV|Datapath|Reg|qs[2]~11 (
// Equation(s):
// \MV|Datapath|Reg|qs[2]~11_combout  = ((\MV|Datapath|Reg|qs [2] $ (\ROM|altsyncram_component|auto_generated|q_a [2] $ (!\MV|Datapath|Reg|qs[1]~10 )))) # (GND)
// \MV|Datapath|Reg|qs[2]~12  = CARRY((\MV|Datapath|Reg|qs [2] & ((\ROM|altsyncram_component|auto_generated|q_a [2]) # (!\MV|Datapath|Reg|qs[1]~10 ))) # (!\MV|Datapath|Reg|qs [2] & (\ROM|altsyncram_component|auto_generated|q_a [2] & 
// !\MV|Datapath|Reg|qs[1]~10 )))

	.dataa(\MV|Datapath|Reg|qs [2]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MV|Datapath|Reg|qs[1]~10 ),
	.combout(\MV|Datapath|Reg|qs[2]~11_combout ),
	.cout(\MV|Datapath|Reg|qs[2]~12 ));
// synopsys translate_off
defparam \MV|Datapath|Reg|qs[2]~11 .lut_mask = 16'h698E;
defparam \MV|Datapath|Reg|qs[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N8
cycloneii_lcell_comb \MV|Datapath|Reg|qs[3]~13 (
// Equation(s):
// \MV|Datapath|Reg|qs[3]~13_combout  = (\MV|Datapath|Reg|qs [3] & ((\ROM|altsyncram_component|auto_generated|q_a [3] & (\MV|Datapath|Reg|qs[2]~12  & VCC)) # (!\ROM|altsyncram_component|auto_generated|q_a [3] & (!\MV|Datapath|Reg|qs[2]~12 )))) # 
// (!\MV|Datapath|Reg|qs [3] & ((\ROM|altsyncram_component|auto_generated|q_a [3] & (!\MV|Datapath|Reg|qs[2]~12 )) # (!\ROM|altsyncram_component|auto_generated|q_a [3] & ((\MV|Datapath|Reg|qs[2]~12 ) # (GND)))))
// \MV|Datapath|Reg|qs[3]~14  = CARRY((\MV|Datapath|Reg|qs [3] & (!\ROM|altsyncram_component|auto_generated|q_a [3] & !\MV|Datapath|Reg|qs[2]~12 )) # (!\MV|Datapath|Reg|qs [3] & ((!\MV|Datapath|Reg|qs[2]~12 ) # (!\ROM|altsyncram_component|auto_generated|q_a 
// [3]))))

	.dataa(\MV|Datapath|Reg|qs [3]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MV|Datapath|Reg|qs[2]~12 ),
	.combout(\MV|Datapath|Reg|qs[3]~13_combout ),
	.cout(\MV|Datapath|Reg|qs[3]~14 ));
// synopsys translate_off
defparam \MV|Datapath|Reg|qs[3]~13 .lut_mask = 16'h9617;
defparam \MV|Datapath|Reg|qs[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y30_N9
cycloneii_lcell_ff \MV|Datapath|Reg|qs[3] (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(\MV|Datapath|Reg|qs[3]~13_combout ),
	.sdata(gnd),
	.aclr(!\MV|BlocodeControle|estado.E1~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MV|BlocodeControle|estado.E3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|Datapath|Reg|qs [3]));

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N10
cycloneii_lcell_comb \MV|Datapath|Reg|qs[4]~15 (
// Equation(s):
// \MV|Datapath|Reg|qs[4]~15_combout  = ((\MV|Datapath|Reg|qs [4] $ (\ROM|altsyncram_component|auto_generated|q_a [4] $ (!\MV|Datapath|Reg|qs[3]~14 )))) # (GND)
// \MV|Datapath|Reg|qs[4]~16  = CARRY((\MV|Datapath|Reg|qs [4] & ((\ROM|altsyncram_component|auto_generated|q_a [4]) # (!\MV|Datapath|Reg|qs[3]~14 ))) # (!\MV|Datapath|Reg|qs [4] & (\ROM|altsyncram_component|auto_generated|q_a [4] & 
// !\MV|Datapath|Reg|qs[3]~14 )))

	.dataa(\MV|Datapath|Reg|qs [4]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MV|Datapath|Reg|qs[3]~14 ),
	.combout(\MV|Datapath|Reg|qs[4]~15_combout ),
	.cout(\MV|Datapath|Reg|qs[4]~16 ));
// synopsys translate_off
defparam \MV|Datapath|Reg|qs[4]~15 .lut_mask = 16'h698E;
defparam \MV|Datapath|Reg|qs[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N12
cycloneii_lcell_comb \MV|Datapath|Reg|qs[5]~17 (
// Equation(s):
// \MV|Datapath|Reg|qs[5]~17_combout  = (\MV|Datapath|Reg|qs [5] & ((\ROM|altsyncram_component|auto_generated|q_a [5] & (\MV|Datapath|Reg|qs[4]~16  & VCC)) # (!\ROM|altsyncram_component|auto_generated|q_a [5] & (!\MV|Datapath|Reg|qs[4]~16 )))) # 
// (!\MV|Datapath|Reg|qs [5] & ((\ROM|altsyncram_component|auto_generated|q_a [5] & (!\MV|Datapath|Reg|qs[4]~16 )) # (!\ROM|altsyncram_component|auto_generated|q_a [5] & ((\MV|Datapath|Reg|qs[4]~16 ) # (GND)))))
// \MV|Datapath|Reg|qs[5]~18  = CARRY((\MV|Datapath|Reg|qs [5] & (!\ROM|altsyncram_component|auto_generated|q_a [5] & !\MV|Datapath|Reg|qs[4]~16 )) # (!\MV|Datapath|Reg|qs [5] & ((!\MV|Datapath|Reg|qs[4]~16 ) # (!\ROM|altsyncram_component|auto_generated|q_a 
// [5]))))

	.dataa(\MV|Datapath|Reg|qs [5]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MV|Datapath|Reg|qs[4]~16 ),
	.combout(\MV|Datapath|Reg|qs[5]~17_combout ),
	.cout(\MV|Datapath|Reg|qs[5]~18 ));
// synopsys translate_off
defparam \MV|Datapath|Reg|qs[5]~17 .lut_mask = 16'h9617;
defparam \MV|Datapath|Reg|qs[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N14
cycloneii_lcell_comb \MV|Datapath|Reg|qs[6]~19 (
// Equation(s):
// \MV|Datapath|Reg|qs[6]~19_combout  = ((\ROM|altsyncram_component|auto_generated|q_a [6] $ (\MV|Datapath|Reg|qs [6] $ (!\MV|Datapath|Reg|qs[5]~18 )))) # (GND)
// \MV|Datapath|Reg|qs[6]~20  = CARRY((\ROM|altsyncram_component|auto_generated|q_a [6] & ((\MV|Datapath|Reg|qs [6]) # (!\MV|Datapath|Reg|qs[5]~18 ))) # (!\ROM|altsyncram_component|auto_generated|q_a [6] & (\MV|Datapath|Reg|qs [6] & 
// !\MV|Datapath|Reg|qs[5]~18 )))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datab(\MV|Datapath|Reg|qs [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MV|Datapath|Reg|qs[5]~18 ),
	.combout(\MV|Datapath|Reg|qs[6]~19_combout ),
	.cout(\MV|Datapath|Reg|qs[6]~20 ));
// synopsys translate_off
defparam \MV|Datapath|Reg|qs[6]~19 .lut_mask = 16'h698E;
defparam \MV|Datapath|Reg|qs[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y30_N15
cycloneii_lcell_ff \MV|Datapath|Reg|qs[6] (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(\MV|Datapath|Reg|qs[6]~19_combout ),
	.sdata(gnd),
	.aclr(!\MV|BlocodeControle|estado.E1~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MV|BlocodeControle|estado.E3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|Datapath|Reg|qs [6]));

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N24
cycloneii_lcell_comb \MV|Datapath|Comp|Comp1|Comp3|out_lt~0 (
// Equation(s):
// \MV|Datapath|Comp|Comp1|Comp3|out_lt~0_combout  = (\MV|Datapath|Reg|qs [7] & (\SW~combout [7] & (\SW~combout [6] $ (!\MV|Datapath|Reg|qs [6])))) # (!\MV|Datapath|Reg|qs [7] & (!\SW~combout [7] & (\SW~combout [6] $ (!\MV|Datapath|Reg|qs [6]))))

	.dataa(\MV|Datapath|Reg|qs [7]),
	.datab(\SW~combout [6]),
	.datac(\MV|Datapath|Reg|qs [6]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp1|Comp3|out_lt~0_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp1|Comp3|out_lt~0 .lut_mask = 16'h8241;
defparam \MV|Datapath|Comp|Comp1|Comp3|out_lt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y30_N11
cycloneii_lcell_ff \MV|Datapath|Reg|qs[4] (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(\MV|Datapath|Reg|qs[4]~15_combout ),
	.sdata(gnd),
	.aclr(!\MV|BlocodeControle|estado.E1~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MV|BlocodeControle|estado.E3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|Datapath|Reg|qs [4]));

// Location: LCCOMB_X27_Y33_N6
cycloneii_lcell_comb \MV|Datapath|Comp|Comp1|Comp4|out_lt~0 (
// Equation(s):
// \MV|Datapath|Comp|Comp1|Comp4|out_lt~0_combout  = (\SW~combout [4] & !\MV|Datapath|Reg|qs [4])

	.dataa(vcc),
	.datab(\SW~combout [4]),
	.datac(vcc),
	.datad(\MV|Datapath|Reg|qs [4]),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp1|Comp4|out_lt~0_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp1|Comp4|out_lt~0 .lut_mask = 16'h00CC;
defparam \MV|Datapath|Comp|Comp1|Comp4|out_lt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N22
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp4|out_lt~2 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp4|out_lt~2_combout  = ((\MV|Datapath|Reg|qs [5] & ((!\MV|Datapath|Comp|Comp1|Comp4|out_lt~0_combout ) # (!\SW~combout [5]))) # (!\MV|Datapath|Reg|qs [5] & (!\SW~combout [5] & !\MV|Datapath|Comp|Comp1|Comp4|out_lt~0_combout ))) 
// # (!\MV|Datapath|Comp|Comp1|Comp3|out_lt~0_combout )

	.dataa(\MV|Datapath|Reg|qs [5]),
	.datab(\SW~combout [5]),
	.datac(\MV|Datapath|Comp|Comp1|Comp3|out_lt~0_combout ),
	.datad(\MV|Datapath|Comp|Comp1|Comp4|out_lt~0_combout ),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp4|out_lt~2_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~2 .lut_mask = 16'h2FBF;
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N30
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp4|out_lt~3 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp4|out_lt~3_combout  = (\MV|Datapath|Comp|Comp2|Comp4|out_lt~2_combout  & (((\MV|Datapath|Reg|qs [3]) # (!\SW~combout [3])) # (!\MV|Datapath|Comp|Comp2|Comp1|out_lt~2_combout )))

	.dataa(\MV|Datapath|Comp|Comp2|Comp1|out_lt~2_combout ),
	.datab(\SW~combout [3]),
	.datac(\MV|Datapath|Reg|qs [3]),
	.datad(\MV|Datapath|Comp|Comp2|Comp4|out_lt~2_combout ),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp4|out_lt~3_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~3 .lut_mask = 16'hF700;
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N16
cycloneii_lcell_comb \MV|Datapath|Reg|qs[7]~21 (
// Equation(s):
// \MV|Datapath|Reg|qs[7]~21_combout  = \MV|Datapath|Reg|qs [7] $ (\MV|Datapath|Reg|qs[6]~20  $ (\ROM|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\MV|Datapath|Reg|qs [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.cin(\MV|Datapath|Reg|qs[6]~20 ),
	.combout(\MV|Datapath|Reg|qs[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Reg|qs[7]~21 .lut_mask = 16'hA55A;
defparam \MV|Datapath|Reg|qs[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y30_N17
cycloneii_lcell_ff \MV|Datapath|Reg|qs[7] (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(\MV|Datapath|Reg|qs[7]~21_combout ),
	.sdata(gnd),
	.aclr(!\MV|BlocodeControle|estado.E1~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MV|BlocodeControle|estado.E3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|Datapath|Reg|qs [7]));

// Location: LCCOMB_X27_Y33_N16
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp4|out_lt~1 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp4|out_lt~1_combout  = (\SW~combout [7] & (\MV|Datapath|Reg|qs [7] & ((\MV|Datapath|Reg|qs [6]) # (!\SW~combout [6])))) # (!\SW~combout [7] & ((\MV|Datapath|Reg|qs [6]) # ((\MV|Datapath|Reg|qs [7]) # (!\SW~combout [6]))))

	.dataa(\SW~combout [7]),
	.datab(\MV|Datapath|Reg|qs [6]),
	.datac(\MV|Datapath|Reg|qs [7]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp4|out_lt~1_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~1 .lut_mask = 16'hD4F5;
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N7
cycloneii_lcell_ff \MV|Datapath|Reg|qs[2] (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(\MV|Datapath|Reg|qs[2]~11_combout ),
	.sdata(gnd),
	.aclr(!\MV|BlocodeControle|estado.E1~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MV|BlocodeControle|estado.E3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|Datapath|Reg|qs [2]));

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N22
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp4|out_lt~0 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp4|out_lt~0_combout  = (\SW~combout [1] & (((\SW~combout [0] & !\MV|Datapath|Reg|qs [0])) # (!\MV|Datapath|Reg|qs [1]))) # (!\SW~combout [1] & (\SW~combout [0] & (!\MV|Datapath|Reg|qs [0] & !\MV|Datapath|Reg|qs [1])))

	.dataa(\SW~combout [1]),
	.datab(\SW~combout [0]),
	.datac(\MV|Datapath|Reg|qs [0]),
	.datad(\MV|Datapath|Reg|qs [1]),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp4|out_lt~0_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~0 .lut_mask = 16'h08AE;
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N14
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp2|out_lt~0 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp2|out_lt~0_combout  = (\MV|Datapath|Reg|qs [4] & ((\SW~combout [3] $ (\MV|Datapath|Reg|qs [3])) # (!\SW~combout [4]))) # (!\MV|Datapath|Reg|qs [4] & ((\SW~combout [4]) # (\SW~combout [3] $ (\MV|Datapath|Reg|qs [3]))))

	.dataa(\MV|Datapath|Reg|qs [4]),
	.datab(\SW~combout [3]),
	.datac(\MV|Datapath|Reg|qs [3]),
	.datad(\SW~combout [4]),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp2|out_lt~0_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp2|out_lt~0 .lut_mask = 16'h7DBE;
defparam \MV|Datapath|Comp|Comp2|Comp2|out_lt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N26
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp2|out_lt~2 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp2|out_lt~2_combout  = (!\MV|Datapath|Comp|Comp2|Comp2|out_lt~1_combout  & (!\MV|Datapath|Comp|Comp2|Comp2|out_lt~0_combout  & (\MV|Datapath|Reg|qs [6] $ (!\SW~combout [6]))))

	.dataa(\MV|Datapath|Comp|Comp2|Comp2|out_lt~1_combout ),
	.datab(\MV|Datapath|Reg|qs [6]),
	.datac(\MV|Datapath|Comp|Comp2|Comp2|out_lt~0_combout ),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp2|out_lt~2_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp2|out_lt~2 .lut_mask = 16'h0401;
defparam \MV|Datapath|Comp|Comp2|Comp2|out_lt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N0
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp4|out_lt~4 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp4|out_lt~4_combout  = ((\SW~combout [2] & (\MV|Datapath|Reg|qs [2] & !\MV|Datapath|Comp|Comp2|Comp4|out_lt~0_combout )) # (!\SW~combout [2] & ((\MV|Datapath|Reg|qs [2]) # (!\MV|Datapath|Comp|Comp2|Comp4|out_lt~0_combout )))) # 
// (!\MV|Datapath|Comp|Comp2|Comp2|out_lt~2_combout )

	.dataa(\SW~combout [2]),
	.datab(\MV|Datapath|Reg|qs [2]),
	.datac(\MV|Datapath|Comp|Comp2|Comp4|out_lt~0_combout ),
	.datad(\MV|Datapath|Comp|Comp2|Comp2|out_lt~2_combout ),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp4|out_lt~4_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~4 .lut_mask = 16'h4DFF;
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N18
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp4|out_lt~5 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp4|out_lt~5_combout  = (\MV|Datapath|Comp|Comp2|Comp4|out_lt~3_combout  & (\MV|Datapath|Comp|Comp2|Comp4|out_lt~1_combout  & \MV|Datapath|Comp|Comp2|Comp4|out_lt~4_combout ))

	.dataa(vcc),
	.datab(\MV|Datapath|Comp|Comp2|Comp4|out_lt~3_combout ),
	.datac(\MV|Datapath|Comp|Comp2|Comp4|out_lt~1_combout ),
	.datad(\MV|Datapath|Comp|Comp2|Comp4|out_lt~4_combout ),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp4|out_lt~5_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~5 .lut_mask = 16'hC000;
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N16
cycloneii_lcell_comb \MV|BlocodeControle|Selector0~0 (
// Equation(s):
// \MV|BlocodeControle|Selector0~0_combout  = (\MV|BlocodeControle|saida~0_combout ) # ((!\BS|y_present.E2~regout  & (\MV|BlocodeControle|estado.E2~regout  & !\MV|Datapath|Comp|Comp2|Comp4|out_lt~5_combout )))

	.dataa(\MV|BlocodeControle|saida~0_combout ),
	.datab(\BS|y_present.E2~regout ),
	.datac(\MV|BlocodeControle|estado.E2~regout ),
	.datad(\MV|Datapath|Comp|Comp2|Comp4|out_lt~5_combout ),
	.cin(gnd),
	.combout(\MV|BlocodeControle|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MV|BlocodeControle|Selector0~0 .lut_mask = 16'hAABA;
defparam \MV|BlocodeControle|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y30_N17
cycloneii_lcell_ff \MV|BlocodeControle|estado.E2 (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(\MV|BlocodeControle|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|BlocodeControle|estado.E2~regout ));

// Location: LCCOMB_X28_Y30_N4
cycloneii_lcell_comb \MV|BlocodeControle|estado~8 (
// Equation(s):
// \MV|BlocodeControle|estado~8_combout  = (\MV|BlocodeControle|estado.E2~regout  & \BS|y_present.E2~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MV|BlocodeControle|estado.E2~regout ),
	.datad(\BS|y_present.E2~regout ),
	.cin(gnd),
	.combout(\MV|BlocodeControle|estado~8_combout ),
	.cout());
// synopsys translate_off
defparam \MV|BlocodeControle|estado~8 .lut_mask = 16'hF000;
defparam \MV|BlocodeControle|estado~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y30_N5
cycloneii_lcell_ff \MV|BlocodeControle|estado.E3 (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(\MV|BlocodeControle|estado~8_combout ),
	.sdata(gnd),
	.aclr(\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|BlocodeControle|estado.E3~regout ));

// Location: LCCOMB_X28_Y30_N26
cycloneii_lcell_comb \MV|BlocodeControle|saida~0 (
// Equation(s):
// \MV|BlocodeControle|saida~0_combout  = (\MV|BlocodeControle|estado.E3~regout ) # (!\MV|BlocodeControle|estado.E1~regout )

	.dataa(vcc),
	.datab(\MV|BlocodeControle|estado.E3~regout ),
	.datac(vcc),
	.datad(\MV|BlocodeControle|estado.E1~regout ),
	.cin(gnd),
	.combout(\MV|BlocodeControle|saida~0_combout ),
	.cout());
// synopsys translate_off
defparam \MV|BlocodeControle|saida~0 .lut_mask = 16'hCCFF;
defparam \MV|BlocodeControle|saida~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N18
cycloneii_lcell_comb \MV|BlocodeControle|saida~1 (
// Equation(s):
// \MV|BlocodeControle|saida~1_combout  = (\MV|BlocodeControle|estado.E2~regout ) # (!\MV|BlocodeControle|estado.E1~regout )

	.dataa(\MV|BlocodeControle|estado.E2~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\MV|BlocodeControle|estado.E1~regout ),
	.cin(gnd),
	.combout(\MV|BlocodeControle|saida~1_combout ),
	.cout());
// synopsys translate_off
defparam \MV|BlocodeControle|saida~1 .lut_mask = 16'hAAFF;
defparam \MV|BlocodeControle|saida~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N0
cycloneii_lcell_comb \LedTotalMV|D7S2|D_out[4]~15 (
// Equation(s):
// \LedTotalMV|D7S2|D_out[4]~15_combout  = (\MV|Datapath|Reg|qs [3]) # (\MV|Datapath|Reg|qs [4])

	.dataa(\MV|Datapath|Reg|qs [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\MV|Datapath|Reg|qs [4]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S2|D_out[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S2|D_out[4]~15 .lut_mask = 16'hFFAA;
defparam \LedTotalMV|D7S2|D_out[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N13
cycloneii_lcell_ff \MV|Datapath|Reg|qs[5] (
	.clk(\CLK_1~clkctrl_outclk ),
	.datain(\MV|Datapath|Reg|qs[5]~17_combout ),
	.sdata(gnd),
	.aclr(!\MV|BlocodeControle|estado.E1~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MV|BlocodeControle|estado.E3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|Datapath|Reg|qs [5]));

// Location: LCCOMB_X27_Y30_N18
cycloneii_lcell_comb \LedTotalMV|D7S2|D_out[4]~23 (
// Equation(s):
// \LedTotalMV|D7S2|D_out[4]~23_combout  = (\MV|Datapath|Reg|qs [7] & (\MV|Datapath|Reg|qs [6] & ((\LedTotalMV|D7S2|D_out[4]~15_combout ) # (\MV|Datapath|Reg|qs [5]))))

	.dataa(\MV|Datapath|Reg|qs [7]),
	.datab(\LedTotalMV|D7S2|D_out[4]~15_combout ),
	.datac(\MV|Datapath|Reg|qs [6]),
	.datad(\MV|Datapath|Reg|qs [5]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S2|D_out[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S2|D_out[4]~23 .lut_mask = 16'hA080;
defparam \LedTotalMV|D7S2|D_out[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N20
cycloneii_lcell_comb \LedTotalMV|D7S2|D_out[4]~3 (
// Equation(s):
// \LedTotalMV|D7S2|D_out[4]~3_combout  = (\MV|Datapath|Reg|qs [3]) # ((\MV|Datapath|Reg|qs [4]) # (\MV|Datapath|Reg|qs [2]))

	.dataa(\MV|Datapath|Reg|qs [3]),
	.datab(\MV|Datapath|Reg|qs [4]),
	.datac(vcc),
	.datad(\MV|Datapath|Reg|qs [2]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S2|D_out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S2|D_out[4]~3 .lut_mask = 16'hFFEE;
defparam \LedTotalMV|D7S2|D_out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N6
cycloneii_lcell_comb \LedTotalMV|D7S2|D_out[4]~22 (
// Equation(s):
// \LedTotalMV|D7S2|D_out[4]~22_combout  = (\MV|Datapath|Reg|qs [7]) # ((\MV|Datapath|Reg|qs [5] & (\MV|Datapath|Reg|qs [6] & \LedTotalMV|D7S2|D_out[4]~3_combout )))

	.dataa(\MV|Datapath|Reg|qs [5]),
	.datab(\MV|Datapath|Reg|qs [6]),
	.datac(\MV|Datapath|Reg|qs [7]),
	.datad(\LedTotalMV|D7S2|D_out[4]~3_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|D7S2|D_out[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S2|D_out[4]~22 .lut_mask = 16'hF8F0;
defparam \LedTotalMV|D7S2|D_out[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N0
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB01|BtB_out~0 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB01|BtB_out~0_combout  = ((!\MV|Datapath|Reg|qs [6] & !\MV|Datapath|Reg|qs [5])) # (!\MV|Datapath|Reg|qs [7])

	.dataa(vcc),
	.datab(\MV|Datapath|Reg|qs [6]),
	.datac(\MV|Datapath|Reg|qs [7]),
	.datad(\MV|Datapath|Reg|qs [5]),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB01|BtB_out~0 .lut_mask = 16'h0F3F;
defparam \LedTotalMV|BtB|ciBtB01|BtB_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N26
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB02|BtB_out[0]~2 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB02|BtB_out[0]~2_combout  = (\MV|Datapath|Reg|qs [6] & ((\MV|Datapath|Reg|qs [5] & (!\MV|Datapath|Reg|qs [7] & !\MV|Datapath|Reg|qs [4])) # (!\MV|Datapath|Reg|qs [5] & (\MV|Datapath|Reg|qs [7] & \MV|Datapath|Reg|qs [4])))) # 
// (!\MV|Datapath|Reg|qs [6] & (\MV|Datapath|Reg|qs [4] $ (((!\MV|Datapath|Reg|qs [5] & \MV|Datapath|Reg|qs [7])))))

	.dataa(\MV|Datapath|Reg|qs [5]),
	.datab(\MV|Datapath|Reg|qs [6]),
	.datac(\MV|Datapath|Reg|qs [7]),
	.datad(\MV|Datapath|Reg|qs [4]),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB02|BtB_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB02|BtB_out[0]~2 .lut_mask = 16'h6318;
defparam \LedTotalMV|BtB|ciBtB02|BtB_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N4
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB02|BtB_out[2]~0 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB02|BtB_out[2]~0_combout  = (\MV|Datapath|Reg|qs [6] & (!\MV|Datapath|Reg|qs [4] & (\MV|Datapath|Reg|qs [5] $ (!\MV|Datapath|Reg|qs [7])))) # (!\MV|Datapath|Reg|qs [6] & (!\MV|Datapath|Reg|qs [5] & (\MV|Datapath|Reg|qs [7] & 
// \MV|Datapath|Reg|qs [4])))

	.dataa(\MV|Datapath|Reg|qs [5]),
	.datab(\MV|Datapath|Reg|qs [6]),
	.datac(\MV|Datapath|Reg|qs [7]),
	.datad(\MV|Datapath|Reg|qs [4]),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB02|BtB_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB02|BtB_out[2]~0 .lut_mask = 16'h1084;
defparam \LedTotalMV|BtB|ciBtB02|BtB_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N24
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB03|BtB_out[1]~1 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout  = (\MV|Datapath|Reg|qs [3] & (((\LedTotalMV|BtB|ciBtB02|BtB_out[0]~2_combout )))) # (!\MV|Datapath|Reg|qs [3] & ((\LedTotalMV|BtB|ciBtB02|BtB_out[2]~0_combout ) # 
// ((!\LedTotalMV|BtB|ciBtB02|BtB_out[1]~1_combout  & \LedTotalMV|BtB|ciBtB02|BtB_out[0]~2_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB02|BtB_out[1]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB02|BtB_out[0]~2_combout ),
	.datac(\MV|Datapath|Reg|qs [3]),
	.datad(\LedTotalMV|BtB|ciBtB02|BtB_out[2]~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB03|BtB_out[1]~1 .lut_mask = 16'hCFC4;
defparam \LedTotalMV|BtB|ciBtB03|BtB_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N2
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB03|BtB_out[2]~0 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout  = (\MV|Datapath|Reg|qs [3] & (((\LedTotalMV|BtB|ciBtB02|BtB_out[2]~0_combout )))) # (!\MV|Datapath|Reg|qs [3] & (\LedTotalMV|BtB|ciBtB02|BtB_out[1]~1_combout  & (!\LedTotalMV|BtB|ciBtB02|BtB_out[0]~2_combout 
// )))

	.dataa(\LedTotalMV|BtB|ciBtB02|BtB_out[1]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB02|BtB_out[0]~2_combout ),
	.datac(\MV|Datapath|Reg|qs [3]),
	.datad(\LedTotalMV|BtB|ciBtB02|BtB_out[2]~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB03|BtB_out[2]~0 .lut_mask = 16'hF202;
defparam \LedTotalMV|BtB|ciBtB03|BtB_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N0
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB05|BtB_out[3]~0 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout  = (\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout ) # ((\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout  & ((\LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout ) # (\MV|Datapath|Reg|qs [2]))))

	.dataa(\LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.datab(\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.datac(\MV|Datapath|Reg|qs [2]),
	.datad(\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB05|BtB_out[3]~0 .lut_mask = 16'hFFC8;
defparam \LedTotalMV|BtB|ciBtB05|BtB_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N4
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB03|BtB_out[3] (
// Equation(s):
// \LedTotalMV|BtB|ciBtB03|BtB_out [3] = (\LedTotalMV|BtB|ciBtB02|BtB_out[2]~0_combout ) # ((\LedTotalMV|BtB|ciBtB02|BtB_out[1]~1_combout  & ((\LedTotalMV|BtB|ciBtB02|BtB_out[0]~2_combout ) # (\MV|Datapath|Reg|qs [3]))))

	.dataa(\LedTotalMV|BtB|ciBtB02|BtB_out[1]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB02|BtB_out[0]~2_combout ),
	.datac(\MV|Datapath|Reg|qs [3]),
	.datad(\LedTotalMV|BtB|ciBtB02|BtB_out[2]~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB03|BtB_out [3]),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB03|BtB_out[3] .lut_mask = 16'hFFA8;
defparam \LedTotalMV|BtB|ciBtB03|BtB_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N8
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB02|BtB_out[3]~3 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout  = (\MV|Datapath|Reg|qs [5] & (\MV|Datapath|Reg|qs [6] & ((\MV|Datapath|Reg|qs [4]) # (!\MV|Datapath|Reg|qs [7])))) # (!\MV|Datapath|Reg|qs [5] & ((\MV|Datapath|Reg|qs [6] & (!\MV|Datapath|Reg|qs [7] & 
// \MV|Datapath|Reg|qs [4])) # (!\MV|Datapath|Reg|qs [6] & (\MV|Datapath|Reg|qs [7]))))

	.dataa(\MV|Datapath|Reg|qs [5]),
	.datab(\MV|Datapath|Reg|qs [6]),
	.datac(\MV|Datapath|Reg|qs [7]),
	.datad(\MV|Datapath|Reg|qs [4]),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB02|BtB_out[3]~3 .lut_mask = 16'h9C18;
defparam \LedTotalMV|BtB|ciBtB02|BtB_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N0
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB06|BtB_out[3] (
// Equation(s):
// \LedTotalMV|BtB|ciBtB06|BtB_out [3] = (\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout  & (\LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout  & ((\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ) # (\LedTotalMV|BtB|ciBtB03|BtB_out [3])))) # 
// (!\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout  & ((\LedTotalMV|BtB|ciBtB03|BtB_out [3] & (\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout  & \LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout )) # (!\LedTotalMV|BtB|ciBtB03|BtB_out [3] & 
// ((!\LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout )))))

	.dataa(\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout ),
	.datab(\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.datac(\LedTotalMV|BtB|ciBtB03|BtB_out [3]),
	.datad(\LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB06|BtB_out [3]),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB06|BtB_out[3] .lut_mask = 16'hE805;
defparam \LedTotalMV|BtB|ciBtB06|BtB_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N26
cycloneii_lcell_comb \LedTotalMV|D7S2|D_out[4]~21 (
// Equation(s):
// \LedTotalMV|D7S2|D_out[4]~21_combout  = (\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout  & (\LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout  & ((\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ) # (\LedTotalMV|BtB|ciBtB03|BtB_out [3])))) # 
// (!\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout  & (((!\LedTotalMV|BtB|ciBtB03|BtB_out [3] & !\LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout ),
	.datab(\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.datac(\LedTotalMV|BtB|ciBtB03|BtB_out [3]),
	.datad(\LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|D7S2|D_out[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S2|D_out[4]~21 .lut_mask = 16'hA805;
defparam \LedTotalMV|D7S2|D_out[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N12
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB06|BtB_out[2]~0 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB06|BtB_out[2]~0_combout  = (\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout  & (!\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout  & (!\LedTotalMV|BtB|ciBtB03|BtB_out [3] & !\LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout ))) # 
// (!\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout  & (\LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout  & (\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout  $ (\LedTotalMV|BtB|ciBtB03|BtB_out [3]))))

	.dataa(\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout ),
	.datab(\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.datac(\LedTotalMV|BtB|ciBtB03|BtB_out [3]),
	.datad(\LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB06|BtB_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB06|BtB_out[2]~0 .lut_mask = 16'h1204;
defparam \LedTotalMV|BtB|ciBtB06|BtB_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N30
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB06|BtB_out[0]~1 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout  = (\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout  & (\LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout  $ (((\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout ) # (\LedTotalMV|BtB|ciBtB03|BtB_out [3]))))) # 
// (!\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout  & ((\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout  & (\LedTotalMV|BtB|ciBtB03|BtB_out [3] & \LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout )) # (!\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout  & 
// (!\LedTotalMV|BtB|ciBtB03|BtB_out [3] & !\LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout ),
	.datab(\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.datac(\LedTotalMV|BtB|ciBtB03|BtB_out [3]),
	.datad(\LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB06|BtB_out[0]~1 .lut_mask = 16'h24C9;
defparam \LedTotalMV|BtB|ciBtB06|BtB_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N20
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB06|BtB_out[1]~2 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout  = (\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout  & (\LedTotalMV|BtB|ciBtB03|BtB_out [3] & ((\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ) # (!\LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout )))) # 
// (!\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout  & (!\LedTotalMV|BtB|ciBtB03|BtB_out [3] & ((\LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout ) # (!\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout ),
	.datab(\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.datac(\LedTotalMV|BtB|ciBtB03|BtB_out [3]),
	.datad(\LedTotalMV|BtB|ciBtB02|BtB_out[3]~3_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB06|BtB_out[1]~2 .lut_mask = 16'h85A1;
defparam \LedTotalMV|BtB|ciBtB06|BtB_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N30
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB05|BtB_out[0]~3 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout  = (\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout  & (!\MV|Datapath|Reg|qs [2] & ((\LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout ) # (\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout )))) # 
// (!\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout  & ((\MV|Datapath|Reg|qs [2] $ (\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.datab(\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.datac(\MV|Datapath|Reg|qs [2]),
	.datad(\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB05|BtB_out[0]~3 .lut_mask = 16'h0F38;
defparam \LedTotalMV|BtB|ciBtB05|BtB_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N8
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB05|BtB_out[1]~2 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout  = (\MV|Datapath|Reg|qs [2] & (\LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout )) # (!\MV|Datapath|Reg|qs [2] & ((\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout ) # ((\LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout  & 
// !\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.datab(\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.datac(\MV|Datapath|Reg|qs [2]),
	.datad(\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB05|BtB_out[1]~2 .lut_mask = 16'hAFA2;
defparam \LedTotalMV|BtB|ciBtB05|BtB_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N4
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB07|BtB_out[3] (
// Equation(s):
// \LedTotalMV|BtB|ciBtB07|BtB_out [3] = (\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout ) # ((\LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout  & ((\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout ) # (\MV|Datapath|Reg|qs [1]))))

	.dataa(\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.datac(\LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.datad(\MV|Datapath|Reg|qs [1]),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB07|BtB_out [3]),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB07|BtB_out[3] .lut_mask = 16'hFAEA;
defparam \LedTotalMV|BtB|ciBtB07|BtB_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N18
cycloneii_lcell_comb \LedTotalMV|D7S1|D_out[0]~0 (
// Equation(s):
// \LedTotalMV|D7S1|D_out[0]~0_combout  = (\LedTotalMV|BtB|ciBtB06|BtB_out[2]~0_combout ) # ((\LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout  & ((!\LedTotalMV|BtB|ciBtB07|BtB_out [3]) # (!\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ))) # 
// (!\LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout  & (\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout )))

	.dataa(\LedTotalMV|BtB|ciBtB06|BtB_out[2]~0_combout ),
	.datab(\LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout ),
	.datac(\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datad(\LedTotalMV|BtB|ciBtB07|BtB_out [3]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S1|D_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S1|D_out[0]~0 .lut_mask = 16'hBEFE;
defparam \LedTotalMV|D7S1|D_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N8
cycloneii_lcell_comb \LedTotalMV|D7S1|D_out[1]~1 (
// Equation(s):
// \LedTotalMV|D7S1|D_out[1]~1_combout  = (\LedTotalMV|BtB|ciBtB06|BtB_out[2]~0_combout ) # ((\LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout  & (\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout  & !\LedTotalMV|BtB|ciBtB07|BtB_out [3])) # 
// (!\LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout  & ((\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ) # (!\LedTotalMV|BtB|ciBtB07|BtB_out [3]))))

	.dataa(\LedTotalMV|BtB|ciBtB06|BtB_out[2]~0_combout ),
	.datab(\LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout ),
	.datac(\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datad(\LedTotalMV|BtB|ciBtB07|BtB_out [3]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S1|D_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S1|D_out[1]~1 .lut_mask = 16'hBAFB;
defparam \LedTotalMV|D7S1|D_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N22
cycloneii_lcell_comb \LedTotalMV|D7S1|D_out[2]~2 (
// Equation(s):
// \LedTotalMV|D7S1|D_out[2]~2_combout  = (!\LedTotalMV|BtB|ciBtB07|BtB_out [3] & ((\LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout ) # (!\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout )))

	.dataa(vcc),
	.datab(\LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout ),
	.datac(\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datad(\LedTotalMV|BtB|ciBtB07|BtB_out [3]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S1|D_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S1|D_out[2]~2 .lut_mask = 16'h00CF;
defparam \LedTotalMV|D7S1|D_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N28
cycloneii_lcell_comb \LedTotalMV|D7S1|D_out[3]~3 (
// Equation(s):
// \LedTotalMV|D7S1|D_out[3]~3_combout  = (\LedTotalMV|BtB|ciBtB06|BtB_out[2]~0_combout ) # ((\LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout  & ((!\LedTotalMV|BtB|ciBtB07|BtB_out [3]) # (!\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ))) # 
// (!\LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout  & (\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout  $ (!\LedTotalMV|BtB|ciBtB07|BtB_out [3]))))

	.dataa(\LedTotalMV|BtB|ciBtB06|BtB_out[2]~0_combout ),
	.datab(\LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout ),
	.datac(\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datad(\LedTotalMV|BtB|ciBtB07|BtB_out [3]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S1|D_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S1|D_out[3]~3 .lut_mask = 16'hBEEF;
defparam \LedTotalMV|D7S1|D_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N10
cycloneii_lcell_comb \LedTotalMV|D7S1|D_out[4]~4 (
// Equation(s):
// \LedTotalMV|D7S1|D_out[4]~4_combout  = (\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout  & (!\LedTotalMV|BtB|ciBtB06|BtB_out[2]~0_combout )) # (!\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout  & (((!\LedTotalMV|BtB|ciBtB06|BtB_out[2]~0_combout  & 
// \LedTotalMV|BtB|ciBtB07|BtB_out [3])) # (!\LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout )))

	.dataa(\LedTotalMV|BtB|ciBtB06|BtB_out[2]~0_combout ),
	.datab(\LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout ),
	.datac(\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datad(\LedTotalMV|BtB|ciBtB07|BtB_out [3]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S1|D_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S1|D_out[4]~4 .lut_mask = 16'h5753;
defparam \LedTotalMV|D7S1|D_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N16
cycloneii_lcell_comb \LedTotalMV|D7S1|D_out[5] (
// Equation(s):
// \LedTotalMV|D7S1|D_out [5] = (\LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout  $ (!\LedTotalMV|BtB|ciBtB07|BtB_out [3])) # (!\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout )

	.dataa(vcc),
	.datab(\LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout ),
	.datac(\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datad(\LedTotalMV|BtB|ciBtB07|BtB_out [3]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S1|D_out [5]),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S1|D_out[5] .lut_mask = 16'hCF3F;
defparam \LedTotalMV|D7S1|D_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N6
cycloneii_lcell_comb \LedTotalMV|D7S1|D_out[6] (
// Equation(s):
// \LedTotalMV|D7S1|D_out [6] = (\LedTotalMV|BtB|ciBtB06|BtB_out[2]~0_combout ) # ((\LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout ) # (\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout  $ (!\LedTotalMV|BtB|ciBtB07|BtB_out [3])))

	.dataa(\LedTotalMV|BtB|ciBtB06|BtB_out[2]~0_combout ),
	.datab(\LedTotalMV|BtB|ciBtB06|BtB_out[0]~1_combout ),
	.datac(\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datad(\LedTotalMV|BtB|ciBtB07|BtB_out [3]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S1|D_out [6]),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S1|D_out[6] .lut_mask = 16'hFEEF;
defparam \LedTotalMV|D7S1|D_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N16
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB07|BtB_out[1]~1 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout  = (\MV|Datapath|Reg|qs [1] & (((\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout )))) # (!\MV|Datapath|Reg|qs [1] & ((\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout ) # ((\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout 
//  & !\LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.datac(\LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.datad(\MV|Datapath|Reg|qs [1]),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB07|BtB_out[1]~1 .lut_mask = 16'hCCAE;
defparam \LedTotalMV|BtB|ciBtB07|BtB_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N18
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB07|BtB_out[2]~0 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB07|BtB_out[2]~0_combout  = (\MV|Datapath|Reg|qs [1] & (\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout )) # (!\MV|Datapath|Reg|qs [1] & (((!\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout  & \LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.datac(\LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.datad(\MV|Datapath|Reg|qs [1]),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB07|BtB_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB07|BtB_out[2]~0 .lut_mask = 16'hAA30;
defparam \LedTotalMV|BtB|ciBtB07|BtB_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N14
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB07|BtB_out[0]~2 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout  = (\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout  & (((!\MV|Datapath|Reg|qs [1])))) # (!\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout  & ((\LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout  & 
// (\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout  & !\MV|Datapath|Reg|qs [1])) # (!\LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout  & ((\MV|Datapath|Reg|qs [1])))))

	.dataa(\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.datac(\LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.datad(\MV|Datapath|Reg|qs [1]),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB07|BtB_out[0]~2 .lut_mask = 16'h05EA;
defparam \LedTotalMV|BtB|ciBtB07|BtB_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N28
cycloneii_lcell_comb \LedTotalMV|D7S0|D_out[0]~0 (
// Equation(s):
// \LedTotalMV|D7S0|D_out[0]~0_combout  = (\LedTotalMV|BtB|ciBtB07|BtB_out[2]~0_combout ) # ((\LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout  & ((!\MV|Datapath|Reg|qs [0]) # (!\LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout ))) # 
// (!\LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout  & (\LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout )))

	.dataa(\LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB07|BtB_out[2]~0_combout ),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout ),
	.datad(\MV|Datapath|Reg|qs [0]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S0|D_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S0|D_out[0]~0 .lut_mask = 16'hDEFE;
defparam \LedTotalMV|D7S0|D_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N10
cycloneii_lcell_comb \LedTotalMV|D7S0|D_out[1]~1 (
// Equation(s):
// \LedTotalMV|D7S0|D_out[1]~1_combout  = (\LedTotalMV|BtB|ciBtB07|BtB_out[2]~0_combout ) # ((\LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout  & ((!\MV|Datapath|Reg|qs [0]) # (!\LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout ))) # 
// (!\LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout  & (!\LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout  & !\MV|Datapath|Reg|qs [0])))

	.dataa(\LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB07|BtB_out[2]~0_combout ),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout ),
	.datad(\MV|Datapath|Reg|qs [0]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S0|D_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S0|D_out[1]~1 .lut_mask = 16'hCEEF;
defparam \LedTotalMV|D7S0|D_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N20
cycloneii_lcell_comb \LedTotalMV|D7S0|D_out[2]~2 (
// Equation(s):
// \LedTotalMV|D7S0|D_out[2]~2_combout  = (!\MV|Datapath|Reg|qs [0] & ((\LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout ) # (!\LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout )))

	.dataa(\LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout ),
	.datab(vcc),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout ),
	.datad(\MV|Datapath|Reg|qs [0]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S0|D_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S0|D_out[2]~2 .lut_mask = 16'h00F5;
defparam \LedTotalMV|D7S0|D_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N26
cycloneii_lcell_comb \LedTotalMV|D7S0|D_out[3]~3 (
// Equation(s):
// \LedTotalMV|D7S0|D_out[3]~3_combout  = (\LedTotalMV|BtB|ciBtB07|BtB_out[2]~0_combout ) # ((\LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout  & (\LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout  $ (\MV|Datapath|Reg|qs [0]))) # 
// (!\LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout  & ((\LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout ) # (!\MV|Datapath|Reg|qs [0]))))

	.dataa(\LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB07|BtB_out[2]~0_combout ),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout ),
	.datad(\MV|Datapath|Reg|qs [0]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S0|D_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S0|D_out[3]~3 .lut_mask = 16'hDEFD;
defparam \LedTotalMV|D7S0|D_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N12
cycloneii_lcell_comb \LedTotalMV|D7S0|D_out[4]~4 (
// Equation(s):
// \LedTotalMV|D7S0|D_out[4]~4_combout  = (\LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout  & (!\LedTotalMV|BtB|ciBtB07|BtB_out[2]~0_combout )) # (!\LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout  & (((!\LedTotalMV|BtB|ciBtB07|BtB_out[2]~0_combout  & 
// \MV|Datapath|Reg|qs [0])) # (!\LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout )))

	.dataa(\LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB07|BtB_out[2]~0_combout ),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout ),
	.datad(\MV|Datapath|Reg|qs [0]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S0|D_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S0|D_out[4]~4 .lut_mask = 16'h3727;
defparam \LedTotalMV|D7S0|D_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N2
cycloneii_lcell_comb \LedTotalMV|D7S0|D_out[5] (
// Equation(s):
// \LedTotalMV|D7S0|D_out [5] = (\LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout  $ (!\MV|Datapath|Reg|qs [0])) # (!\LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout )

	.dataa(\LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout ),
	.datab(vcc),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout ),
	.datad(\MV|Datapath|Reg|qs [0]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S0|D_out [5]),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S0|D_out[5] .lut_mask = 16'hF55F;
defparam \LedTotalMV|D7S0|D_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N24
cycloneii_lcell_comb \LedTotalMV|D7S0|D_out[6] (
// Equation(s):
// \LedTotalMV|D7S0|D_out [6] = (\LedTotalMV|BtB|ciBtB07|BtB_out[2]~0_combout ) # ((\LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout ) # (\LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout  $ (!\MV|Datapath|Reg|qs [0])))

	.dataa(\LedTotalMV|BtB|ciBtB07|BtB_out[1]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB07|BtB_out[2]~0_combout ),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out[0]~2_combout ),
	.datad(\MV|Datapath|Reg|qs [0]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S0|D_out [6]),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S0|D_out[6] .lut_mask = 16'hFEFD;
defparam \LedTotalMV|D7S0|D_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N2
cycloneii_lcell_comb \LedROM|BtB|ciBtB01|BtB_out~0 (
// Equation(s):
// \LedROM|BtB|ciBtB01|BtB_out~0_combout  = ((!\ROM|altsyncram_component|auto_generated|q_a [6] & !\ROM|altsyncram_component|auto_generated|q_a [5])) # (!\ROM|altsyncram_component|auto_generated|q_a [7])

	.dataa(vcc),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB01|BtB_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB01|BtB_out~0 .lut_mask = 16'h0F3F;
defparam \LedROM|BtB|ciBtB01|BtB_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N20
cycloneii_lcell_comb \LedROM|BtB|ciBtB02|BtB_out[0]~3 (
// Equation(s):
// \LedROM|BtB|ciBtB02|BtB_out[0]~3_combout  = (\ROM|altsyncram_component|auto_generated|q_a [4] & (\ROM|altsyncram_component|auto_generated|q_a [6] $ (((\ROM|altsyncram_component|auto_generated|q_a [5]) # (!\ROM|altsyncram_component|auto_generated|q_a 
// [7]))))) # (!\ROM|altsyncram_component|auto_generated|q_a [4] & ((\ROM|altsyncram_component|auto_generated|q_a [6] & (!\ROM|altsyncram_component|auto_generated|q_a [7] & \ROM|altsyncram_component|auto_generated|q_a [5])) # 
// (!\ROM|altsyncram_component|auto_generated|q_a [6] & (\ROM|altsyncram_component|auto_generated|q_a [7] & !\ROM|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB02|BtB_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB02|BtB_out[0]~3 .lut_mask = 16'h2692;
defparam \LedROM|BtB|ciBtB02|BtB_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N6
cycloneii_lcell_comb \LedROM|BtB|ciBtB02|BtB_out[1]~2 (
// Equation(s):
// \LedROM|BtB|ciBtB02|BtB_out[1]~2_combout  = (\ROM|altsyncram_component|auto_generated|q_a [7] & (!\ROM|altsyncram_component|auto_generated|q_a [5] & ((\ROM|altsyncram_component|auto_generated|q_a [6]) # (!\ROM|altsyncram_component|auto_generated|q_a 
// [4])))) # (!\ROM|altsyncram_component|auto_generated|q_a [7] & (\ROM|altsyncram_component|auto_generated|q_a [5] & ((\ROM|altsyncram_component|auto_generated|q_a [4]) # (!\ROM|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB02|BtB_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB02|BtB_out[1]~2 .lut_mask = 16'h0BD0;
defparam \LedROM|BtB|ciBtB02|BtB_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N14
cycloneii_lcell_comb \LedROM|BtB|ciBtB03|BtB_out[3] (
// Equation(s):
// \LedROM|BtB|ciBtB03|BtB_out [3] = (\LedROM|BtB|ciBtB02|BtB_out[2]~1_combout ) # ((\LedROM|BtB|ciBtB02|BtB_out[1]~2_combout  & ((\ROM|altsyncram_component|auto_generated|q_a [3]) # (\LedROM|BtB|ciBtB02|BtB_out[0]~3_combout ))))

	.dataa(\LedROM|BtB|ciBtB02|BtB_out[2]~1_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\LedROM|BtB|ciBtB02|BtB_out[0]~3_combout ),
	.datad(\LedROM|BtB|ciBtB02|BtB_out[1]~2_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB03|BtB_out [3]),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB03|BtB_out[3] .lut_mask = 16'hFEAA;
defparam \LedROM|BtB|ciBtB03|BtB_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N28
cycloneii_lcell_comb \LedROM|BtB|ciBtB02|BtB_out[3]~0 (
// Equation(s):
// \LedROM|BtB|ciBtB02|BtB_out[3]~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [6] & ((\ROM|altsyncram_component|auto_generated|q_a [4] & ((\ROM|altsyncram_component|auto_generated|q_a [5]) # (!\ROM|altsyncram_component|auto_generated|q_a 
// [7]))) # (!\ROM|altsyncram_component|auto_generated|q_a [4] & (!\ROM|altsyncram_component|auto_generated|q_a [7] & \ROM|altsyncram_component|auto_generated|q_a [5])))) # (!\ROM|altsyncram_component|auto_generated|q_a [6] & 
// (((\ROM|altsyncram_component|auto_generated|q_a [7] & !\ROM|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB02|BtB_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB02|BtB_out[3]~0 .lut_mask = 16'h8C38;
defparam \LedROM|BtB|ciBtB02|BtB_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N8
cycloneii_lcell_comb \LedROM|BtB|ciBtB06|BtB_out[1]~2 (
// Equation(s):
// \LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  = (\LedROM|BtB|ciBtB01|BtB_out~0_combout  & (\LedROM|BtB|ciBtB03|BtB_out [3] & ((\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout ) # (!\LedROM|BtB|ciBtB02|BtB_out[3]~0_combout )))) # 
// (!\LedROM|BtB|ciBtB01|BtB_out~0_combout  & (!\LedROM|BtB|ciBtB03|BtB_out [3] & ((\LedROM|BtB|ciBtB02|BtB_out[3]~0_combout ) # (!\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout ))))

	.dataa(\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.datab(\LedROM|BtB|ciBtB01|BtB_out~0_combout ),
	.datac(\LedROM|BtB|ciBtB03|BtB_out [3]),
	.datad(\LedROM|BtB|ciBtB02|BtB_out[3]~0_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB06|BtB_out[1]~2 .lut_mask = 16'h83C1;
defparam \LedROM|BtB|ciBtB06|BtB_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N4
cycloneii_lcell_comb \LedROM|BtB|ciBtB06|BtB_out[2]~0 (
// Equation(s):
// \LedROM|BtB|ciBtB06|BtB_out[2]~0_combout  = (\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout  & (!\LedROM|BtB|ciBtB01|BtB_out~0_combout  & (!\LedROM|BtB|ciBtB03|BtB_out [3] & !\LedROM|BtB|ciBtB02|BtB_out[3]~0_combout ))) # 
// (!\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout  & (\LedROM|BtB|ciBtB02|BtB_out[3]~0_combout  & (\LedROM|BtB|ciBtB01|BtB_out~0_combout  $ (\LedROM|BtB|ciBtB03|BtB_out [3]))))

	.dataa(\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.datab(\LedROM|BtB|ciBtB01|BtB_out~0_combout ),
	.datac(\LedROM|BtB|ciBtB03|BtB_out [3]),
	.datad(\LedROM|BtB|ciBtB02|BtB_out[3]~0_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB06|BtB_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB06|BtB_out[2]~0 .lut_mask = 16'h1402;
defparam \LedROM|BtB|ciBtB06|BtB_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N30
cycloneii_lcell_comb \LedROM|BtB|ciBtB06|BtB_out[0]~1 (
// Equation(s):
// \LedROM|BtB|ciBtB06|BtB_out[0]~1_combout  = (\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout  & (\LedROM|BtB|ciBtB02|BtB_out[3]~0_combout  $ (((\LedROM|BtB|ciBtB01|BtB_out~0_combout ) # (\LedROM|BtB|ciBtB03|BtB_out [3]))))) # 
// (!\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout  & ((\LedROM|BtB|ciBtB01|BtB_out~0_combout  & (\LedROM|BtB|ciBtB03|BtB_out [3] & \LedROM|BtB|ciBtB02|BtB_out[3]~0_combout )) # (!\LedROM|BtB|ciBtB01|BtB_out~0_combout  & (!\LedROM|BtB|ciBtB03|BtB_out [3] & 
// !\LedROM|BtB|ciBtB02|BtB_out[3]~0_combout ))))

	.dataa(\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.datab(\LedROM|BtB|ciBtB01|BtB_out~0_combout ),
	.datac(\LedROM|BtB|ciBtB03|BtB_out [3]),
	.datad(\LedROM|BtB|ciBtB02|BtB_out[3]~0_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB06|BtB_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB06|BtB_out[0]~1 .lut_mask = 16'h42A9;
defparam \LedROM|BtB|ciBtB06|BtB_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N0
cycloneii_lcell_comb \LedROM|BtB|ciBtB03|BtB_out[0]~2 (
// Equation(s):
// \LedROM|BtB|ciBtB03|BtB_out[0]~2_combout  = (\LedROM|BtB|ciBtB02|BtB_out[2]~1_combout  & (!\ROM|altsyncram_component|auto_generated|q_a [3])) # (!\LedROM|BtB|ciBtB02|BtB_out[2]~1_combout  & ((\ROM|altsyncram_component|auto_generated|q_a [3] & 
// ((!\LedROM|BtB|ciBtB02|BtB_out[1]~2_combout ))) # (!\ROM|altsyncram_component|auto_generated|q_a [3] & (\LedROM|BtB|ciBtB02|BtB_out[0]~3_combout  & \LedROM|BtB|ciBtB02|BtB_out[1]~2_combout ))))

	.dataa(\LedROM|BtB|ciBtB02|BtB_out[2]~1_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\LedROM|BtB|ciBtB02|BtB_out[0]~3_combout ),
	.datad(\LedROM|BtB|ciBtB02|BtB_out[1]~2_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB03|BtB_out[0]~2 .lut_mask = 16'h3266;
defparam \LedROM|BtB|ciBtB03|BtB_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N18
cycloneii_lcell_comb \LedROM|BtB|ciBtB03|BtB_out[1]~1 (
// Equation(s):
// \LedROM|BtB|ciBtB03|BtB_out[1]~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [3] & (((\LedROM|BtB|ciBtB02|BtB_out[0]~3_combout )))) # (!\ROM|altsyncram_component|auto_generated|q_a [3] & ((\LedROM|BtB|ciBtB02|BtB_out[2]~1_combout ) # 
// ((\LedROM|BtB|ciBtB02|BtB_out[0]~3_combout  & !\LedROM|BtB|ciBtB02|BtB_out[1]~2_combout ))))

	.dataa(\LedROM|BtB|ciBtB02|BtB_out[2]~1_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\LedROM|BtB|ciBtB02|BtB_out[0]~3_combout ),
	.datad(\LedROM|BtB|ciBtB02|BtB_out[1]~2_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB03|BtB_out[1]~1 .lut_mask = 16'hE2F2;
defparam \LedROM|BtB|ciBtB03|BtB_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N26
cycloneii_lcell_comb \LedROM|BtB|ciBtB05|BtB_out[0]~3 (
// Equation(s):
// \LedROM|BtB|ciBtB05|BtB_out[0]~3_combout  = (\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout  & (((!\ROM|altsyncram_component|auto_generated|q_a [2])))) # (!\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout  & ((\ROM|altsyncram_component|auto_generated|q_a [2] & 
// ((!\LedROM|BtB|ciBtB03|BtB_out[1]~1_combout ))) # (!\ROM|altsyncram_component|auto_generated|q_a [2] & (\LedROM|BtB|ciBtB03|BtB_out[0]~2_combout  & \LedROM|BtB|ciBtB03|BtB_out[1]~1_combout ))))

	.dataa(\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.datab(\LedROM|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datad(\LedROM|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB05|BtB_out[0]~3 .lut_mask = 16'h0E5A;
defparam \LedROM|BtB|ciBtB05|BtB_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N22
cycloneii_lcell_comb \LedROM|BtB|ciBtB05|BtB_out[2]~1 (
// Equation(s):
// \LedROM|BtB|ciBtB05|BtB_out[2]~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [2] & (\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout )) # (!\ROM|altsyncram_component|auto_generated|q_a [2] & (((!\LedROM|BtB|ciBtB03|BtB_out[0]~2_combout  & 
// \LedROM|BtB|ciBtB03|BtB_out[1]~1_combout ))))

	.dataa(\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.datab(\LedROM|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datad(\LedROM|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB05|BtB_out[2]~1 .lut_mask = 16'hA3A0;
defparam \LedROM|BtB|ciBtB05|BtB_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N20
cycloneii_lcell_comb \LedROM|BtB|ciBtB07|BtB_out[3] (
// Equation(s):
// \LedROM|BtB|ciBtB07|BtB_out [3] = (\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout ) # ((\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout  & ((\ROM|altsyncram_component|auto_generated|q_a [1]) # (\LedROM|BtB|ciBtB05|BtB_out[0]~3_combout ))))

	.dataa(\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(\LedROM|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.datad(\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB07|BtB_out [3]),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB07|BtB_out[3] .lut_mask = 16'hFFA8;
defparam \LedROM|BtB|ciBtB07|BtB_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y34_N16
cycloneii_lcell_comb \LedROM|D7S1|D_out[0]~0 (
// Equation(s):
// \LedROM|D7S1|D_out[0]~0_combout  = (\LedROM|BtB|ciBtB06|BtB_out[2]~0_combout ) # ((\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  & ((!\LedROM|BtB|ciBtB07|BtB_out [3]) # (!\LedROM|BtB|ciBtB06|BtB_out[0]~1_combout ))) # 
// (!\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  & (\LedROM|BtB|ciBtB06|BtB_out[0]~1_combout )))

	.dataa(\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datab(\LedROM|BtB|ciBtB06|BtB_out[2]~0_combout ),
	.datac(\LedROM|BtB|ciBtB06|BtB_out[0]~1_combout ),
	.datad(\LedROM|BtB|ciBtB07|BtB_out [3]),
	.cin(gnd),
	.combout(\LedROM|D7S1|D_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S1|D_out[0]~0 .lut_mask = 16'hDEFE;
defparam \LedROM|D7S1|D_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y34_N6
cycloneii_lcell_comb \LedROM|D7S1|D_out[1]~1 (
// Equation(s):
// \LedROM|D7S1|D_out[1]~1_combout  = (\LedROM|BtB|ciBtB06|BtB_out[2]~0_combout ) # ((\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  & ((!\LedROM|BtB|ciBtB07|BtB_out [3]) # (!\LedROM|BtB|ciBtB06|BtB_out[0]~1_combout ))) # 
// (!\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  & (!\LedROM|BtB|ciBtB06|BtB_out[0]~1_combout  & !\LedROM|BtB|ciBtB07|BtB_out [3])))

	.dataa(\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datab(\LedROM|BtB|ciBtB06|BtB_out[2]~0_combout ),
	.datac(\LedROM|BtB|ciBtB06|BtB_out[0]~1_combout ),
	.datad(\LedROM|BtB|ciBtB07|BtB_out [3]),
	.cin(gnd),
	.combout(\LedROM|D7S1|D_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S1|D_out[1]~1 .lut_mask = 16'hCEEF;
defparam \LedROM|D7S1|D_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y34_N12
cycloneii_lcell_comb \LedROM|D7S1|D_out[2]~2 (
// Equation(s):
// \LedROM|D7S1|D_out[2]~2_combout  = (!\LedROM|BtB|ciBtB07|BtB_out [3] & ((\LedROM|BtB|ciBtB06|BtB_out[0]~1_combout ) # (!\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout )))

	.dataa(\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datab(vcc),
	.datac(\LedROM|BtB|ciBtB06|BtB_out[0]~1_combout ),
	.datad(\LedROM|BtB|ciBtB07|BtB_out [3]),
	.cin(gnd),
	.combout(\LedROM|D7S1|D_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S1|D_out[2]~2 .lut_mask = 16'h00F5;
defparam \LedROM|D7S1|D_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y34_N18
cycloneii_lcell_comb \LedROM|D7S1|D_out[3]~3 (
// Equation(s):
// \LedROM|D7S1|D_out[3]~3_combout  = (\LedROM|BtB|ciBtB06|BtB_out[2]~0_combout ) # ((\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  & (\LedROM|BtB|ciBtB06|BtB_out[0]~1_combout  $ (\LedROM|BtB|ciBtB07|BtB_out [3]))) # (!\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  & 
// ((\LedROM|BtB|ciBtB06|BtB_out[0]~1_combout ) # (!\LedROM|BtB|ciBtB07|BtB_out [3]))))

	.dataa(\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datab(\LedROM|BtB|ciBtB06|BtB_out[2]~0_combout ),
	.datac(\LedROM|BtB|ciBtB06|BtB_out[0]~1_combout ),
	.datad(\LedROM|BtB|ciBtB07|BtB_out [3]),
	.cin(gnd),
	.combout(\LedROM|D7S1|D_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S1|D_out[3]~3 .lut_mask = 16'hDEFD;
defparam \LedROM|D7S1|D_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y34_N24
cycloneii_lcell_comb \LedROM|D7S1|D_out[4]~4 (
// Equation(s):
// \LedROM|D7S1|D_out[4]~4_combout  = (\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  & (!\LedROM|BtB|ciBtB06|BtB_out[2]~0_combout )) # (!\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  & (((!\LedROM|BtB|ciBtB06|BtB_out[2]~0_combout  & \LedROM|BtB|ciBtB07|BtB_out [3])) 
// # (!\LedROM|BtB|ciBtB06|BtB_out[0]~1_combout )))

	.dataa(\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datab(\LedROM|BtB|ciBtB06|BtB_out[2]~0_combout ),
	.datac(\LedROM|BtB|ciBtB06|BtB_out[0]~1_combout ),
	.datad(\LedROM|BtB|ciBtB07|BtB_out [3]),
	.cin(gnd),
	.combout(\LedROM|D7S1|D_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S1|D_out[4]~4 .lut_mask = 16'h3727;
defparam \LedROM|D7S1|D_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y34_N10
cycloneii_lcell_comb \LedROM|D7S1|D_out[5] (
// Equation(s):
// \LedROM|D7S1|D_out [5] = (\LedROM|BtB|ciBtB06|BtB_out[0]~1_combout  $ (!\LedROM|BtB|ciBtB07|BtB_out [3])) # (!\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout )

	.dataa(\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datab(vcc),
	.datac(\LedROM|BtB|ciBtB06|BtB_out[0]~1_combout ),
	.datad(\LedROM|BtB|ciBtB07|BtB_out [3]),
	.cin(gnd),
	.combout(\LedROM|D7S1|D_out [5]),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S1|D_out[5] .lut_mask = 16'hF55F;
defparam \LedROM|D7S1|D_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y34_N4
cycloneii_lcell_comb \LedROM|D7S1|D_out[6] (
// Equation(s):
// \LedROM|D7S1|D_out [6] = (\LedROM|BtB|ciBtB06|BtB_out[2]~0_combout ) # ((\LedROM|BtB|ciBtB06|BtB_out[0]~1_combout ) # (\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  $ (!\LedROM|BtB|ciBtB07|BtB_out [3])))

	.dataa(\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datab(\LedROM|BtB|ciBtB06|BtB_out[2]~0_combout ),
	.datac(\LedROM|BtB|ciBtB06|BtB_out[0]~1_combout ),
	.datad(\LedROM|BtB|ciBtB07|BtB_out [3]),
	.cin(gnd),
	.combout(\LedROM|D7S1|D_out [6]),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S1|D_out[6] .lut_mask = 16'hFEFD;
defparam \LedROM|D7S1|D_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N22
cycloneii_lcell_comb \LedROM|BtB|ciBtB07|BtB_out[0]~2 (
// Equation(s):
// \LedROM|BtB|ciBtB07|BtB_out[0]~2_combout  = (\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout  & (!\ROM|altsyncram_component|auto_generated|q_a [1] & ((\LedROM|BtB|ciBtB05|BtB_out[0]~3_combout ) # (\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout )))) # 
// (!\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout  & (\ROM|altsyncram_component|auto_generated|q_a [1] $ (((\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout )))))

	.dataa(\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(\LedROM|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.datad(\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB07|BtB_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB07|BtB_out[0]~2 .lut_mask = 16'h3364;
defparam \LedROM|BtB|ciBtB07|BtB_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N24
cycloneii_lcell_comb \LedROM|BtB|ciBtB07|BtB_out[1]~1 (
// Equation(s):
// \LedROM|BtB|ciBtB07|BtB_out[1]~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [1] & (((\LedROM|BtB|ciBtB05|BtB_out[0]~3_combout )))) # (!\ROM|altsyncram_component|auto_generated|q_a [1] & ((\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout ) # 
// ((!\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout  & \LedROM|BtB|ciBtB05|BtB_out[0]~3_combout ))))

	.dataa(\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(\LedROM|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.datad(\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB07|BtB_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB07|BtB_out[1]~1 .lut_mask = 16'hF3D0;
defparam \LedROM|BtB|ciBtB07|BtB_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N18
cycloneii_lcell_comb \LedROM|BtB|ciBtB07|BtB_out[2]~0 (
// Equation(s):
// \LedROM|BtB|ciBtB07|BtB_out[2]~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [1] & (((\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout )))) # (!\ROM|altsyncram_component|auto_generated|q_a [1] & (\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout  & 
// (!\LedROM|BtB|ciBtB05|BtB_out[0]~3_combout )))

	.dataa(\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(\LedROM|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.datad(\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB07|BtB_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB07|BtB_out[2]~0 .lut_mask = 16'hCE02;
defparam \LedROM|BtB|ciBtB07|BtB_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N0
cycloneii_lcell_comb \LedROM|D7S0|D_out[0]~0 (
// Equation(s):
// \LedROM|D7S0|D_out[0]~0_combout  = (\LedROM|BtB|ciBtB07|BtB_out[2]~0_combout ) # ((\LedROM|BtB|ciBtB07|BtB_out[0]~2_combout  & ((!\LedROM|BtB|ciBtB07|BtB_out[1]~1_combout ) # (!\ROM|altsyncram_component|auto_generated|q_a [0]))) # 
// (!\LedROM|BtB|ciBtB07|BtB_out[0]~2_combout  & ((\LedROM|BtB|ciBtB07|BtB_out[1]~1_combout ))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\LedROM|BtB|ciBtB07|BtB_out[0]~2_combout ),
	.datac(\LedROM|BtB|ciBtB07|BtB_out[1]~1_combout ),
	.datad(\LedROM|BtB|ciBtB07|BtB_out[2]~0_combout ),
	.cin(gnd),
	.combout(\LedROM|D7S0|D_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S0|D_out[0]~0 .lut_mask = 16'hFF7C;
defparam \LedROM|D7S0|D_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N26
cycloneii_lcell_comb \LedROM|D7S0|D_out[1]~1 (
// Equation(s):
// \LedROM|D7S0|D_out[1]~1_combout  = (\LedROM|BtB|ciBtB07|BtB_out[2]~0_combout ) # ((\ROM|altsyncram_component|auto_generated|q_a [0] & (!\LedROM|BtB|ciBtB07|BtB_out[0]~2_combout  & \LedROM|BtB|ciBtB07|BtB_out[1]~1_combout )) # 
// (!\ROM|altsyncram_component|auto_generated|q_a [0] & ((\LedROM|BtB|ciBtB07|BtB_out[1]~1_combout ) # (!\LedROM|BtB|ciBtB07|BtB_out[0]~2_combout ))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\LedROM|BtB|ciBtB07|BtB_out[0]~2_combout ),
	.datac(\LedROM|BtB|ciBtB07|BtB_out[1]~1_combout ),
	.datad(\LedROM|BtB|ciBtB07|BtB_out[2]~0_combout ),
	.cin(gnd),
	.combout(\LedROM|D7S0|D_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S0|D_out[1]~1 .lut_mask = 16'hFF71;
defparam \LedROM|D7S0|D_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N4
cycloneii_lcell_comb \LedROM|D7S0|D_out[2]~2 (
// Equation(s):
// \LedROM|D7S0|D_out[2]~2_combout  = (!\ROM|altsyncram_component|auto_generated|q_a [0] & ((\LedROM|BtB|ciBtB07|BtB_out[0]~2_combout ) # (!\LedROM|BtB|ciBtB07|BtB_out[1]~1_combout )))

	.dataa(vcc),
	.datab(\LedROM|BtB|ciBtB07|BtB_out[0]~2_combout ),
	.datac(\LedROM|BtB|ciBtB07|BtB_out[1]~1_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\LedROM|D7S0|D_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S0|D_out[2]~2 .lut_mask = 16'h00CF;
defparam \LedROM|D7S0|D_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N10
cycloneii_lcell_comb \LedROM|D7S0|D_out[3]~3 (
// Equation(s):
// \LedROM|D7S0|D_out[3]~3_combout  = (\LedROM|BtB|ciBtB07|BtB_out[2]~0_combout ) # ((\ROM|altsyncram_component|auto_generated|q_a [0] & (\LedROM|BtB|ciBtB07|BtB_out[0]~2_combout  $ (\LedROM|BtB|ciBtB07|BtB_out[1]~1_combout ))) # 
// (!\ROM|altsyncram_component|auto_generated|q_a [0] & ((\LedROM|BtB|ciBtB07|BtB_out[0]~2_combout ) # (!\LedROM|BtB|ciBtB07|BtB_out[1]~1_combout ))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\LedROM|BtB|ciBtB07|BtB_out[0]~2_combout ),
	.datac(\LedROM|BtB|ciBtB07|BtB_out[1]~1_combout ),
	.datad(\LedROM|BtB|ciBtB07|BtB_out[2]~0_combout ),
	.cin(gnd),
	.combout(\LedROM|D7S0|D_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S0|D_out[3]~3 .lut_mask = 16'hFF6D;
defparam \LedROM|D7S0|D_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N28
cycloneii_lcell_comb \LedROM|D7S0|D_out[4]~4 (
// Equation(s):
// \LedROM|D7S0|D_out[4]~4_combout  = (\LedROM|BtB|ciBtB07|BtB_out[1]~1_combout  & (((!\LedROM|BtB|ciBtB07|BtB_out[2]~0_combout )))) # (!\LedROM|BtB|ciBtB07|BtB_out[1]~1_combout  & (((\ROM|altsyncram_component|auto_generated|q_a [0] & 
// !\LedROM|BtB|ciBtB07|BtB_out[2]~0_combout )) # (!\LedROM|BtB|ciBtB07|BtB_out[0]~2_combout )))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\LedROM|BtB|ciBtB07|BtB_out[0]~2_combout ),
	.datac(\LedROM|BtB|ciBtB07|BtB_out[1]~1_combout ),
	.datad(\LedROM|BtB|ciBtB07|BtB_out[2]~0_combout ),
	.cin(gnd),
	.combout(\LedROM|D7S0|D_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S0|D_out[4]~4 .lut_mask = 16'h03FB;
defparam \LedROM|D7S0|D_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N2
cycloneii_lcell_comb \LedROM|D7S0|D_out[5] (
// Equation(s):
// \LedROM|D7S0|D_out [5] = (\LedROM|BtB|ciBtB07|BtB_out[0]~2_combout  $ (!\ROM|altsyncram_component|auto_generated|q_a [0])) # (!\LedROM|BtB|ciBtB07|BtB_out[1]~1_combout )

	.dataa(vcc),
	.datab(\LedROM|BtB|ciBtB07|BtB_out[0]~2_combout ),
	.datac(\LedROM|BtB|ciBtB07|BtB_out[1]~1_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\LedROM|D7S0|D_out [5]),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S0|D_out[5] .lut_mask = 16'hCF3F;
defparam \LedROM|D7S0|D_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N12
cycloneii_lcell_comb \LedROM|D7S0|D_out[6] (
// Equation(s):
// \LedROM|D7S0|D_out [6] = (\LedROM|BtB|ciBtB07|BtB_out[0]~2_combout ) # ((\LedROM|BtB|ciBtB07|BtB_out[2]~0_combout ) # (\ROM|altsyncram_component|auto_generated|q_a [0] $ (!\LedROM|BtB|ciBtB07|BtB_out[1]~1_combout )))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\LedROM|BtB|ciBtB07|BtB_out[0]~2_combout ),
	.datac(\LedROM|BtB|ciBtB07|BtB_out[1]~1_combout ),
	.datad(\LedROM|BtB|ciBtB07|BtB_out[2]~0_combout ),
	.cin(gnd),
	.combout(\LedROM|D7S0|D_out [6]),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S0|D_out[6] .lut_mask = 16'hFFED;
defparam \LedROM|D7S0|D_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock_27~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock_27));
// synopsys translate_off
defparam \clock_27~I .input_async_reset = "none";
defparam \clock_27~I .input_power_up = "low";
defparam \clock_27~I .input_register_mode = "none";
defparam \clock_27~I .input_sync_reset = "none";
defparam \clock_27~I .oe_async_reset = "none";
defparam \clock_27~I .oe_power_up = "low";
defparam \clock_27~I .oe_register_mode = "none";
defparam \clock_27~I .oe_sync_reset = "none";
defparam \clock_27~I .operation_mode = "input";
defparam \clock_27~I .output_async_reset = "none";
defparam \clock_27~I .output_power_up = "low";
defparam \clock_27~I .output_register_mode = "none";
defparam \clock_27~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \S_estados[0]~I (
	.datain(!\MV|BlocodeControle|saida~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S_estados[0]));
// synopsys translate_off
defparam \S_estados[0]~I .input_async_reset = "none";
defparam \S_estados[0]~I .input_power_up = "low";
defparam \S_estados[0]~I .input_register_mode = "none";
defparam \S_estados[0]~I .input_sync_reset = "none";
defparam \S_estados[0]~I .oe_async_reset = "none";
defparam \S_estados[0]~I .oe_power_up = "low";
defparam \S_estados[0]~I .oe_register_mode = "none";
defparam \S_estados[0]~I .oe_sync_reset = "none";
defparam \S_estados[0]~I .operation_mode = "output";
defparam \S_estados[0]~I .output_async_reset = "none";
defparam \S_estados[0]~I .output_power_up = "low";
defparam \S_estados[0]~I .output_register_mode = "none";
defparam \S_estados[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \S_estados[1]~I (
	.datain(!\MV|BlocodeControle|saida~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S_estados[1]));
// synopsys translate_off
defparam \S_estados[1]~I .input_async_reset = "none";
defparam \S_estados[1]~I .input_power_up = "low";
defparam \S_estados[1]~I .input_register_mode = "none";
defparam \S_estados[1]~I .input_sync_reset = "none";
defparam \S_estados[1]~I .oe_async_reset = "none";
defparam \S_estados[1]~I .oe_power_up = "low";
defparam \S_estados[1]~I .oe_register_mode = "none";
defparam \S_estados[1]~I .oe_sync_reset = "none";
defparam \S_estados[1]~I .operation_mode = "output";
defparam \S_estados[1]~I .output_async_reset = "none";
defparam \S_estados[1]~I .output_power_up = "low";
defparam \S_estados[1]~I .output_register_mode = "none";
defparam \S_estados[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR0~I (
	.datain(\MV|BlocodeControle|estado.E4~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR0));
// synopsys translate_off
defparam \LEDR0~I .input_async_reset = "none";
defparam \LEDR0~I .input_power_up = "low";
defparam \LEDR0~I .input_register_mode = "none";
defparam \LEDR0~I .input_sync_reset = "none";
defparam \LEDR0~I .oe_async_reset = "none";
defparam \LEDR0~I .oe_power_up = "low";
defparam \LEDR0~I .oe_register_mode = "none";
defparam \LEDR0~I .oe_sync_reset = "none";
defparam \LEDR0~I .operation_mode = "output";
defparam \LEDR0~I .output_async_reset = "none";
defparam \LEDR0~I .output_power_up = "low";
defparam \LEDR0~I .output_register_mode = "none";
defparam \LEDR0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR1~I (
	.datain(\BS|y_present.E2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR1));
// synopsys translate_off
defparam \LEDR1~I .input_async_reset = "none";
defparam \LEDR1~I .input_power_up = "low";
defparam \LEDR1~I .input_register_mode = "none";
defparam \LEDR1~I .input_sync_reset = "none";
defparam \LEDR1~I .oe_async_reset = "none";
defparam \LEDR1~I .oe_power_up = "low";
defparam \LEDR1~I .oe_register_mode = "none";
defparam \LEDR1~I .oe_sync_reset = "none";
defparam \LEDR1~I .operation_mode = "output";
defparam \LEDR1~I .output_async_reset = "none";
defparam \LEDR1~I .output_power_up = "low";
defparam \LEDR1~I .output_register_mode = "none";
defparam \LEDR1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX2[0]~I (
	.datain(\LedTotalMV|D7S2|D_out[4]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX2[0]));
// synopsys translate_off
defparam \LHEX2[0]~I .input_async_reset = "none";
defparam \LHEX2[0]~I .input_power_up = "low";
defparam \LHEX2[0]~I .input_register_mode = "none";
defparam \LHEX2[0]~I .input_sync_reset = "none";
defparam \LHEX2[0]~I .oe_async_reset = "none";
defparam \LHEX2[0]~I .oe_power_up = "low";
defparam \LHEX2[0]~I .oe_register_mode = "none";
defparam \LHEX2[0]~I .oe_sync_reset = "none";
defparam \LHEX2[0]~I .operation_mode = "output";
defparam \LHEX2[0]~I .output_async_reset = "none";
defparam \LHEX2[0]~I .output_power_up = "low";
defparam \LHEX2[0]~I .output_register_mode = "none";
defparam \LHEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX2[1]~I (
	.datain(!\LedTotalMV|D7S2|D_out[4]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX2[1]));
// synopsys translate_off
defparam \LHEX2[1]~I .input_async_reset = "none";
defparam \LHEX2[1]~I .input_power_up = "low";
defparam \LHEX2[1]~I .input_register_mode = "none";
defparam \LHEX2[1]~I .input_sync_reset = "none";
defparam \LHEX2[1]~I .oe_async_reset = "none";
defparam \LHEX2[1]~I .oe_power_up = "low";
defparam \LHEX2[1]~I .oe_register_mode = "none";
defparam \LHEX2[1]~I .oe_sync_reset = "none";
defparam \LHEX2[1]~I .operation_mode = "output";
defparam \LHEX2[1]~I .output_async_reset = "none";
defparam \LHEX2[1]~I .output_power_up = "low";
defparam \LHEX2[1]~I .output_register_mode = "none";
defparam \LHEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX2[2]~I (
	.datain(!\LedTotalMV|BtB|ciBtB06|BtB_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX2[2]));
// synopsys translate_off
defparam \LHEX2[2]~I .input_async_reset = "none";
defparam \LHEX2[2]~I .input_power_up = "low";
defparam \LHEX2[2]~I .input_register_mode = "none";
defparam \LHEX2[2]~I .input_sync_reset = "none";
defparam \LHEX2[2]~I .oe_async_reset = "none";
defparam \LHEX2[2]~I .oe_power_up = "low";
defparam \LHEX2[2]~I .oe_register_mode = "none";
defparam \LHEX2[2]~I .oe_sync_reset = "none";
defparam \LHEX2[2]~I .operation_mode = "output";
defparam \LHEX2[2]~I .output_async_reset = "none";
defparam \LHEX2[2]~I .output_power_up = "low";
defparam \LHEX2[2]~I .output_register_mode = "none";
defparam \LHEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX2[3]~I (
	.datain(!\LedTotalMV|D7S2|D_out[4]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX2[3]));
// synopsys translate_off
defparam \LHEX2[3]~I .input_async_reset = "none";
defparam \LHEX2[3]~I .input_power_up = "low";
defparam \LHEX2[3]~I .input_register_mode = "none";
defparam \LHEX2[3]~I .input_sync_reset = "none";
defparam \LHEX2[3]~I .oe_async_reset = "none";
defparam \LHEX2[3]~I .oe_power_up = "low";
defparam \LHEX2[3]~I .oe_register_mode = "none";
defparam \LHEX2[3]~I .oe_sync_reset = "none";
defparam \LHEX2[3]~I .operation_mode = "output";
defparam \LHEX2[3]~I .output_async_reset = "none";
defparam \LHEX2[3]~I .output_power_up = "low";
defparam \LHEX2[3]~I .output_register_mode = "none";
defparam \LHEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX2[4]~I (
	.datain(!\LedTotalMV|D7S2|D_out[4]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX2[4]));
// synopsys translate_off
defparam \LHEX2[4]~I .input_async_reset = "none";
defparam \LHEX2[4]~I .input_power_up = "low";
defparam \LHEX2[4]~I .input_register_mode = "none";
defparam \LHEX2[4]~I .input_sync_reset = "none";
defparam \LHEX2[4]~I .oe_async_reset = "none";
defparam \LHEX2[4]~I .oe_power_up = "low";
defparam \LHEX2[4]~I .oe_register_mode = "none";
defparam \LHEX2[4]~I .oe_sync_reset = "none";
defparam \LHEX2[4]~I .operation_mode = "output";
defparam \LHEX2[4]~I .output_async_reset = "none";
defparam \LHEX2[4]~I .output_power_up = "low";
defparam \LHEX2[4]~I .output_register_mode = "none";
defparam \LHEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX2[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX2[5]));
// synopsys translate_off
defparam \LHEX2[5]~I .input_async_reset = "none";
defparam \LHEX2[5]~I .input_power_up = "low";
defparam \LHEX2[5]~I .input_register_mode = "none";
defparam \LHEX2[5]~I .input_sync_reset = "none";
defparam \LHEX2[5]~I .oe_async_reset = "none";
defparam \LHEX2[5]~I .oe_power_up = "low";
defparam \LHEX2[5]~I .oe_register_mode = "none";
defparam \LHEX2[5]~I .oe_sync_reset = "none";
defparam \LHEX2[5]~I .operation_mode = "output";
defparam \LHEX2[5]~I .output_async_reset = "none";
defparam \LHEX2[5]~I .output_power_up = "low";
defparam \LHEX2[5]~I .output_register_mode = "none";
defparam \LHEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX2[6]~I (
	.datain(!\LedTotalMV|D7S2|D_out[4]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX2[6]));
// synopsys translate_off
defparam \LHEX2[6]~I .input_async_reset = "none";
defparam \LHEX2[6]~I .input_power_up = "low";
defparam \LHEX2[6]~I .input_register_mode = "none";
defparam \LHEX2[6]~I .input_sync_reset = "none";
defparam \LHEX2[6]~I .oe_async_reset = "none";
defparam \LHEX2[6]~I .oe_power_up = "low";
defparam \LHEX2[6]~I .oe_register_mode = "none";
defparam \LHEX2[6]~I .oe_sync_reset = "none";
defparam \LHEX2[6]~I .operation_mode = "output";
defparam \LHEX2[6]~I .output_async_reset = "none";
defparam \LHEX2[6]~I .output_power_up = "low";
defparam \LHEX2[6]~I .output_register_mode = "none";
defparam \LHEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX1[0]~I (
	.datain(\LedTotalMV|D7S1|D_out[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX1[0]));
// synopsys translate_off
defparam \LHEX1[0]~I .input_async_reset = "none";
defparam \LHEX1[0]~I .input_power_up = "low";
defparam \LHEX1[0]~I .input_register_mode = "none";
defparam \LHEX1[0]~I .input_sync_reset = "none";
defparam \LHEX1[0]~I .oe_async_reset = "none";
defparam \LHEX1[0]~I .oe_power_up = "low";
defparam \LHEX1[0]~I .oe_register_mode = "none";
defparam \LHEX1[0]~I .oe_sync_reset = "none";
defparam \LHEX1[0]~I .operation_mode = "output";
defparam \LHEX1[0]~I .output_async_reset = "none";
defparam \LHEX1[0]~I .output_power_up = "low";
defparam \LHEX1[0]~I .output_register_mode = "none";
defparam \LHEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX1[1]~I (
	.datain(\LedTotalMV|D7S1|D_out[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX1[1]));
// synopsys translate_off
defparam \LHEX1[1]~I .input_async_reset = "none";
defparam \LHEX1[1]~I .input_power_up = "low";
defparam \LHEX1[1]~I .input_register_mode = "none";
defparam \LHEX1[1]~I .input_sync_reset = "none";
defparam \LHEX1[1]~I .oe_async_reset = "none";
defparam \LHEX1[1]~I .oe_power_up = "low";
defparam \LHEX1[1]~I .oe_register_mode = "none";
defparam \LHEX1[1]~I .oe_sync_reset = "none";
defparam \LHEX1[1]~I .operation_mode = "output";
defparam \LHEX1[1]~I .output_async_reset = "none";
defparam \LHEX1[1]~I .output_power_up = "low";
defparam \LHEX1[1]~I .output_register_mode = "none";
defparam \LHEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX1[2]~I (
	.datain(\LedTotalMV|D7S1|D_out[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX1[2]));
// synopsys translate_off
defparam \LHEX1[2]~I .input_async_reset = "none";
defparam \LHEX1[2]~I .input_power_up = "low";
defparam \LHEX1[2]~I .input_register_mode = "none";
defparam \LHEX1[2]~I .input_sync_reset = "none";
defparam \LHEX1[2]~I .oe_async_reset = "none";
defparam \LHEX1[2]~I .oe_power_up = "low";
defparam \LHEX1[2]~I .oe_register_mode = "none";
defparam \LHEX1[2]~I .oe_sync_reset = "none";
defparam \LHEX1[2]~I .operation_mode = "output";
defparam \LHEX1[2]~I .output_async_reset = "none";
defparam \LHEX1[2]~I .output_power_up = "low";
defparam \LHEX1[2]~I .output_register_mode = "none";
defparam \LHEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX1[3]~I (
	.datain(\LedTotalMV|D7S1|D_out[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX1[3]));
// synopsys translate_off
defparam \LHEX1[3]~I .input_async_reset = "none";
defparam \LHEX1[3]~I .input_power_up = "low";
defparam \LHEX1[3]~I .input_register_mode = "none";
defparam \LHEX1[3]~I .input_sync_reset = "none";
defparam \LHEX1[3]~I .oe_async_reset = "none";
defparam \LHEX1[3]~I .oe_power_up = "low";
defparam \LHEX1[3]~I .oe_register_mode = "none";
defparam \LHEX1[3]~I .oe_sync_reset = "none";
defparam \LHEX1[3]~I .operation_mode = "output";
defparam \LHEX1[3]~I .output_async_reset = "none";
defparam \LHEX1[3]~I .output_power_up = "low";
defparam \LHEX1[3]~I .output_register_mode = "none";
defparam \LHEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX1[4]~I (
	.datain(\LedTotalMV|D7S1|D_out[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX1[4]));
// synopsys translate_off
defparam \LHEX1[4]~I .input_async_reset = "none";
defparam \LHEX1[4]~I .input_power_up = "low";
defparam \LHEX1[4]~I .input_register_mode = "none";
defparam \LHEX1[4]~I .input_sync_reset = "none";
defparam \LHEX1[4]~I .oe_async_reset = "none";
defparam \LHEX1[4]~I .oe_power_up = "low";
defparam \LHEX1[4]~I .oe_register_mode = "none";
defparam \LHEX1[4]~I .oe_sync_reset = "none";
defparam \LHEX1[4]~I .operation_mode = "output";
defparam \LHEX1[4]~I .output_async_reset = "none";
defparam \LHEX1[4]~I .output_power_up = "low";
defparam \LHEX1[4]~I .output_register_mode = "none";
defparam \LHEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX1[5]~I (
	.datain(\LedTotalMV|D7S1|D_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX1[5]));
// synopsys translate_off
defparam \LHEX1[5]~I .input_async_reset = "none";
defparam \LHEX1[5]~I .input_power_up = "low";
defparam \LHEX1[5]~I .input_register_mode = "none";
defparam \LHEX1[5]~I .input_sync_reset = "none";
defparam \LHEX1[5]~I .oe_async_reset = "none";
defparam \LHEX1[5]~I .oe_power_up = "low";
defparam \LHEX1[5]~I .oe_register_mode = "none";
defparam \LHEX1[5]~I .oe_sync_reset = "none";
defparam \LHEX1[5]~I .operation_mode = "output";
defparam \LHEX1[5]~I .output_async_reset = "none";
defparam \LHEX1[5]~I .output_power_up = "low";
defparam \LHEX1[5]~I .output_register_mode = "none";
defparam \LHEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX1[6]~I (
	.datain(\LedTotalMV|D7S1|D_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX1[6]));
// synopsys translate_off
defparam \LHEX1[6]~I .input_async_reset = "none";
defparam \LHEX1[6]~I .input_power_up = "low";
defparam \LHEX1[6]~I .input_register_mode = "none";
defparam \LHEX1[6]~I .input_sync_reset = "none";
defparam \LHEX1[6]~I .oe_async_reset = "none";
defparam \LHEX1[6]~I .oe_power_up = "low";
defparam \LHEX1[6]~I .oe_register_mode = "none";
defparam \LHEX1[6]~I .oe_sync_reset = "none";
defparam \LHEX1[6]~I .operation_mode = "output";
defparam \LHEX1[6]~I .output_async_reset = "none";
defparam \LHEX1[6]~I .output_power_up = "low";
defparam \LHEX1[6]~I .output_register_mode = "none";
defparam \LHEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX0[0]~I (
	.datain(\LedTotalMV|D7S0|D_out[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX0[0]));
// synopsys translate_off
defparam \LHEX0[0]~I .input_async_reset = "none";
defparam \LHEX0[0]~I .input_power_up = "low";
defparam \LHEX0[0]~I .input_register_mode = "none";
defparam \LHEX0[0]~I .input_sync_reset = "none";
defparam \LHEX0[0]~I .oe_async_reset = "none";
defparam \LHEX0[0]~I .oe_power_up = "low";
defparam \LHEX0[0]~I .oe_register_mode = "none";
defparam \LHEX0[0]~I .oe_sync_reset = "none";
defparam \LHEX0[0]~I .operation_mode = "output";
defparam \LHEX0[0]~I .output_async_reset = "none";
defparam \LHEX0[0]~I .output_power_up = "low";
defparam \LHEX0[0]~I .output_register_mode = "none";
defparam \LHEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX0[1]~I (
	.datain(\LedTotalMV|D7S0|D_out[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX0[1]));
// synopsys translate_off
defparam \LHEX0[1]~I .input_async_reset = "none";
defparam \LHEX0[1]~I .input_power_up = "low";
defparam \LHEX0[1]~I .input_register_mode = "none";
defparam \LHEX0[1]~I .input_sync_reset = "none";
defparam \LHEX0[1]~I .oe_async_reset = "none";
defparam \LHEX0[1]~I .oe_power_up = "low";
defparam \LHEX0[1]~I .oe_register_mode = "none";
defparam \LHEX0[1]~I .oe_sync_reset = "none";
defparam \LHEX0[1]~I .operation_mode = "output";
defparam \LHEX0[1]~I .output_async_reset = "none";
defparam \LHEX0[1]~I .output_power_up = "low";
defparam \LHEX0[1]~I .output_register_mode = "none";
defparam \LHEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX0[2]~I (
	.datain(\LedTotalMV|D7S0|D_out[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX0[2]));
// synopsys translate_off
defparam \LHEX0[2]~I .input_async_reset = "none";
defparam \LHEX0[2]~I .input_power_up = "low";
defparam \LHEX0[2]~I .input_register_mode = "none";
defparam \LHEX0[2]~I .input_sync_reset = "none";
defparam \LHEX0[2]~I .oe_async_reset = "none";
defparam \LHEX0[2]~I .oe_power_up = "low";
defparam \LHEX0[2]~I .oe_register_mode = "none";
defparam \LHEX0[2]~I .oe_sync_reset = "none";
defparam \LHEX0[2]~I .operation_mode = "output";
defparam \LHEX0[2]~I .output_async_reset = "none";
defparam \LHEX0[2]~I .output_power_up = "low";
defparam \LHEX0[2]~I .output_register_mode = "none";
defparam \LHEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX0[3]~I (
	.datain(\LedTotalMV|D7S0|D_out[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX0[3]));
// synopsys translate_off
defparam \LHEX0[3]~I .input_async_reset = "none";
defparam \LHEX0[3]~I .input_power_up = "low";
defparam \LHEX0[3]~I .input_register_mode = "none";
defparam \LHEX0[3]~I .input_sync_reset = "none";
defparam \LHEX0[3]~I .oe_async_reset = "none";
defparam \LHEX0[3]~I .oe_power_up = "low";
defparam \LHEX0[3]~I .oe_register_mode = "none";
defparam \LHEX0[3]~I .oe_sync_reset = "none";
defparam \LHEX0[3]~I .operation_mode = "output";
defparam \LHEX0[3]~I .output_async_reset = "none";
defparam \LHEX0[3]~I .output_power_up = "low";
defparam \LHEX0[3]~I .output_register_mode = "none";
defparam \LHEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX0[4]~I (
	.datain(\LedTotalMV|D7S0|D_out[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX0[4]));
// synopsys translate_off
defparam \LHEX0[4]~I .input_async_reset = "none";
defparam \LHEX0[4]~I .input_power_up = "low";
defparam \LHEX0[4]~I .input_register_mode = "none";
defparam \LHEX0[4]~I .input_sync_reset = "none";
defparam \LHEX0[4]~I .oe_async_reset = "none";
defparam \LHEX0[4]~I .oe_power_up = "low";
defparam \LHEX0[4]~I .oe_register_mode = "none";
defparam \LHEX0[4]~I .oe_sync_reset = "none";
defparam \LHEX0[4]~I .operation_mode = "output";
defparam \LHEX0[4]~I .output_async_reset = "none";
defparam \LHEX0[4]~I .output_power_up = "low";
defparam \LHEX0[4]~I .output_register_mode = "none";
defparam \LHEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX0[5]~I (
	.datain(\LedTotalMV|D7S0|D_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX0[5]));
// synopsys translate_off
defparam \LHEX0[5]~I .input_async_reset = "none";
defparam \LHEX0[5]~I .input_power_up = "low";
defparam \LHEX0[5]~I .input_register_mode = "none";
defparam \LHEX0[5]~I .input_sync_reset = "none";
defparam \LHEX0[5]~I .oe_async_reset = "none";
defparam \LHEX0[5]~I .oe_power_up = "low";
defparam \LHEX0[5]~I .oe_register_mode = "none";
defparam \LHEX0[5]~I .oe_sync_reset = "none";
defparam \LHEX0[5]~I .operation_mode = "output";
defparam \LHEX0[5]~I .output_async_reset = "none";
defparam \LHEX0[5]~I .output_power_up = "low";
defparam \LHEX0[5]~I .output_register_mode = "none";
defparam \LHEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX0[6]~I (
	.datain(\LedTotalMV|D7S0|D_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX0[6]));
// synopsys translate_off
defparam \LHEX0[6]~I .input_async_reset = "none";
defparam \LHEX0[6]~I .input_power_up = "low";
defparam \LHEX0[6]~I .input_register_mode = "none";
defparam \LHEX0[6]~I .input_sync_reset = "none";
defparam \LHEX0[6]~I .oe_async_reset = "none";
defparam \LHEX0[6]~I .oe_power_up = "low";
defparam \LHEX0[6]~I .oe_register_mode = "none";
defparam \LHEX0[6]~I .oe_sync_reset = "none";
defparam \LHEX0[6]~I .operation_mode = "output";
defparam \LHEX0[6]~I .output_async_reset = "none";
defparam \LHEX0[6]~I .output_power_up = "low";
defparam \LHEX0[6]~I .output_register_mode = "none";
defparam \LHEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX5[0]~I (
	.datain(\LedROM|D7S1|D_out[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX5[0]));
// synopsys translate_off
defparam \LHEX5[0]~I .input_async_reset = "none";
defparam \LHEX5[0]~I .input_power_up = "low";
defparam \LHEX5[0]~I .input_register_mode = "none";
defparam \LHEX5[0]~I .input_sync_reset = "none";
defparam \LHEX5[0]~I .oe_async_reset = "none";
defparam \LHEX5[0]~I .oe_power_up = "low";
defparam \LHEX5[0]~I .oe_register_mode = "none";
defparam \LHEX5[0]~I .oe_sync_reset = "none";
defparam \LHEX5[0]~I .operation_mode = "output";
defparam \LHEX5[0]~I .output_async_reset = "none";
defparam \LHEX5[0]~I .output_power_up = "low";
defparam \LHEX5[0]~I .output_register_mode = "none";
defparam \LHEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX5[1]~I (
	.datain(\LedROM|D7S1|D_out[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX5[1]));
// synopsys translate_off
defparam \LHEX5[1]~I .input_async_reset = "none";
defparam \LHEX5[1]~I .input_power_up = "low";
defparam \LHEX5[1]~I .input_register_mode = "none";
defparam \LHEX5[1]~I .input_sync_reset = "none";
defparam \LHEX5[1]~I .oe_async_reset = "none";
defparam \LHEX5[1]~I .oe_power_up = "low";
defparam \LHEX5[1]~I .oe_register_mode = "none";
defparam \LHEX5[1]~I .oe_sync_reset = "none";
defparam \LHEX5[1]~I .operation_mode = "output";
defparam \LHEX5[1]~I .output_async_reset = "none";
defparam \LHEX5[1]~I .output_power_up = "low";
defparam \LHEX5[1]~I .output_register_mode = "none";
defparam \LHEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX5[2]~I (
	.datain(\LedROM|D7S1|D_out[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX5[2]));
// synopsys translate_off
defparam \LHEX5[2]~I .input_async_reset = "none";
defparam \LHEX5[2]~I .input_power_up = "low";
defparam \LHEX5[2]~I .input_register_mode = "none";
defparam \LHEX5[2]~I .input_sync_reset = "none";
defparam \LHEX5[2]~I .oe_async_reset = "none";
defparam \LHEX5[2]~I .oe_power_up = "low";
defparam \LHEX5[2]~I .oe_register_mode = "none";
defparam \LHEX5[2]~I .oe_sync_reset = "none";
defparam \LHEX5[2]~I .operation_mode = "output";
defparam \LHEX5[2]~I .output_async_reset = "none";
defparam \LHEX5[2]~I .output_power_up = "low";
defparam \LHEX5[2]~I .output_register_mode = "none";
defparam \LHEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX5[3]~I (
	.datain(\LedROM|D7S1|D_out[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX5[3]));
// synopsys translate_off
defparam \LHEX5[3]~I .input_async_reset = "none";
defparam \LHEX5[3]~I .input_power_up = "low";
defparam \LHEX5[3]~I .input_register_mode = "none";
defparam \LHEX5[3]~I .input_sync_reset = "none";
defparam \LHEX5[3]~I .oe_async_reset = "none";
defparam \LHEX5[3]~I .oe_power_up = "low";
defparam \LHEX5[3]~I .oe_register_mode = "none";
defparam \LHEX5[3]~I .oe_sync_reset = "none";
defparam \LHEX5[3]~I .operation_mode = "output";
defparam \LHEX5[3]~I .output_async_reset = "none";
defparam \LHEX5[3]~I .output_power_up = "low";
defparam \LHEX5[3]~I .output_register_mode = "none";
defparam \LHEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX5[4]~I (
	.datain(\LedROM|D7S1|D_out[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX5[4]));
// synopsys translate_off
defparam \LHEX5[4]~I .input_async_reset = "none";
defparam \LHEX5[4]~I .input_power_up = "low";
defparam \LHEX5[4]~I .input_register_mode = "none";
defparam \LHEX5[4]~I .input_sync_reset = "none";
defparam \LHEX5[4]~I .oe_async_reset = "none";
defparam \LHEX5[4]~I .oe_power_up = "low";
defparam \LHEX5[4]~I .oe_register_mode = "none";
defparam \LHEX5[4]~I .oe_sync_reset = "none";
defparam \LHEX5[4]~I .operation_mode = "output";
defparam \LHEX5[4]~I .output_async_reset = "none";
defparam \LHEX5[4]~I .output_power_up = "low";
defparam \LHEX5[4]~I .output_register_mode = "none";
defparam \LHEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX5[5]~I (
	.datain(\LedROM|D7S1|D_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX5[5]));
// synopsys translate_off
defparam \LHEX5[5]~I .input_async_reset = "none";
defparam \LHEX5[5]~I .input_power_up = "low";
defparam \LHEX5[5]~I .input_register_mode = "none";
defparam \LHEX5[5]~I .input_sync_reset = "none";
defparam \LHEX5[5]~I .oe_async_reset = "none";
defparam \LHEX5[5]~I .oe_power_up = "low";
defparam \LHEX5[5]~I .oe_register_mode = "none";
defparam \LHEX5[5]~I .oe_sync_reset = "none";
defparam \LHEX5[5]~I .operation_mode = "output";
defparam \LHEX5[5]~I .output_async_reset = "none";
defparam \LHEX5[5]~I .output_power_up = "low";
defparam \LHEX5[5]~I .output_register_mode = "none";
defparam \LHEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX5[6]~I (
	.datain(\LedROM|D7S1|D_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX5[6]));
// synopsys translate_off
defparam \LHEX5[6]~I .input_async_reset = "none";
defparam \LHEX5[6]~I .input_power_up = "low";
defparam \LHEX5[6]~I .input_register_mode = "none";
defparam \LHEX5[6]~I .input_sync_reset = "none";
defparam \LHEX5[6]~I .oe_async_reset = "none";
defparam \LHEX5[6]~I .oe_power_up = "low";
defparam \LHEX5[6]~I .oe_register_mode = "none";
defparam \LHEX5[6]~I .oe_sync_reset = "none";
defparam \LHEX5[6]~I .operation_mode = "output";
defparam \LHEX5[6]~I .output_async_reset = "none";
defparam \LHEX5[6]~I .output_power_up = "low";
defparam \LHEX5[6]~I .output_register_mode = "none";
defparam \LHEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX4[0]~I (
	.datain(\LedROM|D7S0|D_out[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX4[0]));
// synopsys translate_off
defparam \LHEX4[0]~I .input_async_reset = "none";
defparam \LHEX4[0]~I .input_power_up = "low";
defparam \LHEX4[0]~I .input_register_mode = "none";
defparam \LHEX4[0]~I .input_sync_reset = "none";
defparam \LHEX4[0]~I .oe_async_reset = "none";
defparam \LHEX4[0]~I .oe_power_up = "low";
defparam \LHEX4[0]~I .oe_register_mode = "none";
defparam \LHEX4[0]~I .oe_sync_reset = "none";
defparam \LHEX4[0]~I .operation_mode = "output";
defparam \LHEX4[0]~I .output_async_reset = "none";
defparam \LHEX4[0]~I .output_power_up = "low";
defparam \LHEX4[0]~I .output_register_mode = "none";
defparam \LHEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX4[1]~I (
	.datain(\LedROM|D7S0|D_out[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX4[1]));
// synopsys translate_off
defparam \LHEX4[1]~I .input_async_reset = "none";
defparam \LHEX4[1]~I .input_power_up = "low";
defparam \LHEX4[1]~I .input_register_mode = "none";
defparam \LHEX4[1]~I .input_sync_reset = "none";
defparam \LHEX4[1]~I .oe_async_reset = "none";
defparam \LHEX4[1]~I .oe_power_up = "low";
defparam \LHEX4[1]~I .oe_register_mode = "none";
defparam \LHEX4[1]~I .oe_sync_reset = "none";
defparam \LHEX4[1]~I .operation_mode = "output";
defparam \LHEX4[1]~I .output_async_reset = "none";
defparam \LHEX4[1]~I .output_power_up = "low";
defparam \LHEX4[1]~I .output_register_mode = "none";
defparam \LHEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX4[2]~I (
	.datain(\LedROM|D7S0|D_out[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX4[2]));
// synopsys translate_off
defparam \LHEX4[2]~I .input_async_reset = "none";
defparam \LHEX4[2]~I .input_power_up = "low";
defparam \LHEX4[2]~I .input_register_mode = "none";
defparam \LHEX4[2]~I .input_sync_reset = "none";
defparam \LHEX4[2]~I .oe_async_reset = "none";
defparam \LHEX4[2]~I .oe_power_up = "low";
defparam \LHEX4[2]~I .oe_register_mode = "none";
defparam \LHEX4[2]~I .oe_sync_reset = "none";
defparam \LHEX4[2]~I .operation_mode = "output";
defparam \LHEX4[2]~I .output_async_reset = "none";
defparam \LHEX4[2]~I .output_power_up = "low";
defparam \LHEX4[2]~I .output_register_mode = "none";
defparam \LHEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX4[3]~I (
	.datain(\LedROM|D7S0|D_out[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX4[3]));
// synopsys translate_off
defparam \LHEX4[3]~I .input_async_reset = "none";
defparam \LHEX4[3]~I .input_power_up = "low";
defparam \LHEX4[3]~I .input_register_mode = "none";
defparam \LHEX4[3]~I .input_sync_reset = "none";
defparam \LHEX4[3]~I .oe_async_reset = "none";
defparam \LHEX4[3]~I .oe_power_up = "low";
defparam \LHEX4[3]~I .oe_register_mode = "none";
defparam \LHEX4[3]~I .oe_sync_reset = "none";
defparam \LHEX4[3]~I .operation_mode = "output";
defparam \LHEX4[3]~I .output_async_reset = "none";
defparam \LHEX4[3]~I .output_power_up = "low";
defparam \LHEX4[3]~I .output_register_mode = "none";
defparam \LHEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX4[4]~I (
	.datain(\LedROM|D7S0|D_out[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX4[4]));
// synopsys translate_off
defparam \LHEX4[4]~I .input_async_reset = "none";
defparam \LHEX4[4]~I .input_power_up = "low";
defparam \LHEX4[4]~I .input_register_mode = "none";
defparam \LHEX4[4]~I .input_sync_reset = "none";
defparam \LHEX4[4]~I .oe_async_reset = "none";
defparam \LHEX4[4]~I .oe_power_up = "low";
defparam \LHEX4[4]~I .oe_register_mode = "none";
defparam \LHEX4[4]~I .oe_sync_reset = "none";
defparam \LHEX4[4]~I .operation_mode = "output";
defparam \LHEX4[4]~I .output_async_reset = "none";
defparam \LHEX4[4]~I .output_power_up = "low";
defparam \LHEX4[4]~I .output_register_mode = "none";
defparam \LHEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX4[5]~I (
	.datain(\LedROM|D7S0|D_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX4[5]));
// synopsys translate_off
defparam \LHEX4[5]~I .input_async_reset = "none";
defparam \LHEX4[5]~I .input_power_up = "low";
defparam \LHEX4[5]~I .input_register_mode = "none";
defparam \LHEX4[5]~I .input_sync_reset = "none";
defparam \LHEX4[5]~I .oe_async_reset = "none";
defparam \LHEX4[5]~I .oe_power_up = "low";
defparam \LHEX4[5]~I .oe_register_mode = "none";
defparam \LHEX4[5]~I .oe_sync_reset = "none";
defparam \LHEX4[5]~I .operation_mode = "output";
defparam \LHEX4[5]~I .output_async_reset = "none";
defparam \LHEX4[5]~I .output_power_up = "low";
defparam \LHEX4[5]~I .output_register_mode = "none";
defparam \LHEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX4[6]~I (
	.datain(\LedROM|D7S0|D_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX4[6]));
// synopsys translate_off
defparam \LHEX4[6]~I .input_async_reset = "none";
defparam \LHEX4[6]~I .input_power_up = "low";
defparam \LHEX4[6]~I .input_register_mode = "none";
defparam \LHEX4[6]~I .input_sync_reset = "none";
defparam \LHEX4[6]~I .oe_async_reset = "none";
defparam \LHEX4[6]~I .oe_power_up = "low";
defparam \LHEX4[6]~I .oe_register_mode = "none";
defparam \LHEX4[6]~I .oe_sync_reset = "none";
defparam \LHEX4[6]~I .operation_mode = "output";
defparam \LHEX4[6]~I .output_async_reset = "none";
defparam \LHEX4[6]~I .output_power_up = "low";
defparam \LHEX4[6]~I .output_register_mode = "none";
defparam \LHEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
