{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725639691631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725639691631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep  7 00:21:31 2024 " "Processing started: Sat Sep  7 00:21:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725639691631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725639691631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM_LCD_FPGA -c sramdisplay " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM_LCD_FPGA -c sramdisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725639691631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725639691871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725639691871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-synth " "Found design unit 1: seg7-synth" {  } { { "seg7.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/seg7.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725639698279 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/seg7.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725639698279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725639698279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memorycontroller-synth " "Found design unit 1: memorycontroller-synth" {  } { { "memcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/memcontroller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725639698280 ""} { "Info" "ISGN_ENTITY_NAME" "1 memorycontroller " "Found entity 1: memorycontroller" {  } { { "memcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/memcontroller.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725639698280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725639698280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_module-synth " "Found design unit 1: top_module-synth" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725639698281 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725639698281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725639698281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 userlogic-synth " "Found design unit 1: userlogic-synth" {  } { { "userlogic.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/userlogic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725639698282 ""} { "Info" "ISGN_ENTITY_NAME" "1 userlogic " "Found entity 1: userlogic" {  } { { "userlogic.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/userlogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725639698282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725639698282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcdcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcdcontrollerfast-controller " "Found design unit 1: lcdcontrollerfast-controller" {  } { { "lcdcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/lcdcontroller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725639698283 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcdcontrollerfast " "Found entity 1: lcdcontrollerfast" {  } { { "lcdcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/lcdcontroller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725639698283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725639698283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mod5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod5-synth " "Found design unit 1: mod5-synth" {  } { { "mod5.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/mod5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725639698284 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod5 " "Found entity 1: mod5" {  } { { "mod5.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/mod5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725639698284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725639698284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_module_lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub_module_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_module_lcd-synth " "Found design unit 1: sub_module_lcd-synth" {  } { { "sub_module_lcd.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_lcd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725639698285 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_module_lcd " "Found entity 1: sub_module_lcd" {  } { { "sub_module_lcd.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_lcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725639698285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725639698285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_module_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub_module_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_module_ram-synth " "Found design unit 1: sub_module_ram-synth" {  } { { "sub_module_ram.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_ram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725639698286 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_module_ram " "Found entity 1: sub_module_ram" {  } { { "sub_module_ram.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_ram.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725639698286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725639698286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userlogic_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userlogic_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 userlogic_ad_wr-synth " "Found design unit 1: userlogic_ad_wr-synth" {  } { { "userlogic_addr.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/userlogic_addr.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725639698288 ""} { "Info" "ISGN_ENTITY_NAME" "1 userlogic_ad_wr " "Found entity 1: userlogic_ad_wr" {  } { { "userlogic_addr.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/userlogic_addr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725639698288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725639698288 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725639698309 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_read_r top_module.vhd(64) " "Verilog HDL or VHDL warning at top_module.vhd(64): object \"data_read_r\" assigned a value but never read" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725639698309 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_read top_module.vhd(64) " "Verilog HDL or VHDL warning at top_module.vhd(64): object \"data_read\" assigned a value but never read" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725639698309 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready top_module.vhd(65) " "Verilog HDL or VHDL warning at top_module.vhd(65): object \"ready\" assigned a value but never read" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725639698309 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_module_lcd sub_module_lcd:A " "Elaborating entity \"sub_module_lcd\" for hierarchy \"sub_module_lcd:A\"" {  } { { "top_module.vhd" "A" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725639698310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod5 sub_module_lcd:A\|mod5:df1 " "Elaborating entity \"mod5\" for hierarchy \"sub_module_lcd:A\|mod5:df1\"" {  } { { "sub_module_lcd.vhd" "df1" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_lcd.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725639698321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userlogic_ad_wr sub_module_lcd:A\|userlogic_ad_wr:ul1 " "Elaborating entity \"userlogic_ad_wr\" for hierarchy \"sub_module_lcd:A\|userlogic_ad_wr:ul1\"" {  } { { "sub_module_lcd.vhd" "ul1" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_lcd.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725639698336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdcontrollerfast sub_module_lcd:A\|lcdcontrollerfast:lc1 " "Elaborating entity \"lcdcontrollerfast\" for hierarchy \"sub_module_lcd:A\|lcdcontrollerfast:lc1\"" {  } { { "sub_module_lcd.vhd" "lc1" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_lcd.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725639698337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_module_ram sub_module_ram:B " "Elaborating entity \"sub_module_ram\" for hierarchy \"sub_module_ram:B\"" {  } { { "top_module.vhd" "B" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725639698338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorycontroller sub_module_ram:B\|memorycontroller:ctl " "Elaborating entity \"memorycontroller\" for hierarchy \"sub_module_ram:B\|memorycontroller:ctl\"" {  } { { "sub_module_ram.vhd" "ctl" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_ram.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725639698339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 sub_module_ram:B\|seg7:dp11 " "Elaborating entity \"seg7\" for hierarchy \"sub_module_ram:B\|seg7:dp11\"" {  } { { "sub_module_ram.vhd" "dp11" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_ram.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725639698340 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[0\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[0\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1725639698854 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[1\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[1\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1725639698854 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[2\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[2\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1725639698854 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[3\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[3\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1725639698854 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[4\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[4\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1725639698854 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[5\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[5\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1725639698854 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[6\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[6\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1725639698854 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[7\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[7\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1725639698854 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1725639698854 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio_sram\[8\] GND pin " "The pin \"dio_sram\[8\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1725639698854 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio_sram\[9\] GND pin " "The pin \"dio_sram\[9\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1725639698854 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio_sram\[10\] GND pin " "The pin \"dio_sram\[10\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1725639698854 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio_sram\[11\] GND pin " "The pin \"dio_sram\[11\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1725639698854 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio_sram\[12\] GND pin " "The pin \"dio_sram\[12\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1725639698854 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio_sram\[13\] GND pin " "The pin \"dio_sram\[13\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1725639698854 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio_sram\[14\] GND pin " "The pin \"dio_sram\[14\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1725639698854 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio_sram\[15\] GND pin " "The pin \"dio_sram\[15\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1725639698854 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1725639698854 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "memcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/memcontroller.vhd" 28 -1 0 } } { "memcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/memcontroller.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1725639698856 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1725639698856 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[0\]~synth " "Node \"dio_lcd\[0\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725639698988 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[1\]~synth " "Node \"dio_lcd\[1\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725639698988 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[2\]~synth " "Node \"dio_lcd\[2\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725639698988 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[3\]~synth " "Node \"dio_lcd\[3\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725639698988 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[4\]~synth " "Node \"dio_lcd\[4\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725639698988 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[5\]~synth " "Node \"dio_lcd\[5\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725639698988 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[6\]~synth " "Node \"dio_lcd\[6\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725639698988 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[7\]~synth " "Node \"dio_lcd\[7\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725639698988 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725639698988 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[8\] GND " "Pin \"ad_sram\[8\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|ad_sram[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[9\] GND " "Pin \"ad_sram\[9\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|ad_sram[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[10\] GND " "Pin \"ad_sram\[10\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|ad_sram[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[11\] GND " "Pin \"ad_sram\[11\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|ad_sram[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[12\] GND " "Pin \"ad_sram\[12\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|ad_sram[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[13\] GND " "Pin \"ad_sram\[13\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|ad_sram[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[14\] GND " "Pin \"ad_sram\[14\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|ad_sram[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[15\] GND " "Pin \"ad_sram\[15\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|ad_sram[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[16\] GND " "Pin \"ad_sram\[16\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|ad_sram[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[17\] GND " "Pin \"ad_sram\[17\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|ad_sram[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[18\] GND " "Pin \"ad_sram\[18\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|ad_sram[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_sram\[19\] GND " "Pin \"ad_sram\[19\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|ad_sram[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ce_n_sram GND " "Pin \"ce_n_sram\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|ce_n_sram"} { "Warning" "WMLS_MLS_STUCK_PIN" "lb_n_sram GND " "Pin \"lb_n_sram\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|lb_n_sram"} { "Warning" "WMLS_MLS_STUCK_PIN" "ub_n_sram GND " "Pin \"ub_n_sram\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|ub_n_sram"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw_lcd GND " "Pin \"rw_lcd\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|rw_lcd"} { "Warning" "WMLS_MLS_STUCK_PIN" "pon_lcd VCC " "Pin \"pon_lcd\" is stuck at VCC" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|pon_lcd"} { "Warning" "WMLS_MLS_STUCK_PIN" "blon_lcd VCC " "Pin \"blon_lcd\" is stuck at VCC" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|blon_lcd"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[14\] GND " "Pin \"segoutR\[14\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|segoutR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[15\] GND " "Pin \"segoutR\[15\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|segoutR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[16\] GND " "Pin \"segoutR\[16\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|segoutR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[17\] GND " "Pin \"segoutR\[17\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|segoutR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[18\] GND " "Pin \"segoutR\[18\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|segoutR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[19\] GND " "Pin \"segoutR\[19\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|segoutR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[20\] VCC " "Pin \"segoutR\[20\]\" is stuck at VCC" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|segoutR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[21\] GND " "Pin \"segoutR\[21\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|segoutR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[22\] GND " "Pin \"segoutR\[22\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|segoutR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[23\] GND " "Pin \"segoutR\[23\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|segoutR[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[24\] GND " "Pin \"segoutR\[24\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|segoutR[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[25\] GND " "Pin \"segoutR\[25\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|segoutR[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[26\] GND " "Pin \"segoutR\[26\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|segoutR[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segoutR\[27\] VCC " "Pin \"segoutR\[27\]\" is stuck at VCC" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725639698988 "|top_module|segoutR[27]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725639698988 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725639699058 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sram1 19 " "Ignored 19 assignments for entity \"sram1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone IV E\\\}\" -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone IV E\\\}\" -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725639699511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone IV E\" -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone IV E\" -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725639699511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE STANDALONE -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_QSYS_MODE STANDALONE -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725639699511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725639699511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 23.1 -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 23.1 -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725639699511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725639699511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME sram1 HAS_SOPCINFO 1 GENERATION_ID 1724651355\" -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME sram1 HAS_SOPCINFO 1 GENERATION_ID 1724651355\" -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725639699511 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1725639699511 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725639699704 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725639699704 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tsw\[16\] " "No output dependent on input pin \"tsw\[16\]\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725639699746 "|top_module|tsw[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw\[1\] " "No output dependent on input pin \"psw\[1\]\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725639699746 "|top_module|psw[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1725639699746 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "611 " "Implemented 611 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725639699747 ""} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Implemented 86 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725639699747 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1725639699747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "478 " "Implemented 478 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725639699747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725639699747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725639699765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep  7 00:21:39 2024 " "Processing ended: Sat Sep  7 00:21:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725639699765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725639699765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725639699765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725639699765 ""}
