# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do cmsdk_apb_uart_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Verilog/common {D:/Verilog/common/REGISTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:45 on Dec 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/common" D:/Verilog/common/REGISTER.v 
# -- Compiling module REG
# -- Compiling module LatchN
# -- Compiling module LatchN_gate
# -- Compiling module SyncRegN
# -- Compiling module PipeRegS
# -- Compiling module PipeReg
# 
# Top level modules:
# 	REG
# 	LatchN
# 	LatchN_gate
# 	SyncRegN
# 	PipeRegS
# 	PipeReg
# End time: 17:23:45 on Dec 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart {D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:45 on Dec 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart" D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 17:23:45 on Dec 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart {D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:45 on Dec 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart" D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 17:23:45 on Dec 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart {D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:45 on Dec 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart" D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v 
# -- Compiling module uart_b_dp
# 
# Top level modules:
# 	uart_b_dp
# End time: 17:23:45 on Dec 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart {D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:46 on Dec 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart" D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v 
# -- Compiling module uart_b_cp
# 
# Top level modules:
# 	uart_b_cp
# End time: 17:23:46 on Dec 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart {D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:46 on Dec 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart" D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v 
# -- Compiling module tx_dp
# 
# Top level modules:
# 	tx_dp
# End time: 17:23:46 on Dec 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart {D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:46 on Dec 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart" D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v 
# -- Compiling module tx_cp
# 
# Top level modules:
# 	tx_cp
# End time: 17:23:46 on Dec 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart {D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:46 on Dec 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart" D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v 
# -- Compiling module rx_dp
# 
# Top level modules:
# 	rx_dp
# End time: 17:23:46 on Dec 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart {D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:46 on Dec 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart" D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v 
# -- Compiling module rx_cp
# 
# Top level modules:
# 	rx_cp
# End time: 17:23:46 on Dec 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart {D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:46 on Dec 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart" D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v 
# -- Compiling module cmsdk_apb_uart
# 
# Top level modules:
# 	cmsdk_apb_uart
# End time: 17:23:46 on Dec 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart {D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/baud_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:46 on Dec 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart" D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/baud_counter.v 
# -- Compiling module baud_counter
# 
# Top level modules:
# 	baud_counter
# End time: 17:23:46 on Dec 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart {D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tb_uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:46 on Dec 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart" D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tb_uart_tx.v 
# -- Compiling module tb_uart_tx
# 
# Top level modules:
# 	tb_uart_tx
# End time: 17:23:46 on Dec 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_uart_tx
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_uart_tx 
# Start time: 17:23:46 on Dec 01,2019
# Loading work.tb_uart_tx
# Loading work.cmsdk_apb_uart
# Loading work.uart_b_cp
# Loading work.uart_b_dp
# Loading work.uart_tx
# Loading work.tx_cp
# Loading work.tx_dp
# Loading work.baud_counter
# Loading work.PipeReg
# Loading work.uart_rx
# Loading work.rx_cp
# Loading work.rx_dp
# ** Error: (vsim-3033) D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tb_uart_tx.v(54): Instantiation of 'sg_uart_tx' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_uart_tx File: D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tb_uart_tx.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/simulation/modelsim/rtl_work
#             D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tb_uart_tx.v(68): Instantiation of 'cmsdk_clkreset' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_uart_tx File: D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tb_uart_tx.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/simulation/modelsim/rtl_work
#             D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./cmsdk_apb_uart_run_msim_rtl_verilog.do PAUSED at line 22
# End time: 17:30:09 on Dec 01,2019, Elapsed time: 0:06:23
# Errors: 2, Warnings: 0
