# CAD_VLSI_Design-EDA-

(您可以在這裡放上課程名稱或簡短描述，例如 "112-2 CAD for VLSI design")

[PA1. **Benchmark_Translator**](./PA1_Benchmark_Translator) - Implemented a program that reads ISCAS’85 netlist descriptions and converts them into the corresponding gate-level Verilog format.

[PA2. **Scheduling**](./PA2_Scheduling-main) - Implemented three key High-Level Synthesis (HLS) scheduling algorithms: ASAP (As-Soon-As-Possible), ALAP (As-Late-As-Possible), and Force-Directed Scheduling (FDS). This program reads a Data-Flow Graph (DFG) and determines the optimal start time for each operation to balance and optimize hardware resources under a given latency constraint.

[PA3. **Partition**](./PA3_partition) - Implemented the Simulated Annealing (SA) algorithm to solve the two-way min-cut partitioning problem.

[PA4. **Hardware Trojan Detection**](./PA4_Hardware_Trojan_Detection) - (在這裡填入 PA4 的描述)

[Final Project. **(您的最終專案標題)**](https://youtu.be/Fec11u-RkQ0) - (在這裡填入 Final Project 的描述)
