# CS2610 - Computer Organization and Architecture Lab
**Team:** Ravi, Vineeth, Goutam

## Cache Simulator

[Detailed problem statement](https://github.com/Vineeth-Kada/Computer-Organization-and-Architecture/blob/main/Cache%20Simulator/Problem%20Statement.pdf)
* Implements cache based on random, LRU, or pseudo LRU replacement policy
* Allows user to customize cache size, block size, and associativity
* Given memory trace, finds counts on number of accesses, misses and evictions
    
## Pipelined Processor
