verilog xil_defaultlib --include "../../../../emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ec67/hdl" --include "../../../../emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/cac7/hdl" --include "../../../../emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_zynq_ultra_ps_e_0_0" --include "../../../../emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/c923" \
"../../../bd/cpu_block/ip/cpu_block_axi_chip2chip_0_0/sim/cpu_block_axi_chip2chip_0_0.v" \
"../../../bd/cpu_block/ip/cpu_block_zynq_ultra_ps_e_0_0/sim/cpu_block_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_0/sim/cpu_block_aurora_64b66b_0_1_gt_gthe4_channel_wrapper.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_0/sim/cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_0/sim/cpu_block_aurora_64b66b_0_1_gt_gtwizard_top.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_0/sim/cpu_block_aurora_64b66b_0_1_gt.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_1/sim/cpu_block_aurora_64b66b_0_1_fifo_gen_master.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_aurora_lane.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_support.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_support_reset_logic.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_ultrascale_tx_userclk.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_clock_module.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_multi_wrapper.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_standard_cc_module.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_reset_logic.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1_core.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_axi_to_ll.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_block_sync_sm.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_common_reset_cbcc.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_common_logic_cbcc.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cbcc_gtx_6466.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_channel_err_detect.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_channel_init_sm.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_ch_bond_code_gen.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_64b66b_descrambler.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_err_detect.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_global_logic.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_polarity_check.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_wrapper.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_lane_init_sm.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_ll_to_axi.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_rx_stream_datapath.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_rx_stream.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_width_conversion.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_64b66b_scrambler.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_sym_dec.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_sym_gen.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_tx_stream_control_sm.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_tx_stream_datapath.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_tx_stream.v" \
"../../../bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1.v" \
"../../../bd/cpu_block/ip/cpu_block_clk_wiz_0_0/cpu_block_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/cpu_block/ip/cpu_block_clk_wiz_0_0/cpu_block_clk_wiz_0_0.v" \
"../../../bd/cpu_block/ip/cpu_block_util_vector_logic_0_0/sim/cpu_block_util_vector_logic_0_0.v" \
"../../../bd/cpu_block/ip/cpu_block_blk_mem_gen_0_0/sim/cpu_block_blk_mem_gen_0_0.v" \
"../../../bd/cpu_block/ip/cpu_block_gpio_split_0_0/sim/cpu_block_gpio_split_0_0.v" \
"../../../bd/cpu_block/ip/cpu_block_xlconstant_0_0/sim/cpu_block_xlconstant_0_0.v" \
"../../../bd/cpu_block/ip/cpu_block_dsync_0_0/sim/cpu_block_dsync_0_0.v" \
"../../../bd/cpu_block/ip/cpu_block_xlconstant_1_0/sim/cpu_block_xlconstant_1_0.v" \
"../../../bd/cpu_block/ip/cpu_block_xbar_0/sim/cpu_block_xbar_0.v" \
"../../../bd/cpu_block/ip/cpu_block_auto_us_0/sim/cpu_block_auto_us_0.v" \
"../../../bd/cpu_block/ip/cpu_block_auto_ds_0/sim/cpu_block_auto_ds_0.v" \
"../../../bd/cpu_block/ip/cpu_block_auto_ds_1/sim/cpu_block_auto_ds_1.v" \
"../../../bd/cpu_block/sim/cpu_block.v" \

verilog xil_defaultlib "glbl.v"

nosort
