#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Wed Jan 21 10:02:59 2026
# Process ID         : 73229
# Current directory  : /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1
# Command line       : vivado -log hdmi_phy_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source hdmi_phy_wrapper.tcl -notrace
# Log file           : /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1/hdmi_phy_wrapper.vdi
# Journal file       : /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1/vivado.jou
# Running On         : dan-alencar
# Platform           : Linuxmint
# Operating System   : Linux Mint 22.2
# Processor Detail   : Intel(R) Core(TM) 5 210H
# CPU Frequency      : 1058.482 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 24783 MB
# Swap memory        : 2147 MB
# Total Virtual      : 26931 MB
# Available Virtual  : 20269 MB
#-----------------------------------------------------------
source hdmi_phy_wrapper.tcl -notrace
Command: link_design -top hdmi_phy_wrapper -part xcau15p-ffvb676-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcau15p-ffvb676-2-e
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_0.dcp' for cell 'phy_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2023.574 ; gain = 0.000 ; free physical = 11875 ; free virtual = 18492
INFO: [Netlist 29-17] Analyzing 319 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/ip_0/synth/vid_phy_controller_0_gtwrapper.xdc] for cell 'phy_inst/inst/gt_wrapper_inst/inst'
set_case_analysis: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2131.523 ; gain = 30.953 ; free physical = 11651 ; free virtual = 18276
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/ip_0/synth/vid_phy_controller_0_gtwrapper.xdc] for cell 'phy_inst/inst/gt_wrapper_inst/inst'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_xdc.xdc] for cell 'phy_inst/inst'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_xdc.xdc] for cell 'phy_inst/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_0'. The XDC file /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_0'. The XDC file /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc will not be read for any cell of this module.
Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_0_clocks.xdc] for cell 'phy_inst/inst'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_0_clocks.xdc] for cell 'phy_inst/inst'
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_gtwiz_reset_sync_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_txpllclksel_in_drp0_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_rxpllclksel_in_drp4_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_txpllclksel_in_drp5_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_rxpllclksel_in_drp5_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_txpllclksel_in_drp6_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_rxpllclksel_in_drp6_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_txpllclksel_in_drp7_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_rxpllclksel_in_drp7_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_rxpllclksel_in_drp0_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_txpllclksel_in_drp1_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_rxpllclksel_in_drp1_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_txpllclksel_in_drp2_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_rxpllclksel_in_drp2_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_txpllclksel_in_drp3_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_rxpllclksel_in_drp3_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: phy_inst/inst/xpm_array_single_txpllclksel_in_drp4_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/dan-alencar/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-1714] 117 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.168 ; gain = 0.000 ; free physical = 11397 ; free virtual = 18023
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances

10 Infos, 17 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2667.203 ; gain = 1043.512 ; free physical = 11397 ; free virtual = 18023
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau15p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2725.941 ; gain = 58.738 ; free physical = 11341 ; free virtual = 17966

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'phy_inst/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-277] The instance 'phy_inst/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL0REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'phy_inst/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL1REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
Ending Cache Timing Information Task | Checksum: 281ce58bf

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2725.941 ; gain = 0.000 ; free physical = 11339 ; free virtual = 17965

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 281ce58bf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3036.754 ; gain = 0.000 ; free physical = 11089 ; free virtual = 17706

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 281ce58bf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3036.754 ; gain = 0.000 ; free physical = 11089 ; free virtual = 17706
Phase 1 Initialization | Checksum: 281ce58bf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3036.754 ; gain = 0.000 ; free physical = 11089 ; free virtual = 17706

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Detect if minReqCache needed
Phase 2.1 Detect if minReqCache needed | Checksum: 281ce58bf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3039.723 ; gain = 2.969 ; free physical = 11085 ; free virtual = 17702

Phase 2.2 Timer Update
Phase 2.2 Timer Update | Checksum: 281ce58bf

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3039.723 ; gain = 2.969 ; free physical = 11084 ; free virtual = 17701

Phase 2.3 Timing Data Collection
Phase 2.3 Timing Data Collection | Checksum: 281ce58bf

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3039.723 ; gain = 2.969 ; free physical = 11084 ; free virtual = 17701
Phase 2 Timer Update And Timing Data Collection | Checksum: 281ce58bf

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3039.723 ; gain = 2.969 ; free physical = 11084 ; free virtual = 17701

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 26 inverter(s) to 1754 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d3e7153d

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3039.723 ; gain = 2.969 ; free physical = 11082 ; free virtual = 17699
Retarget | Checksum: 1d3e7153d
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 45 cells
INFO: [Opt 31-1021] In phase Retarget, 133 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
Phase 4 Constant propagation | Checksum: 239703db1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3039.723 ; gain = 2.969 ; free physical = 11083 ; free virtual = 17700
Constant propagation | Checksum: 239703db1
INFO: [Opt 31-389] Phase Constant propagation created 79 cells and removed 3498 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3039.723 ; gain = 0.000 ; free physical = 11081 ; free virtual = 17698
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3039.723 ; gain = 0.000 ; free physical = 11081 ; free virtual = 17698
INFO: [Opt 31-120] Instance phy_inst/inst/clock_detector_inst (vid_phy_controller_0_clkdet) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 5 Sweep | Checksum: 2069dcf49

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3039.723 ; gain = 2.969 ; free physical = 11081 ; free virtual = 17698
Sweep | Checksum: 2069dcf49
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1634 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 6 BUFG optimization | Checksum: 1e572d92d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3071.738 ; gain = 34.984 ; free physical = 11081 ; free virtual = 17698
BUFG optimization | Checksum: 1e572d92d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1e572d92d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3071.738 ; gain = 34.984 ; free physical = 11081 ; free virtual = 17698
Shift Register Optimization | Checksum: 1e572d92d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2639e6e79

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3071.738 ; gain = 34.984 ; free physical = 11081 ; free virtual = 17698
Post Processing Netlist | Checksum: 2639e6e79
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 220f12a7e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3071.738 ; gain = 34.984 ; free physical = 11081 ; free virtual = 17698

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3071.738 ; gain = 0.000 ; free physical = 11081 ; free virtual = 17698
Phase 9.2 Verifying Netlist Connectivity | Checksum: 220f12a7e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3071.738 ; gain = 34.984 ; free physical = 11081 ; free virtual = 17698
Phase 9 Finalization | Checksum: 220f12a7e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3071.738 ; gain = 34.984 ; free physical = 11081 ; free virtual = 17698
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |              45  |                                            133  |
|  Constant propagation         |              79  |            3498  |                                              1  |
|  Sweep                        |               0  |            1634  |                                              1  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 220f12a7e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3071.738 ; gain = 34.984 ; free physical = 11081 ; free virtual = 17698

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 220f12a7e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3071.738 ; gain = 0.000 ; free physical = 11081 ; free virtual = 17698

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 220f12a7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3071.738 ; gain = 0.000 ; free physical = 11081 ; free virtual = 17698
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3071.738 ; gain = 0.000 ; free physical = 11081 ; free virtual = 17698
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 20 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file hdmi_phy_wrapper_drc_opted.rpt -pb hdmi_phy_wrapper_drc_opted.pb -rpx hdmi_phy_wrapper_drc_opted.rpx
Command: report_drc -file hdmi_phy_wrapper_drc_opted.rpt -pb hdmi_phy_wrapper_drc_opted.pb -rpx hdmi_phy_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1/hdmi_phy_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3071.738 ; gain = 0.000 ; free physical = 11054 ; free virtual = 17672
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3071.738 ; gain = 0.000 ; free physical = 11054 ; free virtual = 17672
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3071.738 ; gain = 0.000 ; free physical = 11053 ; free virtual = 17671
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3071.738 ; gain = 0.000 ; free physical = 11053 ; free virtual = 17671
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3071.738 ; gain = 0.000 ; free physical = 11053 ; free virtual = 17671
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3071.738 ; gain = 0.000 ; free physical = 11053 ; free virtual = 17672
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3071.738 ; gain = 0.000 ; free physical = 11053 ; free virtual = 17672
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1/hdmi_phy_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau15p'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3071.738 ; gain = 0.000 ; free physical = 11044 ; free virtual = 17662
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18fe756a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3071.738 ; gain = 0.000 ; free physical = 11044 ; free virtual = 17662
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3071.738 ; gain = 0.000 ; free physical = 11044 ; free virtual = 17662

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 22a15a5b9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.676 ; gain = 535.938 ; free physical = 10641 ; free virtual = 17251

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2f0e2db89

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3646.719 ; gain = 574.980 ; free physical = 10644 ; free virtual = 17254

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2f0e2db89

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3646.719 ; gain = 574.980 ; free physical = 10644 ; free virtual = 17254
Phase 1 Placer Initialization | Checksum: 2f0e2db89

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3646.719 ; gain = 574.980 ; free physical = 10644 ; free virtual = 17254

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 30c4ea3a3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3646.719 ; gain = 574.980 ; free physical = 10718 ; free virtual = 17327

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 312650580

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3646.719 ; gain = 574.980 ; free physical = 10717 ; free virtual = 17327

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 312650580

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3723.703 ; gain = 651.965 ; free physical = 10449 ; free virtual = 17059

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2423c7ea1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3755.719 ; gain = 683.980 ; free physical = 10430 ; free virtual = 17040

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2423c7ea1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3755.719 ; gain = 683.980 ; free physical = 10430 ; free virtual = 17040
Phase 2.1.1 Partition Driven Placement | Checksum: 2423c7ea1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3755.719 ; gain = 683.980 ; free physical = 10430 ; free virtual = 17040
Phase 2.1 Floorplanning | Checksum: 296ec947a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3755.719 ; gain = 683.980 ; free physical = 10430 ; free virtual = 17040

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 296ec947a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3755.719 ; gain = 683.980 ; free physical = 10430 ; free virtual = 17040

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 296ec947a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3755.719 ; gain = 683.980 ; free physical = 10430 ; free virtual = 17040

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2327f37e8

Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 3773.719 ; gain = 701.980 ; free physical = 10429 ; free virtual = 17039

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 30f82d076

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 3781.719 ; gain = 709.980 ; free physical = 10428 ; free virtual = 17038

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 75 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 27 nets or LUTs. Breaked 0 LUT, combined 27 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-670] No setup violation found.  Equivalent Driver Rewiring was not performed.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3781.719 ; gain = 0.000 ; free physical = 10428 ; free virtual = 17038

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             27  |                    27  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             27  |                    27  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 39b402cab

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 3781.719 ; gain = 709.980 ; free physical = 10428 ; free virtual = 17038
Phase 2.5 Global Place Phase2 | Checksum: 33abce91a

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 3781.719 ; gain = 709.980 ; free physical = 10425 ; free virtual = 17035
Phase 2 Global Placement | Checksum: 33abce91a

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 3781.719 ; gain = 709.980 ; free physical = 10425 ; free virtual = 17035

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 30e488838

Time (s): cpu = 00:01:02 ; elapsed = 00:00:22 . Memory (MB): peak = 3781.719 ; gain = 709.980 ; free physical = 10351 ; free virtual = 16978

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 328614e7f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:22 . Memory (MB): peak = 3781.719 ; gain = 709.980 ; free physical = 10358 ; free virtual = 16985

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 29eff0057

Time (s): cpu = 00:01:11 ; elapsed = 00:00:24 . Memory (MB): peak = 3781.719 ; gain = 709.980 ; free physical = 10359 ; free virtual = 16986

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 2bb6349a6

Time (s): cpu = 00:01:12 ; elapsed = 00:00:24 . Memory (MB): peak = 3781.719 ; gain = 709.980 ; free physical = 10359 ; free virtual = 16986
Phase 3.3.2 Slice Area Swap | Checksum: 2bb6349a6

Time (s): cpu = 00:01:12 ; elapsed = 00:00:24 . Memory (MB): peak = 3781.719 ; gain = 709.980 ; free physical = 10359 ; free virtual = 16986
Phase 3.3 Small Shape DP | Checksum: 3424b7cfd

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3781.719 ; gain = 709.980 ; free physical = 10361 ; free virtual = 16988

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 27692dc97

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3781.719 ; gain = 709.980 ; free physical = 10361 ; free virtual = 16988

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 3092945c5

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3781.719 ; gain = 709.980 ; free physical = 10361 ; free virtual = 16988
Phase 3 Detail Placement | Checksum: 3092945c5

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3781.719 ; gain = 709.980 ; free physical = 10361 ; free virtual = 16988

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24c7ca31f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.636 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c21183ed

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3781.719 ; gain = 0.000 ; free physical = 10366 ; free virtual = 16993
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 210850f42

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3781.719 ; gain = 0.000 ; free physical = 10366 ; free virtual = 16993
Phase 4.1.1.1 BUFG Insertion | Checksum: 24c7ca31f

Time (s): cpu = 00:01:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3781.719 ; gain = 709.980 ; free physical = 10366 ; free virtual = 16993

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.636. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 25e6425cd

Time (s): cpu = 00:01:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3781.719 ; gain = 709.980 ; free physical = 10366 ; free virtual = 16993

Time (s): cpu = 00:01:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3781.719 ; gain = 709.980 ; free physical = 10366 ; free virtual = 16993
Phase 4.1 Post Commit Optimization | Checksum: 25e6425cd

Time (s): cpu = 00:01:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3781.719 ; gain = 709.980 ; free physical = 10366 ; free virtual = 16993
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10331 ; free virtual = 16950

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ba690f79

Time (s): cpu = 00:01:33 ; elapsed = 00:00:31 . Memory (MB): peak = 3810.703 ; gain = 738.965 ; free physical = 10331 ; free virtual = 16950

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ba690f79

Time (s): cpu = 00:01:33 ; elapsed = 00:00:31 . Memory (MB): peak = 3810.703 ; gain = 738.965 ; free physical = 10331 ; free virtual = 16950
Phase 4.3 Placer Reporting | Checksum: 1ba690f79

Time (s): cpu = 00:01:33 ; elapsed = 00:00:31 . Memory (MB): peak = 3810.703 ; gain = 738.965 ; free physical = 10332 ; free virtual = 16951

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10332 ; free virtual = 16951

Time (s): cpu = 00:01:33 ; elapsed = 00:00:31 . Memory (MB): peak = 3810.703 ; gain = 738.965 ; free physical = 10332 ; free virtual = 16951
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d9200c9f

Time (s): cpu = 00:01:33 ; elapsed = 00:00:31 . Memory (MB): peak = 3810.703 ; gain = 738.965 ; free physical = 10332 ; free virtual = 16951
Ending Placer Task | Checksum: fa37223e

Time (s): cpu = 00:01:33 ; elapsed = 00:00:31 . Memory (MB): peak = 3810.703 ; gain = 738.965 ; free physical = 10332 ; free virtual = 16951
76 Infos, 20 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:37 ; elapsed = 00:00:32 . Memory (MB): peak = 3810.703 ; gain = 738.965 ; free physical = 10332 ; free virtual = 16951
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file hdmi_phy_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10324 ; free virtual = 16943
INFO: [Vivado 12-24828] Executing command : report_utilization -file hdmi_phy_wrapper_utilization_placed.rpt -pb hdmi_phy_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file hdmi_phy_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10334 ; free virtual = 16953
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10331 ; free virtual = 16952
Wrote PlaceDB: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10327 ; free virtual = 16954
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10327 ; free virtual = 16954
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10327 ; free virtual = 16954
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10327 ; free virtual = 16955
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10327 ; free virtual = 16956
Write Physdb Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10327 ; free virtual = 16956
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1/hdmi_phy_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau15p'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10325 ; free virtual = 16946
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 3.638 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 20 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10325 ; free virtual = 16950
Wrote PlaceDB: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10325 ; free virtual = 16954
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10325 ; free virtual = 16954
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10325 ; free virtual = 16954
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10325 ; free virtual = 16955
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10325 ; free virtual = 16955
Write Physdb Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10325 ; free virtual = 16956
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1/hdmi_phy_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau15p'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1fc4d2b1 ConstDB: 0 ShapeSum: 82bd458a RouteDB: 57b50a03
Nodegraph reading from file.  Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10332 ; free virtual = 16955
Post Restoration Checksum: NetGraph: fecbcb28 | NumContArr: 53efa419 | Constraints: 5276b111 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 267db1aef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10329 ; free virtual = 16953

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 267db1aef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10329 ; free virtual = 16953

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 267db1aef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10329 ; free virtual = 16953

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 26324598c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10331 ; free virtual = 16955

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17c5c1d77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10331 ; free virtual = 16955
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.724  | TNS=0.000  | WHS=-0.498 | THS=-30.354|


Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: e341e94e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10331 ; free virtual = 16954

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00149327 %
  Global Horizontal Routing Utilization  = 0.00300625 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5723
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5236
  Number of Partially Routed Nets     = 487
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d023393a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10332 ; free virtual = 16955

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1d023393a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10332 ; free virtual = 16955

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 3046a68ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10334 ; free virtual = 16957
Phase 4 Initial Routing | Checksum: 2f8d0a7fb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10325 ; free virtual = 16957

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 669
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.319  | TNS=0.000  | WHS=-0.011 | THS=-0.011 |

Phase 5.1 Global Iteration 0 | Checksum: 183ccfdcc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10313 ; free virtual = 16947

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.319  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1aa2cc862

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10310 ; free virtual = 16944
Phase 5 Rip-up And Reroute | Checksum: 1aa2cc862

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10310 ; free virtual = 16944

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1cbfc4ae7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10310 ; free virtual = 16944

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1cbfc4ae7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10310 ; free virtual = 16944
Phase 6 Delay and Skew Optimization | Checksum: 1cbfc4ae7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10310 ; free virtual = 16944

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.319  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 132774d22

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10309 ; free virtual = 16943
Phase 7 Post Hold Fix | Checksum: 132774d22

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10309 ; free virtual = 16943

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.460292 %
  Global Horizontal Routing Utilization  = 0.671296 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 132774d22

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10307 ; free virtual = 16941

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 132774d22

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10307 ; free virtual = 16941

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 132774d22

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10303 ; free virtual = 16938

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 132774d22

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10303 ; free virtual = 16938

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 132774d22

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10303 ; free virtual = 16938

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.319  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 132774d22

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10303 ; free virtual = 16938
Total Elapsed time in route_design: 6.62 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 14ee56f10

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10303 ; free virtual = 16938
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14ee56f10

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10303 ; free virtual = 16938

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 20 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3810.703 ; gain = 0.000 ; free physical = 10303 ; free virtual = 16938
INFO: [Vivado 12-24828] Executing command : report_drc -file hdmi_phy_wrapper_drc_routed.rpt -pb hdmi_phy_wrapper_drc_routed.pb -rpx hdmi_phy_wrapper_drc_routed.rpx
Command: report_drc -file hdmi_phy_wrapper_drc_routed.rpt -pb hdmi_phy_wrapper_drc_routed.pb -rpx hdmi_phy_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1/hdmi_phy_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file hdmi_phy_wrapper_methodology_drc_routed.rpt -pb hdmi_phy_wrapper_methodology_drc_routed.pb -rpx hdmi_phy_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file hdmi_phy_wrapper_methodology_drc_routed.rpt -pb hdmi_phy_wrapper_methodology_drc_routed.pb -rpx hdmi_phy_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1/hdmi_phy_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file hdmi_phy_wrapper_timing_summary_routed.rpt -pb hdmi_phy_wrapper_timing_summary_routed.pb -rpx hdmi_phy_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file hdmi_phy_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file hdmi_phy_wrapper_route_status.rpt -pb hdmi_phy_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file hdmi_phy_wrapper_bus_skew_routed.rpt -pb hdmi_phy_wrapper_bus_skew_routed.pb -rpx hdmi_phy_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file hdmi_phy_wrapper_power_routed.rpt -pb hdmi_phy_wrapper_power_summary_routed.pb -rpx hdmi_phy_wrapper_power_routed.rpx
Command: report_power -file hdmi_phy_wrapper_power_routed.rpt -pb hdmi_phy_wrapper_power_summary_routed.pb -rpx hdmi_phy_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
119 Infos, 20 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file hdmi_phy_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3850.723 ; gain = 40.020 ; free physical = 9684 ; free virtual = 16350
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3850.723 ; gain = 0.000 ; free physical = 9663 ; free virtual = 16332
Wrote PlaceDB: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3850.723 ; gain = 0.000 ; free physical = 9641 ; free virtual = 16315
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3850.723 ; gain = 0.000 ; free physical = 9641 ; free virtual = 16315
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3850.723 ; gain = 0.000 ; free physical = 9641 ; free virtual = 16316
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3850.723 ; gain = 0.000 ; free physical = 9641 ; free virtual = 16316
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3850.723 ; gain = 0.000 ; free physical = 9641 ; free virtual = 16317
Write Physdb Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3850.723 ; gain = 0.000 ; free physical = 9641 ; free virtual = 16317
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/impl_1/hdmi_phy_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Jan 21 10:04:08 2026...
