{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 10:52:10 2023 " "Info: Processing started: Tue Nov 28 10:52:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AdderSubtractor -c AdderSubtractor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AdderSubtractor -c AdderSubtractor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[0\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[0\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[0\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[0\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[1\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[1\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[1\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[1\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[40\]~latch " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[40\]~latch\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[2\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[2\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[2\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[2\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[40\]~latch " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[40\]~latch\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[3\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[3\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[3\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[3\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[4\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[4\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[4\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[4\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[5\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[5\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[5\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[5\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[6\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[6\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[6\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[6\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[7\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[7\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[7\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[7\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[8\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[8\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[8\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[8\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[9\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[9\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[9\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[9\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[10\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[10\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[10\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[10\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[11\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[11\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[11\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[11\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[12\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[12\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[12\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[12\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[13\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[13\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[13\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[13\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[14\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[14\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[14\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[14\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[15\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[15\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[15\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[15\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[16\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[16\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[16\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[16\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[17\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[17\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[17\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[17\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[18\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[18\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[18\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[18\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[19\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[19\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[19\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[19\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[20\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[20\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[20\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[20\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[21\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[21\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[21\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[21\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[22\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[22\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[22\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[22\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[23\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[23\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[23\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[23\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[24\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[24\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[24\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[24\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[25\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[25\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[25\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[25\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[26\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[26\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[26\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[26\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[27\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[27\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[27\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[27\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[28\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[28\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[28\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[28\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[29\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[29\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[29\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[29\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[30\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[30\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[30\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[30\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[31\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[31\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[31\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[31\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[32\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[32\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[32\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[32\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[33\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[33\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[33\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[33\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[34\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[34\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[34\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[34\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[35\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[35\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[35\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[35\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[36\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[36\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[36\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[36\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[37\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[37\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[37\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[37\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[38\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[38\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[38\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[38\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|Q\[39\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|Q\[39\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:FSM_AdderSubtractor\|P\[39\] " "Warning: Node \"FSM:FSM_AdderSubtractor\|P\[39\]\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "M\[2\] " "Info: Assuming node \"M\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "M\[0\] " "Info: Assuming node \"M\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "M\[1\] " "Info: Assuming node \"M\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "FSM:FSM_AdderSubtractor\|AdderSubtractor~1 " "Info: Detected gated clock \"FSM:FSM_AdderSubtractor\|AdderSubtractor~1\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM:FSM_AdderSubtractor\|AdderSubtractor~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register adderFSM:AdderFSMBlok\|count\[0\] register adderFSM:AdderFSMBlok\|RegisterSerial:RegS\|Q\[34\] 274.88 MHz 3.638 ns Internal " "Info: Clock \"clk\" has Internal fmax of 274.88 MHz between source register \"adderFSM:AdderFSMBlok\|count\[0\]\" and destination register \"adderFSM:AdderFSMBlok\|RegisterSerial:RegS\|Q\[34\]\" (period= 3.638 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.398 ns + Longest register register " "Info: + Longest register to register delay is 3.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adderFSM:AdderFSMBlok\|count\[0\] 1 REG LCFF_X9_Y21_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y21_N1; Fanout = 3; REG Node = 'adderFSM:AdderFSMBlok\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { adderFSM:AdderFSMBlok|count[0] } "NODE_NAME" } } { "adderfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/adderfsm.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(0.455 ns) 1.067 ns adderFSM:AdderFSMBlok\|Equal0~2 2 COMB LCCOMB_X9_Y21_N24 6 " "Info: 2: + IC(0.612 ns) + CELL(0.455 ns) = 1.067 ns; Loc. = LCCOMB_X9_Y21_N24; Fanout = 6; COMB Node = 'adderFSM:AdderFSMBlok\|Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { adderFSM:AdderFSMBlok|count[0] adderFSM:AdderFSMBlok|Equal0~2 } "NODE_NAME" } } { "adderfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/adderfsm.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.322 ns) 1.708 ns adderFSM:AdderFSMBlok\|Equal0~4 3 COMB LCCOMB_X9_Y21_N22 41 " "Info: 3: + IC(0.319 ns) + CELL(0.322 ns) = 1.708 ns; Loc. = LCCOMB_X9_Y21_N22; Fanout = 41; COMB Node = 'adderFSM:AdderFSMBlok\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { adderFSM:AdderFSMBlok|Equal0~2 adderFSM:AdderFSMBlok|Equal0~4 } "NODE_NAME" } } { "adderfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/adderfsm.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.758 ns) 3.398 ns adderFSM:AdderFSMBlok\|RegisterSerial:RegS\|Q\[34\] 4 REG LCFF_X8_Y19_N25 3 " "Info: 4: + IC(0.932 ns) + CELL(0.758 ns) = 3.398 ns; Loc. = LCFF_X8_Y19_N25; Fanout = 3; REG Node = 'adderFSM:AdderFSMBlok\|RegisterSerial:RegS\|Q\[34\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { adderFSM:AdderFSMBlok|Equal0~4 adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[34] } "NODE_NAME" } } { "registerserial.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/registerserial.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 45.17 % ) " "Info: Total cell delay = 1.535 ns ( 45.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.863 ns ( 54.83 % ) " "Info: Total interconnect delay = 1.863 ns ( 54.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.398 ns" { adderFSM:AdderFSMBlok|count[0] adderFSM:AdderFSMBlok|Equal0~2 adderFSM:AdderFSMBlok|Equal0~4 adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[34] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.398 ns" { adderFSM:AdderFSMBlok|count[0] {} adderFSM:AdderFSMBlok|Equal0~2 {} adderFSM:AdderFSMBlok|Equal0~4 {} adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[34] {} } { 0.000ns 0.612ns 0.319ns 0.932ns } { 0.000ns 0.455ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.851 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 311 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns adderFSM:AdderFSMBlok\|RegisterSerial:RegS\|Q\[34\] 3 REG LCFF_X8_Y19_N25 3 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X8_Y19_N25; Fanout = 3; REG Node = 'adderFSM:AdderFSMBlok\|RegisterSerial:RegS\|Q\[34\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clk~clkctrl adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[34] } "NODE_NAME" } } { "registerserial.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/registerserial.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[34] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[34] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.852 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 311 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.852 ns adderFSM:AdderFSMBlok\|count\[0\] 3 REG LCFF_X9_Y21_N1 3 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.852 ns; Loc. = LCFF_X9_Y21_N1; Fanout = 3; REG Node = 'adderFSM:AdderFSMBlok\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clk~clkctrl adderFSM:AdderFSMBlok|count[0] } "NODE_NAME" } } { "adderfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/adderfsm.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.08 % ) " "Info: Total cell delay = 1.628 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.224 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.224 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl adderFSM:AdderFSMBlok|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} adderFSM:AdderFSMBlok|count[0] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[34] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[34] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl adderFSM:AdderFSMBlok|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} adderFSM:AdderFSMBlok|count[0] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "adderfsm.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/adderfsm.vhd" 121 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "registerserial.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/registerserial.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.398 ns" { adderFSM:AdderFSMBlok|count[0] adderFSM:AdderFSMBlok|Equal0~2 adderFSM:AdderFSMBlok|Equal0~4 adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[34] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.398 ns" { adderFSM:AdderFSMBlok|count[0] {} adderFSM:AdderFSMBlok|Equal0~2 {} adderFSM:AdderFSMBlok|Equal0~4 {} adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[34] {} } { 0.000ns 0.612ns 0.319ns 0.932ns } { 0.000ns 0.455ns 0.322ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[34] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[34] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl adderFSM:AdderFSMBlok|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} adderFSM:AdderFSMBlok|count[0] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FSM:FSM_AdderSubtractor\|mux21:OUTQ\|f\[40\] Q_in\[40\] clk 6.744 ns register " "Info: tsu for register \"FSM:FSM_AdderSubtractor\|mux21:OUTQ\|f\[40\]\" (data pin = \"Q_in\[40\]\", clock pin = \"clk\") is 6.744 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.646 ns + Longest pin register " "Info: + Longest pin to register delay is 9.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns Q_in\[40\] 1 PIN PIN_M5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M5; Fanout = 2; PIN Node = 'Q_in\[40\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[40] } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.069 ns) + CELL(0.545 ns) 7.448 ns FSM:FSM_AdderSubtractor\|Q\[40\]~head_lut 2 COMB LCCOMB_X1_Y19_N6 4 " "Info: 2: + IC(6.069 ns) + CELL(0.545 ns) = 7.448 ns; Loc. = LCCOMB_X1_Y19_N6; Fanout = 4; COMB Node = 'FSM:FSM_AdderSubtractor\|Q\[40\]~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.614 ns" { Q_in[40] FSM:FSM_AdderSubtractor|Q[40]~head_lut } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.322 ns) 9.550 ns FSM:FSM_AdderSubtractor\|mux21:OUTQ\|f~40 3 COMB LCCOMB_X14_Y23_N18 1 " "Info: 3: + IC(1.780 ns) + CELL(0.322 ns) = 9.550 ns; Loc. = LCCOMB_X14_Y23_N18; Fanout = 1; COMB Node = 'FSM:FSM_AdderSubtractor\|mux21:OUTQ\|f~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { FSM:FSM_AdderSubtractor|Q[40]~head_lut FSM:FSM_AdderSubtractor|mux21:OUTQ|f~40 } "NODE_NAME" } } { "mux21.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.646 ns FSM:FSM_AdderSubtractor\|mux21:OUTQ\|f\[40\] 4 REG LCFF_X14_Y23_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 9.646 ns; Loc. = LCFF_X14_Y23_N19; Fanout = 1; REG Node = 'FSM:FSM_AdderSubtractor\|mux21:OUTQ\|f\[40\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { FSM:FSM_AdderSubtractor|mux21:OUTQ|f~40 FSM:FSM_AdderSubtractor|mux21:OUTQ|f[40] } "NODE_NAME" } } { "mux21.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/mux21.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.797 ns ( 18.63 % ) " "Info: Total cell delay = 1.797 ns ( 18.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.849 ns ( 81.37 % ) " "Info: Total interconnect delay = 7.849 ns ( 81.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.646 ns" { Q_in[40] FSM:FSM_AdderSubtractor|Q[40]~head_lut FSM:FSM_AdderSubtractor|mux21:OUTQ|f~40 FSM:FSM_AdderSubtractor|mux21:OUTQ|f[40] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.646 ns" { Q_in[40] {} Q_in[40]~combout {} FSM:FSM_AdderSubtractor|Q[40]~head_lut {} FSM:FSM_AdderSubtractor|mux21:OUTQ|f~40 {} FSM:FSM_AdderSubtractor|mux21:OUTQ|f[40] {} } { 0.000ns 0.000ns 6.069ns 1.780ns 0.000ns } { 0.000ns 0.834ns 0.545ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "mux21.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/mux21.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.864 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 311 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns FSM:FSM_AdderSubtractor\|mux21:OUTQ\|f\[40\] 3 REG LCFF_X14_Y23_N19 1 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X14_Y23_N19; Fanout = 1; REG Node = 'FSM:FSM_AdderSubtractor\|mux21:OUTQ\|f\[40\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk~clkctrl FSM:FSM_AdderSubtractor|mux21:OUTQ|f[40] } "NODE_NAME" } } { "mux21.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/mux21.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl FSM:FSM_AdderSubtractor|mux21:OUTQ|f[40] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk {} clk~combout {} clk~clkctrl {} FSM:FSM_AdderSubtractor|mux21:OUTQ|f[40] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.646 ns" { Q_in[40] FSM:FSM_AdderSubtractor|Q[40]~head_lut FSM:FSM_AdderSubtractor|mux21:OUTQ|f~40 FSM:FSM_AdderSubtractor|mux21:OUTQ|f[40] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.646 ns" { Q_in[40] {} Q_in[40]~combout {} FSM:FSM_AdderSubtractor|Q[40]~head_lut {} FSM:FSM_AdderSubtractor|mux21:OUTQ|f~40 {} FSM:FSM_AdderSubtractor|mux21:OUTQ|f[40] {} } { 0.000ns 0.000ns 6.069ns 1.780ns 0.000ns } { 0.000ns 0.834ns 0.545ns 0.322ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl FSM:FSM_AdderSubtractor|mux21:OUTQ|f[40] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk {} clk~combout {} clk~clkctrl {} FSM:FSM_AdderSubtractor|mux21:OUTQ|f[40] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk OUT_Operasi\[39\] adderFSM:AdderFSMBlok\|RegisterSerial:RegS\|Q\[2\] 14.210 ns register " "Info: tco from clock \"clk\" to destination pin \"OUT_Operasi\[39\]\" through register \"adderFSM:AdderFSMBlok\|RegisterSerial:RegS\|Q\[2\]\" is 14.210 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.843 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 311 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 2.843 ns adderFSM:AdderFSMBlok\|RegisterSerial:RegS\|Q\[2\] 3 REG LCFF_X9_Y20_N11 3 " "Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X9_Y20_N11; Fanout = 3; REG Node = 'adderFSM:AdderFSMBlok\|RegisterSerial:RegS\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { clk~clkctrl adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[2] } "NODE_NAME" } } { "registerserial.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/registerserial.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.26 % ) " "Info: Total cell delay = 1.628 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.215 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[2] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "registerserial.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/registerserial.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.090 ns + Longest register pin " "Info: + Longest register to pin delay is 11.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adderFSM:AdderFSMBlok\|RegisterSerial:RegS\|Q\[2\] 1 REG LCFF_X9_Y20_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y20_N11; Fanout = 3; REG Node = 'adderFSM:AdderFSMBlok\|RegisterSerial:RegS\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[2] } "NODE_NAME" } } { "registerserial.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/registerserial.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.495 ns) 1.971 ns Add0~8 2 COMB LCCOMB_X8_Y21_N12 2 " "Info: 2: + IC(1.476 ns) + CELL(0.495 ns) = 1.971 ns; Loc. = LCCOMB_X8_Y21_N12; Fanout = 2; COMB Node = 'Add0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[2] Add0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.145 ns Add0~10 3 COMB LCCOMB_X8_Y21_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.174 ns) = 2.145 ns; Loc. = LCCOMB_X8_Y21_N14; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~8 Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.225 ns Add0~12 4 COMB LCCOMB_X8_Y21_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.225 ns; Loc. = LCCOMB_X8_Y21_N16; Fanout = 2; COMB Node = 'Add0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~10 Add0~12 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.305 ns Add0~14 5 COMB LCCOMB_X8_Y21_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.305 ns; Loc. = LCCOMB_X8_Y21_N18; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~12 Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.385 ns Add0~16 6 COMB LCCOMB_X8_Y21_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.385 ns; Loc. = LCCOMB_X8_Y21_N20; Fanout = 2; COMB Node = 'Add0~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~14 Add0~16 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.465 ns Add0~18 7 COMB LCCOMB_X8_Y21_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.465 ns; Loc. = LCCOMB_X8_Y21_N22; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~16 Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.545 ns Add0~20 8 COMB LCCOMB_X8_Y21_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.545 ns; Loc. = LCCOMB_X8_Y21_N24; Fanout = 2; COMB Node = 'Add0~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~18 Add0~20 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.625 ns Add0~22 9 COMB LCCOMB_X8_Y21_N26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.625 ns; Loc. = LCCOMB_X8_Y21_N26; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~20 Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.705 ns Add0~24 10 COMB LCCOMB_X8_Y21_N28 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.705 ns; Loc. = LCCOMB_X8_Y21_N28; Fanout = 2; COMB Node = 'Add0~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~22 Add0~24 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.866 ns Add0~26 11 COMB LCCOMB_X8_Y21_N30 2 " "Info: 11: + IC(0.000 ns) + CELL(0.161 ns) = 2.866 ns; Loc. = LCCOMB_X8_Y21_N30; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add0~24 Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.946 ns Add0~28 12 COMB LCCOMB_X8_Y20_N0 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.946 ns; Loc. = LCCOMB_X8_Y20_N0; Fanout = 2; COMB Node = 'Add0~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~26 Add0~28 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.026 ns Add0~30 13 COMB LCCOMB_X8_Y20_N2 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 3.026 ns; Loc. = LCCOMB_X8_Y20_N2; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~28 Add0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.106 ns Add0~32 14 COMB LCCOMB_X8_Y20_N4 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 3.106 ns; Loc. = LCCOMB_X8_Y20_N4; Fanout = 2; COMB Node = 'Add0~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~30 Add0~32 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.186 ns Add0~34 15 COMB LCCOMB_X8_Y20_N6 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 3.186 ns; Loc. = LCCOMB_X8_Y20_N6; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~32 Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.266 ns Add0~36 16 COMB LCCOMB_X8_Y20_N8 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.266 ns; Loc. = LCCOMB_X8_Y20_N8; Fanout = 2; COMB Node = 'Add0~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~34 Add0~36 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.346 ns Add0~38 17 COMB LCCOMB_X8_Y20_N10 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 3.346 ns; Loc. = LCCOMB_X8_Y20_N10; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~36 Add0~38 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.426 ns Add0~40 18 COMB LCCOMB_X8_Y20_N12 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 3.426 ns; Loc. = LCCOMB_X8_Y20_N12; Fanout = 2; COMB Node = 'Add0~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~38 Add0~40 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.600 ns Add0~42 19 COMB LCCOMB_X8_Y20_N14 2 " "Info: 19: + IC(0.000 ns) + CELL(0.174 ns) = 3.600 ns; Loc. = LCCOMB_X8_Y20_N14; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~40 Add0~42 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.680 ns Add0~44 20 COMB LCCOMB_X8_Y20_N16 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.680 ns; Loc. = LCCOMB_X8_Y20_N16; Fanout = 2; COMB Node = 'Add0~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~42 Add0~44 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.760 ns Add0~46 21 COMB LCCOMB_X8_Y20_N18 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.760 ns; Loc. = LCCOMB_X8_Y20_N18; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~44 Add0~46 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.840 ns Add0~48 22 COMB LCCOMB_X8_Y20_N20 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 3.840 ns; Loc. = LCCOMB_X8_Y20_N20; Fanout = 2; COMB Node = 'Add0~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~46 Add0~48 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.920 ns Add0~50 23 COMB LCCOMB_X8_Y20_N22 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 3.920 ns; Loc. = LCCOMB_X8_Y20_N22; Fanout = 2; COMB Node = 'Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~48 Add0~50 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.000 ns Add0~52 24 COMB LCCOMB_X8_Y20_N24 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 4.000 ns; Loc. = LCCOMB_X8_Y20_N24; Fanout = 2; COMB Node = 'Add0~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~50 Add0~52 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.080 ns Add0~54 25 COMB LCCOMB_X8_Y20_N26 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 4.080 ns; Loc. = LCCOMB_X8_Y20_N26; Fanout = 2; COMB Node = 'Add0~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~52 Add0~54 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.160 ns Add0~56 26 COMB LCCOMB_X8_Y20_N28 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 4.160 ns; Loc. = LCCOMB_X8_Y20_N28; Fanout = 2; COMB Node = 'Add0~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~54 Add0~56 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 4.321 ns Add0~58 27 COMB LCCOMB_X8_Y20_N30 2 " "Info: 27: + IC(0.000 ns) + CELL(0.161 ns) = 4.321 ns; Loc. = LCCOMB_X8_Y20_N30; Fanout = 2; COMB Node = 'Add0~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add0~56 Add0~58 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.401 ns Add0~60 28 COMB LCCOMB_X8_Y19_N0 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 4.401 ns; Loc. = LCCOMB_X8_Y19_N0; Fanout = 2; COMB Node = 'Add0~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~58 Add0~60 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.481 ns Add0~62 29 COMB LCCOMB_X8_Y19_N2 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 4.481 ns; Loc. = LCCOMB_X8_Y19_N2; Fanout = 2; COMB Node = 'Add0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~60 Add0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.561 ns Add0~64 30 COMB LCCOMB_X8_Y19_N4 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 4.561 ns; Loc. = LCCOMB_X8_Y19_N4; Fanout = 2; COMB Node = 'Add0~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~62 Add0~64 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.641 ns Add0~66 31 COMB LCCOMB_X8_Y19_N6 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 4.641 ns; Loc. = LCCOMB_X8_Y19_N6; Fanout = 2; COMB Node = 'Add0~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~64 Add0~66 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.721 ns Add0~68 32 COMB LCCOMB_X8_Y19_N8 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 4.721 ns; Loc. = LCCOMB_X8_Y19_N8; Fanout = 2; COMB Node = 'Add0~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~66 Add0~68 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.801 ns Add0~70 33 COMB LCCOMB_X8_Y19_N10 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 4.801 ns; Loc. = LCCOMB_X8_Y19_N10; Fanout = 2; COMB Node = 'Add0~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~68 Add0~70 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.881 ns Add0~72 34 COMB LCCOMB_X8_Y19_N12 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 4.881 ns; Loc. = LCCOMB_X8_Y19_N12; Fanout = 2; COMB Node = 'Add0~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~70 Add0~72 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.055 ns Add0~74 35 COMB LCCOMB_X8_Y19_N14 2 " "Info: 35: + IC(0.000 ns) + CELL(0.174 ns) = 5.055 ns; Loc. = LCCOMB_X8_Y19_N14; Fanout = 2; COMB Node = 'Add0~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~72 Add0~74 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.135 ns Add0~76 36 COMB LCCOMB_X8_Y19_N16 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 5.135 ns; Loc. = LCCOMB_X8_Y19_N16; Fanout = 2; COMB Node = 'Add0~76'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~74 Add0~76 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.215 ns Add0~78 37 COMB LCCOMB_X8_Y19_N18 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 5.215 ns; Loc. = LCCOMB_X8_Y19_N18; Fanout = 2; COMB Node = 'Add0~78'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~76 Add0~78 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.295 ns Add0~80 38 COMB LCCOMB_X8_Y19_N20 1 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 5.295 ns; Loc. = LCCOMB_X8_Y19_N20; Fanout = 1; COMB Node = 'Add0~80'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~78 Add0~80 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.753 ns Add0~81 39 COMB LCCOMB_X8_Y19_N22 1 " "Info: 39: + IC(0.000 ns) + CELL(0.458 ns) = 5.753 ns; Loc. = LCCOMB_X8_Y19_N22; Fanout = 1; COMB Node = 'Add0~81'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~80 Add0~81 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.497 ns) + CELL(2.840 ns) 11.090 ns OUT_Operasi\[39\] 40 PIN PIN_U3 0 " "Info: 40: + IC(2.497 ns) + CELL(2.840 ns) = 11.090 ns; Loc. = PIN_U3; Fanout = 0; PIN Node = 'OUT_Operasi\[39\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.337 ns" { Add0~81 OUT_Operasi[39] } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.117 ns ( 64.17 % ) " "Info: Total cell delay = 7.117 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.973 ns ( 35.83 % ) " "Info: Total interconnect delay = 3.973 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.090 ns" { adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[2] Add0~8 Add0~10 Add0~12 Add0~14 Add0~16 Add0~18 Add0~20 Add0~22 Add0~24 Add0~26 Add0~28 Add0~30 Add0~32 Add0~34 Add0~36 Add0~38 Add0~40 Add0~42 Add0~44 Add0~46 Add0~48 Add0~50 Add0~52 Add0~54 Add0~56 Add0~58 Add0~60 Add0~62 Add0~64 Add0~66 Add0~68 Add0~70 Add0~72 Add0~74 Add0~76 Add0~78 Add0~80 Add0~81 OUT_Operasi[39] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.090 ns" { adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[2] {} Add0~8 {} Add0~10 {} Add0~12 {} Add0~14 {} Add0~16 {} Add0~18 {} Add0~20 {} Add0~22 {} Add0~24 {} Add0~26 {} Add0~28 {} Add0~30 {} Add0~32 {} Add0~34 {} Add0~36 {} Add0~38 {} Add0~40 {} Add0~42 {} Add0~44 {} Add0~46 {} Add0~48 {} Add0~50 {} Add0~52 {} Add0~54 {} Add0~56 {} Add0~58 {} Add0~60 {} Add0~62 {} Add0~64 {} Add0~66 {} Add0~68 {} Add0~70 {} Add0~72 {} Add0~74 {} Add0~76 {} Add0~78 {} Add0~80 {} Add0~81 {} OUT_Operasi[39] {} } { 0.000ns 1.476ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.497ns } { 0.000ns 0.495ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[2] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.090 ns" { adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[2] Add0~8 Add0~10 Add0~12 Add0~14 Add0~16 Add0~18 Add0~20 Add0~22 Add0~24 Add0~26 Add0~28 Add0~30 Add0~32 Add0~34 Add0~36 Add0~38 Add0~40 Add0~42 Add0~44 Add0~46 Add0~48 Add0~50 Add0~52 Add0~54 Add0~56 Add0~58 Add0~60 Add0~62 Add0~64 Add0~66 Add0~68 Add0~70 Add0~72 Add0~74 Add0~76 Add0~78 Add0~80 Add0~81 OUT_Operasi[39] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.090 ns" { adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[2] {} Add0~8 {} Add0~10 {} Add0~12 {} Add0~14 {} Add0~16 {} Add0~18 {} Add0~20 {} Add0~22 {} Add0~24 {} Add0~26 {} Add0~28 {} Add0~30 {} Add0~32 {} Add0~34 {} Add0~36 {} Add0~38 {} Add0~40 {} Add0~42 {} Add0~44 {} Add0~46 {} Add0~48 {} Add0~50 {} Add0~52 {} Add0~54 {} Add0~56 {} Add0~58 {} Add0~60 {} Add0~62 {} Add0~64 {} Add0~66 {} Add0~68 {} Add0~70 {} Add0~72 {} Add0~74 {} Add0~76 {} Add0~78 {} Add0~80 {} Add0~81 {} OUT_Operasi[39] {} } { 0.000ns 1.476ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.497ns } { 0.000ns 0.495ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FSM:FSM_AdderSubtractor\|P\[11\] P_in\[11\] M\[1\] 2.840 ns register " "Info: th for register \"FSM:FSM_AdderSubtractor\|P\[11\]\" (data pin = \"P_in\[11\]\", clock pin = \"M\[1\]\") is 2.840 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M\[1\] destination 5.155 ns + Longest register " "Info: + Longest clock path from clock \"M\[1\]\" to destination register is 5.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns M\[1\] 1 CLK PIN_H1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_H1; Fanout = 3; CLK Node = 'M\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[1] } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.521 ns) 2.195 ns FSM:FSM_AdderSubtractor\|AdderSubtractor~1 2 COMB LCCOMB_X1_Y19_N10 4 " "Info: 2: + IC(0.810 ns) + CELL(0.521 ns) = 2.195 ns; Loc. = LCCOMB_X1_Y19_N10; Fanout = 4; COMB Node = 'FSM:FSM_AdderSubtractor\|AdderSubtractor~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { M[1] FSM:FSM_AdderSubtractor|AdderSubtractor~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.000 ns) 3.452 ns FSM:FSM_AdderSubtractor\|AdderSubtractor~1clkctrl 3 COMB CLKCTRL_G2 92 " "Info: 3: + IC(1.257 ns) + CELL(0.000 ns) = 3.452 ns; Loc. = CLKCTRL_G2; Fanout = 92; COMB Node = 'FSM:FSM_AdderSubtractor\|AdderSubtractor~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { FSM:FSM_AdderSubtractor|AdderSubtractor~1 FSM:FSM_AdderSubtractor|AdderSubtractor~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.322 ns) 5.155 ns FSM:FSM_AdderSubtractor\|P\[11\] 4 REG LCCOMB_X23_Y24_N0 3 " "Info: 4: + IC(1.381 ns) + CELL(0.322 ns) = 5.155 ns; Loc. = LCCOMB_X23_Y24_N0; Fanout = 3; REG Node = 'FSM:FSM_AdderSubtractor\|P\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { FSM:FSM_AdderSubtractor|AdderSubtractor~1clkctrl FSM:FSM_AdderSubtractor|P[11] } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.707 ns ( 33.11 % ) " "Info: Total cell delay = 1.707 ns ( 33.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.448 ns ( 66.89 % ) " "Info: Total interconnect delay = 3.448 ns ( 66.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.155 ns" { M[1] FSM:FSM_AdderSubtractor|AdderSubtractor~1 FSM:FSM_AdderSubtractor|AdderSubtractor~1clkctrl FSM:FSM_AdderSubtractor|P[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.155 ns" { M[1] {} M[1]~combout {} FSM:FSM_AdderSubtractor|AdderSubtractor~1 {} FSM:FSM_AdderSubtractor|AdderSubtractor~1clkctrl {} FSM:FSM_AdderSubtractor|P[11] {} } { 0.000ns 0.000ns 0.810ns 1.257ns 1.381ns } { 0.000ns 0.864ns 0.521ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.315 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns P_in\[11\] 1 PIN PIN_E12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_E12; Fanout = 1; PIN Node = 'P_in\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[11] } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/AdderSubtractor.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.521 ns) 2.315 ns FSM:FSM_AdderSubtractor\|P\[11\] 2 REG LCCOMB_X23_Y24_N0 3 " "Info: 2: + IC(0.788 ns) + CELL(0.521 ns) = 2.315 ns; Loc. = LCCOMB_X23_Y24_N0; Fanout = 3; REG Node = 'FSM:FSM_AdderSubtractor\|P\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { P_in[11] FSM:FSM_AdderSubtractor|P[11] } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/NEW DIVIDER REMAKE/ADDERTEST/AdderSubtractor/FSM.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.527 ns ( 65.96 % ) " "Info: Total cell delay = 1.527 ns ( 65.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.788 ns ( 34.04 % ) " "Info: Total interconnect delay = 0.788 ns ( 34.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { P_in[11] FSM:FSM_AdderSubtractor|P[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { P_in[11] {} P_in[11]~combout {} FSM:FSM_AdderSubtractor|P[11] {} } { 0.000ns 0.000ns 0.788ns } { 0.000ns 1.006ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.155 ns" { M[1] FSM:FSM_AdderSubtractor|AdderSubtractor~1 FSM:FSM_AdderSubtractor|AdderSubtractor~1clkctrl FSM:FSM_AdderSubtractor|P[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.155 ns" { M[1] {} M[1]~combout {} FSM:FSM_AdderSubtractor|AdderSubtractor~1 {} FSM:FSM_AdderSubtractor|AdderSubtractor~1clkctrl {} FSM:FSM_AdderSubtractor|P[11] {} } { 0.000ns 0.000ns 0.810ns 1.257ns 1.381ns } { 0.000ns 0.864ns 0.521ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { P_in[11] FSM:FSM_AdderSubtractor|P[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { P_in[11] {} P_in[11]~combout {} FSM:FSM_AdderSubtractor|P[11] {} } { 0.000ns 0.000ns 0.788ns } { 0.000ns 1.006ns 0.521ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 85 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 10:52:11 2023 " "Info: Processing ended: Tue Nov 28 10:52:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
