	component nios is
		port (
			clk_clk                                : in  std_logic                     := 'X';             -- clk
			hex_0_external_connection_export       : out std_logic_vector(6 downto 0);                     -- export
			hex_1_external_connection_export       : out std_logic_vector(6 downto 0);                     -- export
			hex_2_external_connection_export       : out std_logic_vector(6 downto 0);                     -- export
			hex_3_external_connection_export       : out std_logic_vector(6 downto 0);                     -- export
			hex_4_external_connection_export       : out std_logic_vector(6 downto 0);                     -- export
			hex_5_external_connection_export       : out std_logic_vector(6 downto 0);                     -- export
			key_external_connection_export         : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			ledr_external_connection_export        : out std_logic_vector(9 downto 0);                     -- export
			recv_addr_external_connection_export   : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			recv_data_external_connection_export   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			reset_recop_external_connection_export : out std_logic;                                        -- export
			send_addr_external_connection_export   : out std_logic_vector(7 downto 0);                     -- export
			send_data_external_connection_export   : out std_logic_vector(31 downto 0);                    -- export
			sw_external_connection_export          : in  std_logic_vector(9 downto 0)  := (others => 'X')  -- export
		);
	end component nios;

