<?xml version="1.0"?>
<dblpperson name="Vijeta Rathore" pid="01/10373" n="7">
<person key="homepages/01/10373" mdate="2011-11-03">
<author pid="01/10373">Vijeta Rathore</author>
</person>
<r><inproceedings key="conf/dac/RathoreCSS019" mdate="2020-12-29">
<author pid="01/10373">Vijeta Rathore</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author pid="10/7647">Amit Kumar Singh</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author orcid="0000-0002-2607-8135" pid="s/MuhammadShafique">Muhammad Shafique 0001</author>
<title>LifeGuard: A Reinforcement Learning-Based Task Mapping Strategy for Performance-Centric Aging Management.</title>
<pages>179</pages>
<year>2019</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3316781.3317849</ee>
<ee>http://ieeexplore.ieee.org/document/8806976</ee>
<crossref>conf/dac/2019</crossref>
<url>db/conf/dac/dac2019.html#RathoreCSS019</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iolts/RathoreCSSS19" mdate="2020-12-29">
<author pid="01/10373">Vijeta Rathore</author>
<author pid="72/8378">Vivek Chaturvedi</author>
<author pid="10/7647">Amit Kumar Singh</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author orcid="0000-0002-2607-8135" pid="s/MuhammadShafique">Muhammad Shafique 0001</author>
<title>Towards Scalable Lifetime Reliability Management for Dark Silicon Manycore Systems.</title>
<pages>204-207</pages>
<year>2019</year>
<booktitle>IOLTS</booktitle>
<ee>https://doi.org/10.1109/IOLTS.2019.8854454</ee>
<crossref>conf/iolts/2019</crossref>
<url>db/conf/iolts/iolts2019.html#RathoreCSSS19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ccwc/RohithRCSSL18" mdate="2020-06-15">
<author pid="210/0957">R. Rohith</author>
<author pid="01/10373">Vijeta Rathore</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author pid="10/7647">Amit Kumar Singh</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author pid="74/1907">Siew-Kei Lam</author>
<title>LifeSim: A lifetime reliability simulator for manycore systems.</title>
<pages>375-381</pages>
<year>2018</year>
<booktitle>CCWC</booktitle>
<ee>https://doi.org/10.1109/CCWC.2018.8301711</ee>
<crossref>conf/ccwc/2018</crossref>
<url>db/conf/ccwc/ccwc2018.html#RohithRCSSL18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/RathoreCSSRLS18" mdate="2019-10-19">
<author pid="01/10373">Vijeta Rathore</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author pid="10/7647">Amit Kumar Singh</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author pid="210/0957">R. Rohith</author>
<author pid="74/1907">Siew-Kei Lam</author>
<author pid="s/MuhammadShafique">Muhammad Shafique 0001</author>
<title>HiMap: A hierarchical mapping approach for enhancing lifetime reliability of dark silicon manycore systems.</title>
<pages>991-996</pages>
<year>2018</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2018.8342153</ee>
<crossref>conf/date/2018</crossref>
<url>db/conf/date/date2018.html#RathoreCSSRLS18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/RathoreCS16" mdate="2019-10-19">
<author pid="01/10373">Vijeta Rathore</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Performance Constraint-Aware Task Mapping to Optimize Lifetime Reliability of Manycore Systems.</title>
<pages>377-380</pages>
<year>2016</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/2902961.2902996</ee>
<crossref>conf/glvlsi/2016</crossref>
<url>db/conf/glvlsi/glvlsi2016.html#RathoreCS16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icdsp/MohantyCRS15" mdate="2019-10-19">
<author orcid="0000-0002-1542-1575" pid="17/3527">Basant K. Mohanty</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author pid="01/10373">Vijeta Rathore</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Memory-access aware work-load distribution for peak-temperature reduction of 3D multi-core embedded systems.</title>
<pages>1270-1273</pages>
<year>2015</year>
<booktitle>DSP</booktitle>
<ee>https://doi.org/10.1109/ICDSP.2015.7252085</ee>
<crossref>conf/icdsp/2015</crossref>
<url>db/conf/icdsp/icdsp2015.html#MohantyCRS15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/hpcc/RathoreYLH11" mdate="2019-02-07">
<author pid="01/10373">Vijeta Rathore</author>
<author pid="81/2196">Jonghun Yoo</author>
<author pid="72/6687">Jaesoo Lee</author>
<author pid="73/5284">Seongsoo Hong</author>
<title>Providing Network Performance Isolation in VDE-Based Cloud Computing Systems.</title>
<pages>721-725</pages>
<year>2011</year>
<booktitle>HPCC</booktitle>
<ee>https://doi.org/10.1109/HPCC.2011.102</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/HPCC.2011.102</ee>
<crossref>conf/hpcc/2011</crossref>
<url>db/conf/hpcc/hpcc2011.html#RathoreYLH11</url>
</inproceedings>
</r>
<coauthors n="10" nc="2">
<co c="0"><na f="c/Chaturvedi:Vivek" pid="72/8378">Vivek Chaturvedi</na></co>
<co c="1"><na f="h/Hong:Seongsoo" pid="73/5284">Seongsoo Hong</na></co>
<co c="0"><na f="l/Lam:Siew=Kei" pid="74/1907">Siew-Kei Lam</na></co>
<co c="1"><na f="l/Lee:Jaesoo" pid="72/6687">Jaesoo Lee</na></co>
<co c="0"><na f="m/Mohanty:Basant_K=" pid="17/3527">Basant K. Mohanty</na></co>
<co c="0"><na f="r/Rohith:R=" pid="210/0957">R. Rohith</na></co>
<co c="0"><na f="s/Shafique_0001:Muhammad" pid="s/MuhammadShafique">Muhammad Shafique 0001</na></co>
<co c="0"><na f="s/Singh:Amit_Kumar" pid="10/7647">Amit Kumar Singh</na></co>
<co c="0"><na f="s/Srikanthan:Thambipillai" pid="23/1694">Thambipillai Srikanthan</na></co>
<co c="1"><na f="y/Yoo:Jonghun" pid="81/2196">Jonghun Yoo</na></co>
</coauthors>
</dblpperson>

