# Single-Cycle-MIPS
A sincgle cycle MIPS processor written in SystemVerilog.
