

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_210_14'
================================================================
* Date:           Sat Nov 19 15:17:04 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-reduced-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.375 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.370 us|  0.370 us|   37|   37|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_210_14  |       35|       35|         5|          1|          1|    32|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body143"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_8 = load i7 %j" [center-reduced-max-throughput/src/correlation.cpp:210]   --->   Operation 13 'load' 'j_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_8, i32 6" [center-reduced-max-throughput/src/correlation.cpp:210]   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %tmp, void %for.body143.split, void %VITIS_LOOP_216_15.exitStub" [center-reduced-max-throughput/src/correlation.cpp:210]   --->   Operation 16 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_8, i32 1, i32 5" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 17 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i5 %lshr_ln" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 18 'zext' 'zext_ln214' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln214" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 19 'getelementptr' 'reg_file_5_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 20 'load' 'reg_file_5_0_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln214" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 21 'getelementptr' 'reg_file_5_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 22 'load' 'reg_file_5_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 23 [1/1] (0.77ns)   --->   "%add_ln210 = add i7 %j_8, i7 2" [center-reduced-max-throughput/src/correlation.cpp:210]   --->   Operation 23 'add' 'add_ln210' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln210 = store i7 %add_ln210, i7 %j" [center-reduced-max-throughput/src/correlation.cpp:210]   --->   Operation 24 'store' 'store_ln210' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 25 [1/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 25 'load' 'reg_file_5_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 26 [1/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 26 'load' 'reg_file_5_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 6.37>
ST_3 : Operation 27 [1/1] (6.37ns)   --->   "%conv = hptosp i16 %reg_file_5_0_load" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 27 'hptosp' 'conv' <Predicate = true> <Delay = 6.37> <CoreInst = "Half2Float">   --->   Core 68 'Half2Float' <Latency = 0> <II = 1> <Delay = 6.37> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (6.37ns)   --->   "%conv_1 = hptosp i16 %reg_file_5_1_load" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 28 'hptosp' 'conv_1' <Predicate = true> <Delay = 6.37> <CoreInst = "Half2Float">   --->   Core 68 'Half2Float' <Latency = 0> <II = 1> <Delay = 6.37> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln214 = bitcast i32 %conv" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 29 'bitcast' 'bitcast_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln214, i32 23, i32 30" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 30 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i32 %bitcast_ln214" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 31 'trunc' 'trunc_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.84ns)   --->   "%icmp_ln214 = icmp_ne  i8 %tmp_5, i8 255" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 32 'icmp' 'icmp_ln214' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (1.05ns)   --->   "%icmp_ln214_1 = icmp_eq  i23 %trunc_ln214, i23 0" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 33 'icmp' 'icmp_ln214_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [2/2] (2.78ns)   --->   "%tmp_6 = fcmp_ole  i32 %conv, i32 0.1" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 34 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln214_1 = bitcast i32 %conv_1" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 35 'bitcast' 'bitcast_ln214_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln214_1, i32 23, i32 30" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 36 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln214_1 = trunc i32 %bitcast_ln214_1" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 37 'trunc' 'trunc_ln214_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.84ns)   --->   "%icmp_ln214_2 = icmp_ne  i8 %tmp_7, i8 255" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 38 'icmp' 'icmp_ln214_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (1.05ns)   --->   "%icmp_ln214_3 = icmp_eq  i23 %trunc_ln214_1, i23 0" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 39 'icmp' 'icmp_ln214_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [2/2] (2.78ns)   --->   "%tmp_8 = fcmp_ole  i32 %conv_1, i32 0.1" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 40 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln213 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [center-reduced-max-throughput/src/correlation.cpp:213]   --->   Operation 41 'specpipeline' 'specpipeline_ln213' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [center-reduced-max-throughput/src/correlation.cpp:132]   --->   Operation 42 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln214)   --->   "%or_ln214 = or i1 %icmp_ln214_1, i1 %icmp_ln214" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 43 'or' 'or_ln214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_ole  i32 %conv, i32 0.1" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 44 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln214)   --->   "%and_ln214 = and i1 %or_ln214, i1 %tmp_6" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 45 'and' 'and_ln214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln214 = select i1 %and_ln214, i16 1, i16 %reg_file_5_0_load" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 46 'select' 'select_ln214' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.23ns)   --->   "%store_ln214 = store i16 %select_ln214, i11 %reg_file_5_0_addr" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 47 'store' 'store_ln214' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%or_ln214_1 = or i1 %icmp_ln214_3, i1 %icmp_ln214_2" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 48 'or' 'or_ln214_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_ole  i32 %conv_1, i32 0.1" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 49 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%and_ln214_1 = and i1 %or_ln214_1, i1 %tmp_8" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 50 'and' 'and_ln214_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln214_1 = select i1 %and_ln214_1, i16 1, i16 %reg_file_5_1_load" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 51 'select' 'select_ln214_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln214 = store i16 %select_ln214_1, i11 %reg_file_5_1_addr" [center-reduced-max-throughput/src/correlation.cpp:214]   --->   Operation 52 'store' 'store_ln214' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln210 = br void %for.body143" [center-reduced-max-throughput/src/correlation.cpp:210]   --->   Operation 53 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                  (alloca           ) [ 010000]
specmemcore_ln0    (specmemcore      ) [ 000000]
specmemcore_ln0    (specmemcore      ) [ 000000]
store_ln0          (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
j_8                (load             ) [ 000000]
tmp                (bitselect        ) [ 011110]
empty              (speclooptripcount) [ 000000]
br_ln210           (br               ) [ 000000]
lshr_ln            (partselect       ) [ 000000]
zext_ln214         (zext             ) [ 000000]
reg_file_5_0_addr  (getelementptr    ) [ 011111]
reg_file_5_1_addr  (getelementptr    ) [ 011111]
add_ln210          (add              ) [ 000000]
store_ln210        (store            ) [ 000000]
reg_file_5_0_load  (load             ) [ 010111]
reg_file_5_1_load  (load             ) [ 010111]
conv               (hptosp           ) [ 010011]
conv_1             (hptosp           ) [ 010011]
bitcast_ln214      (bitcast          ) [ 000000]
tmp_5              (partselect       ) [ 000000]
trunc_ln214        (trunc            ) [ 000000]
icmp_ln214         (icmp             ) [ 010001]
icmp_ln214_1       (icmp             ) [ 010001]
bitcast_ln214_1    (bitcast          ) [ 000000]
tmp_7              (partselect       ) [ 000000]
trunc_ln214_1      (trunc            ) [ 000000]
icmp_ln214_2       (icmp             ) [ 010001]
icmp_ln214_3       (icmp             ) [ 010001]
specpipeline_ln213 (specpipeline     ) [ 000000]
specloopname_ln132 (specloopname     ) [ 000000]
or_ln214           (or               ) [ 000000]
tmp_6              (fcmp             ) [ 000000]
and_ln214          (and              ) [ 000000]
select_ln214       (select           ) [ 000000]
store_ln214        (store            ) [ 000000]
or_ln214_1         (or               ) [ 000000]
tmp_8              (fcmp             ) [ 000000]
and_ln214_1        (and              ) [ 000000]
select_ln214_1     (select           ) [ 000000]
store_ln214        (store            ) [ 000000]
br_ln210           (br               ) [ 000000]
ret_ln0            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_5_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_5_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="reg_file_5_0_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="5" slack="0"/>
<pin id="64" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_0_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="11" slack="4"/>
<pin id="69" dir="0" index="1" bw="16" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="0"/>
<pin id="72" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="73" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="74" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="75" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_5_0_load/1 store_ln214/5 "/>
</bind>
</comp>

<comp id="77" class="1004" name="reg_file_5_1_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="0"/>
<pin id="81" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_1_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="11" slack="4"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="0"/>
<pin id="89" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="90" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="91" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="92" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_5_1_load/1 store_ln214/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="1"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="conv_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="1"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="hptosp(533) " fcode="hptosp"/>
<opset="conv/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="conv_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="1"/>
<pin id="109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="hptosp(533) " fcode="hptosp"/>
<opset="conv_1/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="j_8_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_8/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="7" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="lshr_ln_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="7" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="0" index="3" bw="4" slack="0"/>
<pin id="131" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln214_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln214/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln210_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="0"/>
<pin id="145" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln210_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="0" index="1" bw="7" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln210/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="bitcast_ln214_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln214/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_5_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="0" index="3" bw="6" slack="0"/>
<pin id="161" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="trunc_ln214_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln214/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln214_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln214/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln214_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="23" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln214_1/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="bitcast_ln214_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln214_1/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_7_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="0" index="3" bw="6" slack="0"/>
<pin id="190" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln214_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln214_1/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln214_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln214_2/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln214_3_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="23" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln214_3/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="or_ln214_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="1" slack="1"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln214/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="and_ln214_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln214/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln214_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="0"/>
<pin id="224" dir="0" index="2" bw="16" slack="3"/>
<pin id="225" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="or_ln214_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="1" slack="1"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln214_1/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="and_ln214_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln214_1/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="select_ln214_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="16" slack="0"/>
<pin id="242" dir="0" index="2" bw="16" slack="3"/>
<pin id="243" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214_1/5 "/>
</bind>
</comp>

<comp id="247" class="1005" name="j_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="3"/>
<pin id="256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="258" class="1005" name="reg_file_5_0_addr_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="1"/>
<pin id="260" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_0_addr "/>
</bind>
</comp>

<comp id="264" class="1005" name="reg_file_5_1_addr_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="1"/>
<pin id="266" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_1_addr "/>
</bind>
</comp>

<comp id="270" class="1005" name="reg_file_5_0_load_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="1"/>
<pin id="272" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_0_load "/>
</bind>
</comp>

<comp id="276" class="1005" name="reg_file_5_1_load_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="1"/>
<pin id="278" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_1_load "/>
</bind>
</comp>

<comp id="282" class="1005" name="conv_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="288" class="1005" name="conv_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1 "/>
</bind>
</comp>

<comp id="294" class="1005" name="icmp_ln214_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln214 "/>
</bind>
</comp>

<comp id="299" class="1005" name="icmp_ln214_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln214_1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="icmp_ln214_2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln214_2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="icmp_ln214_3_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln214_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="60" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="93"><net_src comp="77" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="115" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="115" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="139"><net_src comp="126" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="146"><net_src comp="115" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="169"><net_src comp="153" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="156" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="38" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="166" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="198"><net_src comp="182" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="185" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="195" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="219"><net_src comp="211" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="94" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="54" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="221" pin="3"/><net_sink comp="67" pin=1"/></net>

<net id="237"><net_src comp="229" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="99" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="54" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="239" pin="3"/><net_sink comp="84" pin=1"/></net>

<net id="250"><net_src comp="56" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="253"><net_src comp="247" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="257"><net_src comp="118" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="60" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="267"><net_src comp="77" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="273"><net_src comp="67" pin="7"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="279"><net_src comp="84" pin="7"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="285"><net_src comp="104" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="291"><net_src comp="107" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="297"><net_src comp="170" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="302"><net_src comp="176" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="307"><net_src comp="199" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="312"><net_src comp="205" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="229" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_5_1 | {5 }
	Port: reg_file_5_0 | {5 }
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_210_14 : reg_file_5_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_210_14 : reg_file_5_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_8 : 1
		tmp : 2
		br_ln210 : 3
		lshr_ln : 2
		zext_ln214 : 3
		reg_file_5_0_addr : 4
		reg_file_5_0_load : 5
		reg_file_5_1_addr : 4
		reg_file_5_1_load : 5
		add_ln210 : 2
		store_ln210 : 3
	State 2
	State 3
	State 4
		tmp_5 : 1
		trunc_ln214 : 1
		icmp_ln214 : 2
		icmp_ln214_1 : 2
		tmp_7 : 1
		trunc_ln214_1 : 1
		icmp_ln214_2 : 2
		icmp_ln214_3 : 2
	State 5
		and_ln214 : 1
		select_ln214 : 1
		store_ln214 : 2
		and_ln214_1 : 1
		select_ln214_1 : 1
		store_ln214 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln214_fu_170   |    0    |    11   |
|   icmp   |  icmp_ln214_1_fu_176  |    0    |    16   |
|          |  icmp_ln214_2_fu_199  |    0    |    11   |
|          |  icmp_ln214_3_fu_205  |    0    |    16   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln214_fu_221  |    0    |    16   |
|          | select_ln214_1_fu_239 |    0    |    16   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln210_fu_142   |    0    |    14   |
|----------|-----------------------|---------|---------|
|    or    |    or_ln214_fu_211    |    0    |    2    |
|          |   or_ln214_1_fu_229   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |    and_ln214_fu_215   |    0    |    2    |
|          |   and_ln214_1_fu_233  |    0    |    2    |
|----------|-----------------------|---------|---------|
|   fcmp   |       grp_fu_94       |    0    |    0    |
|          |       grp_fu_99       |    0    |    0    |
|----------|-----------------------|---------|---------|
|  hptosp  |      conv_fu_104      |    0    |    0    |
|          |     conv_1_fu_107     |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|       tmp_fu_118      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     lshr_ln_fu_126    |    0    |    0    |
|partselect|      tmp_5_fu_156     |    0    |    0    |
|          |      tmp_7_fu_185     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln214_fu_136   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln214_fu_166  |    0    |    0    |
|          |  trunc_ln214_1_fu_195 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   108   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      conv_1_reg_288     |   32   |
|       conv_reg_282      |   32   |
|   icmp_ln214_1_reg_299  |    1   |
|   icmp_ln214_2_reg_304  |    1   |
|   icmp_ln214_3_reg_309  |    1   |
|    icmp_ln214_reg_294   |    1   |
|        j_reg_247        |    7   |
|reg_file_5_0_addr_reg_258|   11   |
|reg_file_5_0_load_reg_270|   16   |
|reg_file_5_1_addr_reg_264|   11   |
|reg_file_5_1_load_reg_276|   16   |
|       tmp_reg_254       |    1   |
+-------------------------+--------+
|          Total          |   130  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_84 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   108  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   130  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   130  |   126  |
+-----------+--------+--------+--------+
