{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 21 16:42:53 2017 " "Info: Processing started: Sat Oct 21 16:42:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CNT27B -c CNT27B --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CNT27B -c CNT27B --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkin " "Info: Assuming node \"clkin\" is an undefined clock" {  } { { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 2 -1 0 } } { "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkin register sout\[0\] register sout\[26\] 202.63 MHz 4.935 ns Internal " "Info: Clock \"clkin\" has Internal fmax of 202.63 MHz between source register \"sout\[0\]\" and destination register \"sout\[26\]\" (period= 4.935 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.671 ns + Longest register register " "Info: + Longest register to register delay is 4.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sout\[0\] 1 REG LCFF_X2_Y12_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N27; Fanout = 3; REG Node = 'sout\[0\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sout[0] } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.596 ns) 1.696 ns sout\[1\]~27 2 COMB LCCOMB_X2_Y13_N6 2 " "Info: 2: + IC(1.100 ns) + CELL(0.596 ns) = 1.696 ns; Loc. = LCCOMB_X2_Y13_N6; Fanout = 2; COMB Node = 'sout\[1\]~27'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.696 ns" { sout[0] sout[1]~27 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.782 ns sout\[2\]~29 3 COMB LCCOMB_X2_Y13_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.782 ns; Loc. = LCCOMB_X2_Y13_N8; Fanout = 2; COMB Node = 'sout\[2\]~29'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[1]~27 sout[2]~29 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.868 ns sout\[3\]~31 4 COMB LCCOMB_X2_Y13_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.868 ns; Loc. = LCCOMB_X2_Y13_N10; Fanout = 2; COMB Node = 'sout\[3\]~31'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[2]~29 sout[3]~31 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.954 ns sout\[4\]~33 5 COMB LCCOMB_X2_Y13_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.954 ns; Loc. = LCCOMB_X2_Y13_N12; Fanout = 2; COMB Node = 'sout\[4\]~33'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[3]~31 sout[4]~33 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.144 ns sout\[5\]~35 6 COMB LCCOMB_X2_Y13_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 2.144 ns; Loc. = LCCOMB_X2_Y13_N14; Fanout = 2; COMB Node = 'sout\[5\]~35'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.190 ns" { sout[4]~33 sout[5]~35 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.230 ns sout\[6\]~37 7 COMB LCCOMB_X2_Y13_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.230 ns; Loc. = LCCOMB_X2_Y13_N16; Fanout = 2; COMB Node = 'sout\[6\]~37'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[5]~35 sout[6]~37 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.316 ns sout\[7\]~39 8 COMB LCCOMB_X2_Y13_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.316 ns; Loc. = LCCOMB_X2_Y13_N18; Fanout = 2; COMB Node = 'sout\[7\]~39'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[6]~37 sout[7]~39 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.402 ns sout\[8\]~41 9 COMB LCCOMB_X2_Y13_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.402 ns; Loc. = LCCOMB_X2_Y13_N20; Fanout = 2; COMB Node = 'sout\[8\]~41'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[7]~39 sout[8]~41 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.488 ns sout\[9\]~43 10 COMB LCCOMB_X2_Y13_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.488 ns; Loc. = LCCOMB_X2_Y13_N22; Fanout = 2; COMB Node = 'sout\[9\]~43'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[8]~41 sout[9]~43 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.574 ns sout\[10\]~45 11 COMB LCCOMB_X2_Y13_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.574 ns; Loc. = LCCOMB_X2_Y13_N24; Fanout = 2; COMB Node = 'sout\[10\]~45'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[9]~43 sout[10]~45 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.660 ns sout\[11\]~47 12 COMB LCCOMB_X2_Y13_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.660 ns; Loc. = LCCOMB_X2_Y13_N26; Fanout = 2; COMB Node = 'sout\[11\]~47'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[10]~45 sout[11]~47 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.746 ns sout\[12\]~49 13 COMB LCCOMB_X2_Y13_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.746 ns; Loc. = LCCOMB_X2_Y13_N28; Fanout = 2; COMB Node = 'sout\[12\]~49'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[11]~47 sout[12]~49 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.921 ns sout\[13\]~51 14 COMB LCCOMB_X2_Y13_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.175 ns) = 2.921 ns; Loc. = LCCOMB_X2_Y13_N30; Fanout = 2; COMB Node = 'sout\[13\]~51'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.175 ns" { sout[12]~49 sout[13]~51 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.007 ns sout\[14\]~53 15 COMB LCCOMB_X2_Y12_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.007 ns; Loc. = LCCOMB_X2_Y12_N0; Fanout = 2; COMB Node = 'sout\[14\]~53'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[13]~51 sout[14]~53 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.093 ns sout\[15\]~55 16 COMB LCCOMB_X2_Y12_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.093 ns; Loc. = LCCOMB_X2_Y12_N2; Fanout = 2; COMB Node = 'sout\[15\]~55'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[14]~53 sout[15]~55 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.179 ns sout\[16\]~57 17 COMB LCCOMB_X2_Y12_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.179 ns; Loc. = LCCOMB_X2_Y12_N4; Fanout = 2; COMB Node = 'sout\[16\]~57'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[15]~55 sout[16]~57 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.265 ns sout\[17\]~59 18 COMB LCCOMB_X2_Y12_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.265 ns; Loc. = LCCOMB_X2_Y12_N6; Fanout = 2; COMB Node = 'sout\[17\]~59'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[16]~57 sout[17]~59 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.351 ns sout\[18\]~61 19 COMB LCCOMB_X2_Y12_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.351 ns; Loc. = LCCOMB_X2_Y12_N8; Fanout = 2; COMB Node = 'sout\[18\]~61'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[17]~59 sout[18]~61 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.437 ns sout\[19\]~63 20 COMB LCCOMB_X2_Y12_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.437 ns; Loc. = LCCOMB_X2_Y12_N10; Fanout = 2; COMB Node = 'sout\[19\]~63'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[18]~61 sout[19]~63 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.523 ns sout\[20\]~65 21 COMB LCCOMB_X2_Y12_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.523 ns; Loc. = LCCOMB_X2_Y12_N12; Fanout = 2; COMB Node = 'sout\[20\]~65'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[19]~63 sout[20]~65 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.713 ns sout\[21\]~67 22 COMB LCCOMB_X2_Y12_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.190 ns) = 3.713 ns; Loc. = LCCOMB_X2_Y12_N14; Fanout = 2; COMB Node = 'sout\[21\]~67'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.190 ns" { sout[20]~65 sout[21]~67 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.799 ns sout\[22\]~69 23 COMB LCCOMB_X2_Y12_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.799 ns; Loc. = LCCOMB_X2_Y12_N16; Fanout = 2; COMB Node = 'sout\[22\]~69'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[21]~67 sout[22]~69 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.885 ns sout\[23\]~71 24 COMB LCCOMB_X2_Y12_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.885 ns; Loc. = LCCOMB_X2_Y12_N18; Fanout = 2; COMB Node = 'sout\[23\]~71'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[22]~69 sout[23]~71 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.971 ns sout\[24\]~73 25 COMB LCCOMB_X2_Y12_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 3.971 ns; Loc. = LCCOMB_X2_Y12_N20; Fanout = 2; COMB Node = 'sout\[24\]~73'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[23]~71 sout[24]~73 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.057 ns sout\[25\]~75 26 COMB LCCOMB_X2_Y12_N22 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.057 ns; Loc. = LCCOMB_X2_Y12_N22; Fanout = 1; COMB Node = 'sout\[25\]~75'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[24]~73 sout[25]~75 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.563 ns sout\[26\]~76 27 COMB LCCOMB_X2_Y12_N24 1 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 4.563 ns; Loc. = LCCOMB_X2_Y12_N24; Fanout = 1; COMB Node = 'sout\[26\]~76'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { sout[25]~75 sout[26]~76 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.671 ns sout\[26\] 28 REG LCFF_X2_Y12_N25 2 " "Info: 28: + IC(0.000 ns) + CELL(0.108 ns) = 4.671 ns; Loc. = LCFF_X2_Y12_N25; Fanout = 2; REG Node = 'sout\[26\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { sout[26]~76 sout[26] } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.571 ns ( 76.45 % ) " "Info: Total cell delay = 3.571 ns ( 76.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 23.55 % ) " "Info: Total interconnect delay = 1.100 ns ( 23.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "4.671 ns" { sout[0] sout[1]~27 sout[2]~29 sout[3]~31 sout[4]~33 sout[5]~35 sout[6]~37 sout[7]~39 sout[8]~41 sout[9]~43 sout[10]~45 sout[11]~47 sout[12]~49 sout[13]~51 sout[14]~53 sout[15]~55 sout[16]~57 sout[17]~59 sout[18]~61 sout[19]~63 sout[20]~65 sout[21]~67 sout[22]~69 sout[23]~71 sout[24]~73 sout[25]~75 sout[26]~76 sout[26] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "4.671 ns" { sout[0] {} sout[1]~27 {} sout[2]~29 {} sout[3]~31 {} sout[4]~33 {} sout[5]~35 {} sout[6]~37 {} sout[7]~39 {} sout[8]~41 {} sout[9]~43 {} sout[10]~45 {} sout[11]~47 {} sout[12]~49 {} sout[13]~51 {} sout[14]~53 {} sout[15]~55 {} sout[16]~57 {} sout[17]~59 {} sout[18]~61 {} sout[19]~63 {} sout[20]~65 {} sout[21]~67 {} sout[22]~69 {} sout[23]~71 {} sout[24]~73 {} sout[25]~75 {} sout[26]~76 {} sout[26] {} } { 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 2.792 ns + Shortest register " "Info: + Shortest clock path from clock \"clkin\" to destination register is 2.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clkin 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clkin'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clkin~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clkin~clkctrl'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.792 ns sout\[26\] 3 REG LCFF_X2_Y12_N25 2 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.792 ns; Loc. = LCFF_X2_Y12_N25; Fanout = 2; REG Node = 'sout\[26\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.509 ns" { clkin~clkctrl sout[26] } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.68 % ) " "Info: Total cell delay = 1.806 ns ( 64.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.32 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.792 ns" { clkin clkin~clkctrl sout[26] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.792 ns" { clkin {} clkin~combout {} clkin~clkctrl {} sout[26] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 2.792 ns - Longest register " "Info: - Longest clock path from clock \"clkin\" to source register is 2.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clkin 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clkin'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clkin~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clkin~clkctrl'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.792 ns sout\[0\] 3 REG LCFF_X2_Y12_N27 3 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.792 ns; Loc. = LCFF_X2_Y12_N27; Fanout = 3; REG Node = 'sout\[0\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.509 ns" { clkin~clkctrl sout[0] } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.68 % ) " "Info: Total cell delay = 1.806 ns ( 64.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.32 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.792 ns" { clkin clkin~clkctrl sout[0] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.792 ns" { clkin {} clkin~combout {} clkin~clkctrl {} sout[0] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.792 ns" { clkin clkin~clkctrl sout[26] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.792 ns" { clkin {} clkin~combout {} clkin~clkctrl {} sout[26] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.792 ns" { clkin clkin~clkctrl sout[0] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.792 ns" { clkin {} clkin~combout {} clkin~clkctrl {} sout[0] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "4.671 ns" { sout[0] sout[1]~27 sout[2]~29 sout[3]~31 sout[4]~33 sout[5]~35 sout[6]~37 sout[7]~39 sout[8]~41 sout[9]~43 sout[10]~45 sout[11]~47 sout[12]~49 sout[13]~51 sout[14]~53 sout[15]~55 sout[16]~57 sout[17]~59 sout[18]~61 sout[19]~63 sout[20]~65 sout[21]~67 sout[22]~69 sout[23]~71 sout[24]~73 sout[25]~75 sout[26]~76 sout[26] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "4.671 ns" { sout[0] {} sout[1]~27 {} sout[2]~29 {} sout[3]~31 {} sout[4]~33 {} sout[5]~35 {} sout[6]~37 {} sout[7]~39 {} sout[8]~41 {} sout[9]~43 {} sout[10]~45 {} sout[11]~47 {} sout[12]~49 {} sout[13]~51 {} sout[14]~53 {} sout[15]~55 {} sout[16]~57 {} sout[17]~59 {} sout[18]~61 {} sout[19]~63 {} sout[20]~65 {} sout[21]~67 {} sout[22]~69 {} sout[23]~71 {} sout[24]~73 {} sout[25]~75 {} sout[26]~76 {} sout[26] {} } { 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.792 ns" { clkin clkin~clkctrl sout[26] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.792 ns" { clkin {} clkin~combout {} clkin~clkctrl {} sout[26] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.792 ns" { clkin clkin~clkctrl sout[0] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.792 ns" { clkin {} clkin~combout {} clkin~clkctrl {} sout[0] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sout\[23\] ena0 clkin 5.011 ns register " "Info: tsu for register \"sout\[23\]\" (data pin = \"ena0\", clock pin = \"clkin\") is 5.011 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.843 ns + Longest pin register " "Info: + Longest pin to register delay is 7.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.025 ns) 1.025 ns ena0 1 PIN PIN_4 27 " "Info: 1: + IC(0.000 ns) + CELL(1.025 ns) = 1.025 ns; Loc. = PIN_4; Fanout = 27; PIN Node = 'ena0'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ena0 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.963 ns) + CELL(0.855 ns) 7.843 ns sout\[23\] 2 REG LCFF_X2_Y12_N19 3 " "Info: 2: + IC(5.963 ns) + CELL(0.855 ns) = 7.843 ns; Loc. = LCFF_X2_Y12_N19; Fanout = 3; REG Node = 'sout\[23\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "6.818 ns" { ena0 sout[23] } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.880 ns ( 23.97 % ) " "Info: Total cell delay = 1.880 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.963 ns ( 76.03 % ) " "Info: Total interconnect delay = 5.963 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "7.843 ns" { ena0 sout[23] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "7.843 ns" { ena0 {} ena0~combout {} sout[23] {} } { 0.000ns 0.000ns 5.963ns } { 0.000ns 1.025ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 2.792 ns - Shortest register " "Info: - Shortest clock path from clock \"clkin\" to destination register is 2.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clkin 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clkin'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clkin~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clkin~clkctrl'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.792 ns sout\[23\] 3 REG LCFF_X2_Y12_N19 3 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.792 ns; Loc. = LCFF_X2_Y12_N19; Fanout = 3; REG Node = 'sout\[23\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.509 ns" { clkin~clkctrl sout[23] } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.68 % ) " "Info: Total cell delay = 1.806 ns ( 64.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.32 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.792 ns" { clkin clkin~clkctrl sout[23] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.792 ns" { clkin {} clkin~combout {} clkin~clkctrl {} sout[23] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "7.843 ns" { ena0 sout[23] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "7.843 ns" { ena0 {} ena0~combout {} sout[23] {} } { 0.000ns 0.000ns 5.963ns } { 0.000ns 1.025ns 0.855ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.792 ns" { clkin clkin~clkctrl sout[23] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.792 ns" { clkin {} clkin~combout {} clkin~clkctrl {} sout[23] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkin out\[2\] sout\[25\] 7.234 ns register " "Info: tco from clock \"clkin\" to destination pin \"out\[2\]\" through register \"sout\[25\]\" is 7.234 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 2.792 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to source register is 2.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clkin 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clkin'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clkin~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clkin~clkctrl'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.792 ns sout\[25\] 3 REG LCFF_X2_Y12_N23 3 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.792 ns; Loc. = LCFF_X2_Y12_N23; Fanout = 3; REG Node = 'sout\[25\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.509 ns" { clkin~clkctrl sout[25] } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.68 % ) " "Info: Total cell delay = 1.806 ns ( 64.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.32 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.792 ns" { clkin clkin~clkctrl sout[25] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.792 ns" { clkin {} clkin~combout {} clkin~clkctrl {} sout[25] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.138 ns + Longest register pin " "Info: + Longest register to pin delay is 4.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sout\[25\] 1 REG LCFF_X2_Y12_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N23; Fanout = 3; REG Node = 'sout\[25\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sout[25] } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(3.116 ns) 4.138 ns out\[2\] 2 PIN PIN_6 0 " "Info: 2: + IC(1.022 ns) + CELL(3.116 ns) = 4.138 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'out\[2\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "4.138 ns" { sout[25] out[2] } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.116 ns ( 75.30 % ) " "Info: Total cell delay = 3.116 ns ( 75.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 24.70 % ) " "Info: Total interconnect delay = 1.022 ns ( 24.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "4.138 ns" { sout[25] out[2] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "4.138 ns" { sout[25] {} out[2] {} } { 0.000ns 1.022ns } { 0.000ns 3.116ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.792 ns" { clkin clkin~clkctrl sout[25] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.792 ns" { clkin {} clkin~combout {} clkin~clkctrl {} sout[25] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "4.138 ns" { sout[25] out[2] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "4.138 ns" { sout[25] {} out[2] {} } { 0.000ns 1.022ns } { 0.000ns 3.116ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sout\[13\] ena0 clkin -4.346 ns register " "Info: th for register \"sout\[13\]\" (data pin = \"ena0\", clock pin = \"clkin\") is -4.346 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 2.794 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to destination register is 2.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clkin 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clkin'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clkin~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clkin~clkctrl'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.666 ns) 2.794 ns sout\[13\] 3 REG LCFF_X2_Y13_N31 2 " "Info: 3: + IC(0.845 ns) + CELL(0.666 ns) = 2.794 ns; Loc. = LCFF_X2_Y13_N31; Fanout = 2; REG Node = 'sout\[13\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.511 ns" { clkin~clkctrl sout[13] } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.64 % ) " "Info: Total cell delay = 1.806 ns ( 64.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 35.36 % ) " "Info: Total interconnect delay = 0.988 ns ( 35.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.794 ns" { clkin clkin~clkctrl sout[13] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.794 ns" { clkin {} clkin~combout {} clkin~clkctrl {} sout[13] {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.446 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.025 ns) 1.025 ns ena0 1 PIN PIN_4 27 " "Info: 1: + IC(0.000 ns) + CELL(1.025 ns) = 1.025 ns; Loc. = PIN_4; Fanout = 27; PIN Node = 'ena0'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ena0 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.566 ns) + CELL(0.855 ns) 7.446 ns sout\[13\] 2 REG LCFF_X2_Y13_N31 2 " "Info: 2: + IC(5.566 ns) + CELL(0.855 ns) = 7.446 ns; Loc. = LCFF_X2_Y13_N31; Fanout = 2; REG Node = 'sout\[13\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "6.421 ns" { ena0 sout[13] } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.880 ns ( 25.25 % ) " "Info: Total cell delay = 1.880 ns ( 25.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.566 ns ( 74.75 % ) " "Info: Total interconnect delay = 5.566 ns ( 74.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "7.446 ns" { ena0 sout[13] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "7.446 ns" { ena0 {} ena0~combout {} sout[13] {} } { 0.000ns 0.000ns 5.566ns } { 0.000ns 1.025ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.794 ns" { clkin clkin~clkctrl sout[13] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.794 ns" { clkin {} clkin~combout {} clkin~clkctrl {} sout[13] {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "7.446 ns" { ena0 sout[13] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "7.446 ns" { ena0 {} ena0~combout {} sout[13] {} } { 0.000ns 0.000ns 5.566ns } { 0.000ns 1.025ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 21 16:42:53 2017 " "Info: Processing ended: Sat Oct 21 16:42:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
