$date
	Wed Oct 20 13:02:57 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 16 ! bus [15:0] $end
$var reg 1 " WE $end
$var reg 4 # address [3:0] $end
$var reg 1 $ clock $end
$var integer 32 % idx [31:0] $end
$scope module DUT $end
$var wire 1 " WE $end
$var wire 4 & address [3:0] $end
$var wire 1 $ clock $end
$var wire 16 ' bus [15:0] $end
$var reg 16 ( data_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
bx %
0$
bx #
x"
bx !
$end
#5
1$
#10
b0 #
b0 &
b0 %
0"
0$
#15
b1101110111011101 !
b1101110111011101 '
b1101110111011101 (
1$
#20
b1 #
b1 &
b1 %
0$
#25
b11110011101001 !
b11110011101001 '
b11110011101001 (
1$
#30
b10 #
b10 &
b10 %
0$
#35
b11001000110010 !
b11001000110010 '
b11001000110010 (
1$
#40
b11 #
b11 &
b11 %
0$
#45
b10010000000000 !
b10010000000000 '
b10010000000000 (
1$
#50
b100 #
b100 &
b100 %
0$
#55
b1000000011010 !
b1000000011010 '
b1000000011010 (
1$
#60
b101 #
b101 &
b101 %
0$
#65
b1010111100000001 !
b1010111100000001 '
b1010111100000001 (
1$
#70
b110 #
b110 &
b110 %
0$
#75
b11110011100001 !
b11110011100001 '
b11110011100001 (
1$
#80
b111 #
b111 &
b111 %
0$
#85
b100000001000001 !
b100000001000001 '
b100000001000001 (
1$
#90
b1000 #
b1000 &
b1000 %
0$
#95
b10001101001111 !
b10001101001111 '
b10001101001111 (
1$
#100
b1001 #
b1001 &
b1001 %
0$
#105
b1011101111011101 !
b1011101111011101 '
b1011101111011101 (
1$
#110
b1010 #
b1010 &
b1010 %
0$
#115
b1010111100000010 !
b1010111100000010 '
b1010111100000010 (
1$
#120
b1011 #
b1011 &
b1011 %
0$
#125
b1010111100000001 !
b1010111100000001 '
b1010111100000001 (
1$
#130
b1100 #
b1100 &
b1100 %
0$
#135
b1111011100001 !
b1111011100001 '
b1111011100001 (
1$
#140
b1101 #
b1101 &
b1101 %
0$
#145
b100000001000010 !
b100000001000010 '
b100000001000010 (
1$
#150
b1110 #
b1110 &
b1110 %
0$
#155
b10011001110000 !
b10011001110000 '
b10011001110000 (
1$
#160
b1111 #
b1111 &
b1111 %
0$
#165
b1111111111111111 !
b1111111111111111 '
b1111111111111111 (
1$
#170
b10000 %
0$
