#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 21 12:19:02 2024
# Process ID: 99200
# Current directory: /home/24CAP1G13/Desktop/CA_P1_G13/MCP
# Command line: vivado
# Log file: /home/24CAP1G13/Desktop/CA_P1_G13/MCP/vivado.log
# Journal file: /home/24CAP1G13/Desktop/CA_P1_G13/MCP/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/24CAP1G13/Desktop/CA_P1_G13/MCP/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/24CAP1G13/Desktop/CA_P1_G13/MCP/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eeesoft/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 7586.273 ; gain = 72.426 ; free physical = 479057 ; free virtual = 519641
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/MCP/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MCP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/MCP/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MCP_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/MCP/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto e6209bc10f2547bf9e738d43b718f40c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MCP_tb_behav xil_defaultlib.MCP_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto e6209bc10f2547bf9e738d43b718f40c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MCP_tb_behav xil_defaultlib.MCP_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'operation' [/home/24CAP1G13/Desktop/CA_P1_G13/MCP/project_1/project_1.srcs/sources_1/new/MCP.v:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'control' [/home/24CAP1G13/Desktop/CA_P1_G13/MCP/project_1/project_1.srcs/sources_1/new/MCP.v:62]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/MCP/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MCP_tb_behav -key {Behavioral:sim_1:Functional:MCP_tb} -tclbatch {MCP_tb.tcl} -view {/home/24CAP1G13/Desktop/CA_P1_G13/MCP/project_1/MCP_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/24CAP1G13/Desktop/CA_P1_G13/MCP/project_1/MCP_tb_behav.wcfg
source MCP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "/home/24CAP1G13/Desktop/CA_P1_G13/MCP/project_1/project_1.srcs/sim_1/new/MCP_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MCP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 8774.793 ; gain = 1095.305 ; free physical = 479068 ; free virtual = 519653
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 12:21:03 2024...
