0.6
2018.3
Dec  7 2018
00:33:28
D:/NEW/TYUT/FPGA/Project/uart_byte_tx/uart_byte_tx.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/NEW/TYUT/FPGA/Project/uart_byte_tx/uart_byte_tx.srcs/sim_1/new/uart_byte_tx_tb.v,1709903681,verilog,,,,uart_byte_tx_tb,,,,,,,,
D:/NEW/TYUT/FPGA/Project/uart_byte_tx/uart_byte_tx.srcs/sources_1/new/uart_byte_tx.v,1709903719,verilog,,D:/NEW/TYUT/FPGA/Project/uart_byte_tx/uart_byte_tx.srcs/sim_1/new/uart_byte_tx_tb.v,,uart_byte_tx,,,,,,,,
