ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program â€“ VSD
Welcome to my SoC Tapeout journey with VSD!
This repository chronicles my weekly milestones as I progress through the program.

The program guides us through the complete SoC design flow â€” from RTL coding to final GDSII â€” leveraging open-source EDA tools. As part of Indiaâ€™s largest RISC-V tapeout initiative with 3500+ contributors, itâ€™s an exciting step in building our semiconductor ecosystem.

ğŸ“… Week 0 â€” Environment Setup & Tools

Task	Description	Status
Task 0	âš™ï¸ Installed and configured Icarus Verilog, Yosys, and GTKWave	âœ… Completed

âœ¨ Takeaways from Week 0

Successfully installed and tested essential open-source digital design tools.

Understood how to set up the development environment for RTL synthesis and verification.

Ready to move into the RTL â†’ GDSII workflow in upcoming weeks.
