## Objective

Test bus timing of certain CPU instructions.

Each test contains of 7 test sections. In each section, 5 interrupts are triggered by the Copper. In the IRQ handler, a command is run and timing is visualized by color bars. The test sections differ in the number of enabled bitplanes. 


Dirk Hoffmann, 2020
