strict digraph "" {
	node [label="\N"];
	"146:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f88749b4bd0>",
		fillcolor=springgreen,
		label="146:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"148:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f88749b4c50>",
		fillcolor=springgreen,
		label="148:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"146:IF" -> "148:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=146];
	"147:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749d95d0>",
		fillcolor=firebrick,
		label="147:NS
Txd <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749d95d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"146:IF" -> "147:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=146];
	"153:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749b4e90>",
		fillcolor=firebrick,
		label="153:NS
Txd <= { 4'b0, MTxD_dl1[7:4] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749b4e90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_145:AL"	 [def_var="['Txd']",
		label="Leaf_145:AL"];
	"153:NS" -> "Leaf_145:AL"	 [cond="[]",
		lineno=None];
	"145:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f88749b4a50>",
		clk_sens=True,
		fillcolor=gold,
		label="145:AL",
		sens="['MAC_tx_clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'MTxEn_dl1', 'MTxD_dl1', 'Speed', 'Tx_odd_data_ptr']"];
	"145:AL" -> "146:IF"	 [cond="[]",
		lineno=None];
	"149:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749d9350>",
		fillcolor=firebrick,
		label="149:NS
Txd <= MTxD_dl1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749d9350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"149:NS" -> "Leaf_145:AL"	 [cond="[]",
		lineno=None];
	"151:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749c9cd0>",
		fillcolor=firebrick,
		label="151:NS
Txd <= { 4'b0, MTxD_dl1[3:0] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749c9cd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"151:NS" -> "Leaf_145:AL"	 [cond="[]",
		lineno=None];
	"152:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f88749b4cd0>",
		fillcolor=springgreen,
		label="152:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"152:IF" -> "153:NS"	 [cond="['MTxEn_dl1', 'Tx_odd_data_ptr']",
		label="(MTxEn_dl1 && Tx_odd_data_ptr)",
		lineno=152];
	"155:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749b4d10>",
		fillcolor=firebrick,
		label="155:NS
Txd <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749b4d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"152:IF" -> "155:NS"	 [cond="['MTxEn_dl1', 'Tx_odd_data_ptr']",
		label="!((MTxEn_dl1 && Tx_odd_data_ptr))",
		lineno=152];
	"150:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f88749b4c90>",
		fillcolor=springgreen,
		label="150:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"150:IF" -> "151:NS"	 [cond="['MTxEn_dl1', 'Tx_odd_data_ptr']",
		label="(MTxEn_dl1 && !Tx_odd_data_ptr)",
		lineno=150];
	"150:IF" -> "152:IF"	 [cond="['MTxEn_dl1', 'Tx_odd_data_ptr']",
		label="!((MTxEn_dl1 && !Tx_odd_data_ptr))",
		lineno=150];
	"148:IF" -> "149:NS"	 [cond="['Speed', 'MTxEn_dl1']",
		label="(Speed[2] && MTxEn_dl1)",
		lineno=148];
	"148:IF" -> "150:IF"	 [cond="['Speed', 'MTxEn_dl1']",
		label="!((Speed[2] && MTxEn_dl1))",
		lineno=148];
	"147:NS" -> "Leaf_145:AL"	 [cond="[]",
		lineno=None];
	"155:NS" -> "Leaf_145:AL"	 [cond="[]",
		lineno=None];
}
