Start time: 23:58:31 on Sep 03,2016
qverilog -f 7-02_run.f 
-- Compiling package operation_types
-- Compiling module simple_alu
-- Importing package operation_types
-- Compiling module test
-- Compiling module top

Top level modules:
	top
# vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.5 win64 Feb 13 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.operation_types(fast)
# Loading work.top(fast)
# run -all
# At    5ns: a=6, b=2, opcode=ADD:  EXPECT: result = 8, ACTUAL: 8 OK
# At   10ns: a=6, b=2, opcode=SUB:  EXPECT: result = 4, ACTUAL: 4 OK
# At   15ns: a=6, b=2, opcode=MUL:  EXPECT: result = 12, ACTUAL: 12 OK
# At   20ns: a=6, b=2, opcode=DIV:  EXPECT: result = 3, ACTUAL: 3 OK
# ** Note: $finish    : 7-02_testbench.sv(30)
#    Time: 25 ns  Iteration: 0  Instance: /top/test
# End time: 23:58:32 on Sep 03,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
