#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Feb  1 17:57:35 2021
# Process ID: 19340
# Current directory: D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Project/MS.CnnAccFPGA/Ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.cache/ip 
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9556
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1076.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'design_1' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4322' bound to instance 'design_1_i' of component 'design_1' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4352]
INFO: [Synth 8-3491] module 'design_1_ConvAccelerator_0_0' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_ConvAccelerator_0_0_stub.vhdl:5' bound to instance 'ConvAccelerator_0' of component 'design_1_ConvAccelerator_0_0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4891]
INFO: [Synth 8-638] synthesizing module 'design_1_ConvAccelerator_0_0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_ConvAccelerator_0_0_stub.vhdl:54]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4468]
INFO: [Synth 8-3491] module 'design_1_axi_dma_0_0' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_axi_dma_0_0_stub.vhdl:5' bound to instance 'axi_dma_0' of component 'design_1_axi_dma_0_0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4937]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_axi_dma_0_0_stub.vhdl:75]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2331]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1R706YB' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:415]
INFO: [Synth 8-3491] module 'design_1_auto_pc_3' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_auto_pc_3_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_3' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:658]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_3' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_auto_pc_3_stub.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1R706YB' (1#1) [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:415]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1324]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (2#1) [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1324]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1W60HW0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1867]
INFO: [Synth 8-3491] module 'design_1_auto_us_0' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_auto_us_0_stub.vhdl:5' bound to instance 'auto_us' of component 'design_1_auto_us_0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1968]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_auto_us_0_stub.vhdl:45]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1W60HW0' (3#1) [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1867]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_8NCF02' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2053]
INFO: [Synth 8-3491] module 'design_1_auto_us_1' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_auto_us_1_stub.vhdl:5' bound to instance 'auto_us' of component 'design_1_auto_us_1' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2172]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_auto_us_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_8NCF02' (4#1) [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2053]
INFO: [Synth 8-3491] module 'design_1_xbar_1' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_1' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_xbar_1_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (5#1) [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2331]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5112]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_processing_system7_0_0_stub.vhdl:122]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3383]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:78]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:261]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_auto_pc_0_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (6#1) [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:812]
INFO: [Synth 8-3491] module 'design_1_auto_pc_1' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_1' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:998]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_auto_pc_1_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (7#1) [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:812]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1145]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (8#1) [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1145]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1502]
INFO: [Synth 8-3491] module 'design_1_auto_pc_2' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_2' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1743]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_auto_pc_2_stub.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (9#1) [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1502]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4125]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_xbar_0_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (10#1) [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3383]
INFO: [Synth 8-3491] module 'design_1_rst_ps7_0_20M_0' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_rst_ps7_0_20M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_20M' of component 'design_1_rst_ps7_0_20M_0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5350]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_20M_0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_rst_ps7_0_20M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_system_ila_0_0' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_system_ila_0_0_stub.vhdl:5' bound to instance 'system_ila_0' of component 'design_1_system_ila_0_0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5363]
INFO: [Synth 8-638] synthesizing module 'design_1_system_ila_0_0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/.Xil/Vivado-19340-DESKTOP-BJ9E846/realtime/design_1_system_ila_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_xlconcat_0_0' declared at 'd:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58' bound to instance 'xlconcat_0' of component 'design_1_xlconcat_0_0' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5373]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (11#1) [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (12#1) [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'design_1' (13#1) [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4352]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (14#1) [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.477 ; gain = 66.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.477 ; gain = 66.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.477 ; gain = 66.629
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1143.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
WARNING: [Vivado 12-584] No ports matched ''. [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc:2]
Finished Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_ConvAccelerator_0_0/design_1_ConvAccelerator_0_0/design_1_ConvAccelerator_0_0_in_context.xdc] for cell 'design_1_i/ConvAccelerator_0'
Finished Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_ConvAccelerator_0_0/design_1_ConvAccelerator_0_0/design_1_ConvAccelerator_0_0_in_context.xdc] for cell 'design_1_i/ConvAccelerator_0'
Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_20M_0/design_1_rst_ps7_0_20M_0/design_1_rst_ps7_0_20M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_20M'
Finished Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_20M_0/design_1_rst_ps7_0_20M_0/design_1_rst_ps7_0_20M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_20M'
Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/xbar'
Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'
Finished Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'
Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us'
Finished Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us'
Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Finished Parsing XDC File [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Parsing XDC File [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1227.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1227.715 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1227.715 ; gain = 150.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1227.715 ; gain = 150.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ConvAccelerator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_20M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1227.715 ; gain = 150.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1227.715 ; gain = 150.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1227.715 ; gain = 150.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1227.715 ; gain = 150.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1227.715 ; gain = 150.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1239.719 ; gain = 162.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1245.512 ; gain = 168.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1245.512 ; gain = 168.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1245.512 ; gain = 168.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1245.512 ; gain = 168.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1245.512 ; gain = 168.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1245.512 ; gain = 168.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_xbar_1                 |         1|
|2     |design_1_auto_pc_3              |         1|
|3     |design_1_auto_us_0              |         1|
|4     |design_1_auto_us_1              |         1|
|5     |design_1_xbar_0                 |         1|
|6     |design_1_auto_pc_0              |         1|
|7     |design_1_auto_pc_1              |         1|
|8     |design_1_auto_pc_2              |         1|
|9     |design_1_ConvAccelerator_0_0    |         1|
|10    |design_1_axi_dma_0_0            |         1|
|11    |design_1_processing_system7_0_0 |         1|
|12    |design_1_rst_ps7_0_20M_0        |         1|
|13    |design_1_system_ila_0_0         |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |design_1_ConvAccelerator_0_0_bbox    |     1|
|2     |design_1_auto_pc_0_bbox              |     1|
|3     |design_1_auto_pc_1_bbox              |     1|
|4     |design_1_auto_pc_2_bbox              |     1|
|5     |design_1_auto_pc_3_bbox              |     1|
|6     |design_1_auto_us_0_bbox              |     1|
|7     |design_1_auto_us_1_bbox              |     1|
|8     |design_1_axi_dma_0_0_bbox            |     1|
|9     |design_1_processing_system7_0_0_bbox |     1|
|10    |design_1_rst_ps7_0_20M_0_bbox        |     1|
|11    |design_1_system_ila_0_0_bbox         |     1|
|12    |design_1_xbar_0_bbox                 |     1|
|13    |design_1_xbar_1_bbox                 |     1|
+------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1245.512 ; gain = 168.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1245.512 ; gain = 84.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1245.512 ; gain = 168.664
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1245.512 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1267.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1272.055 ; gain = 195.207
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/System_Project1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  1 17:58:14 2021...
