--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml topMod.twx topMod.ncd -o topMod.twr topMod.pcf -ucf
Org-Sword.ucf

Design file:              topMod.ncd
Physical constraint file: topMod.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10899 paths analyzed, 963 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.488ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_30 (SLICE_X54Y57.B5), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.566ns (Levels of Logic = 7)
  Clock Path Skew:      -0.143ns (0.988 - 1.131)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO19 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y61.B6      net (fanout=1)        0.521   XLXN_120<19>
    SLICE_X53Y61.B       Tilo                  0.043   U5/M0/Mmux_o111
                                                       U4/Mmux_Cpu_data4bus111
    SLICE_X53Y61.C6      net (fanout=32)       0.105   Data_in<19>
    SLICE_X53Y61.C       Tilo                  0.043   U5/M0/Mmux_o111
                                                       U5/M0/Mmux_o112
    SLICE_X52Y60.C2      net (fanout=2)        0.438   U5/M0/Mmux_o111
    SLICE_X52Y60.C       Tilo                  0.043   U6/M2/buffer<19>
                                                       U5/M0/Mmux_o113
    SLICE_X53Y58.B4      net (fanout=12)       0.528   Disp_num<19>
    SLICE_X53Y58.B       Tilo                  0.043   U6/SM1/M4/MSEG/XLXN_26
                                                       U6/SM1/M4/MSEG/XLXI_20
    SLICE_X52Y58.A6      net (fanout=2)        0.318   U6/SM1/M4/MSEG/XLXN_74
    SLICE_X52Y58.A       Tilo                  0.043   U6/M2/buffer<29>
                                                       U6/SM1/M4/MSEG/XLXI_48
    SLICE_X54Y57.C3      net (fanout=1)        0.363   U6/XLXN_6<30>
    SLICE_X54Y57.CMUX    Tilo                  0.139   U6/M2/buffer<30>
                                                       U6/MUXSH2M/Mmux_o241
    SLICE_X54Y57.B5      net (fanout=1)        0.161   U6/SEGMENT<30>
    SLICE_X54Y57.CLK     Tas                  -0.022   U6/M2/buffer<30>
                                                       U6/M2/buffer_30_rstpot
                                                       U6/M2/buffer_30
    -------------------------------------------------  ---------------------------
    Total                                      4.566ns (2.132ns logic, 2.434ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.479ns (Levels of Logic = 7)
  Clock Path Skew:      -0.143ns (0.988 - 1.131)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO18 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y60.A6      net (fanout=1)        0.314   XLXN_120<18>
    SLICE_X61Y60.A       Tilo                  0.043   U5/M0/Mmux_o101
                                                       U4/Mmux_Cpu_data4bus101
    SLICE_X61Y60.B5      net (fanout=32)       0.156   Data_in<18>
    SLICE_X61Y60.B       Tilo                  0.043   U5/M0/Mmux_o101
                                                       U5/M0/Mmux_o102
    SLICE_X53Y59.C1      net (fanout=2)        0.569   U5/M0/Mmux_o101
    SLICE_X53Y59.C       Tilo                  0.043   U6/M2/buffer<21>
                                                       U5/M0/Mmux_o103
    SLICE_X53Y58.B5      net (fanout=12)       0.466   Disp_num<18>
    SLICE_X53Y58.B       Tilo                  0.043   U6/SM1/M4/MSEG/XLXN_26
                                                       U6/SM1/M4/MSEG/XLXI_20
    SLICE_X52Y58.A6      net (fanout=2)        0.318   U6/SM1/M4/MSEG/XLXN_74
    SLICE_X52Y58.A       Tilo                  0.043   U6/M2/buffer<29>
                                                       U6/SM1/M4/MSEG/XLXI_48
    SLICE_X54Y57.C3      net (fanout=1)        0.363   U6/XLXN_6<30>
    SLICE_X54Y57.CMUX    Tilo                  0.139   U6/M2/buffer<30>
                                                       U6/MUXSH2M/Mmux_o241
    SLICE_X54Y57.B5      net (fanout=1)        0.161   U6/SEGMENT<30>
    SLICE_X54Y57.CLK     Tas                  -0.022   U6/M2/buffer<30>
                                                       U6/M2/buffer_30_rstpot
                                                       U6/M2/buffer_30
    -------------------------------------------------  ---------------------------
    Total                                      4.479ns (2.132ns logic, 2.347ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.426ns (Levels of Logic = 7)
  Clock Path Skew:      -0.143ns (0.988 - 1.131)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO16 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X54Y58.C5      net (fanout=1)        0.495   XLXN_120<16>
    SLICE_X54Y58.C       Tilo                  0.043   U5/M0/Mmux_o81
                                                       U4/Mmux_Cpu_data4bus81
    SLICE_X54Y58.D4      net (fanout=32)       0.261   Data_in<16>
    SLICE_X54Y58.D       Tilo                  0.043   U5/M0/Mmux_o81
                                                       U5/M0/Mmux_o82
    SLICE_X52Y58.D2      net (fanout=2)        0.446   U5/M0/Mmux_o81
    SLICE_X52Y58.D       Tilo                  0.043   U6/M2/buffer<29>
                                                       U5/M0/Mmux_o83
    SLICE_X53Y58.B6      net (fanout=12)       0.250   Disp_num<16>
    SLICE_X53Y58.B       Tilo                  0.043   U6/SM1/M4/MSEG/XLXN_26
                                                       U6/SM1/M4/MSEG/XLXI_20
    SLICE_X52Y58.A6      net (fanout=2)        0.318   U6/SM1/M4/MSEG/XLXN_74
    SLICE_X52Y58.A       Tilo                  0.043   U6/M2/buffer<29>
                                                       U6/SM1/M4/MSEG/XLXI_48
    SLICE_X54Y57.C3      net (fanout=1)        0.363   U6/XLXN_6<30>
    SLICE_X54Y57.CMUX    Tilo                  0.139   U6/M2/buffer<30>
                                                       U6/MUXSH2M/Mmux_o241
    SLICE_X54Y57.B5      net (fanout=1)        0.161   U6/SEGMENT<30>
    SLICE_X54Y57.CLK     Tas                  -0.022   U6/M2/buffer<30>
                                                       U6/M2/buffer_30_rstpot
                                                       U6/M2/buffer_30
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (2.132ns logic, 2.294ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_31 (SLICE_X53Y57.B5), 110 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.511ns (Levels of Logic = 7)
  Clock Path Skew:      -0.141ns (0.990 - 1.131)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO18 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y60.A6      net (fanout=1)        0.314   XLXN_120<18>
    SLICE_X61Y60.A       Tilo                  0.043   U5/M0/Mmux_o101
                                                       U4/Mmux_Cpu_data4bus101
    SLICE_X61Y60.B5      net (fanout=32)       0.156   Data_in<18>
    SLICE_X61Y60.B       Tilo                  0.043   U5/M0/Mmux_o101
                                                       U5/M0/Mmux_o102
    SLICE_X53Y59.C1      net (fanout=2)        0.569   U5/M0/Mmux_o101
    SLICE_X53Y59.C       Tilo                  0.043   U6/M2/buffer<21>
                                                       U5/M0/Mmux_o103
    SLICE_X55Y58.A4      net (fanout=12)       0.539   Disp_num<18>
    SLICE_X55Y58.A       Tilo                  0.043   U6/XLXN_6<26>
                                                       U6/SM1/M4/MSEG/XLXI_7
    SLICE_X52Y59.B6      net (fanout=2)        0.308   U6/SM1/M4/MSEG/XLXN_27
    SLICE_X52Y59.B       Tilo                  0.043   U6/M2/buffer<53>
                                                       U6/SM1/M4/MSEG/XLXI_47
    SLICE_X53Y57.C5      net (fanout=1)        0.314   U6/XLXN_6<31>
    SLICE_X53Y57.CMUX    Tilo                  0.137   U6/M2/buffer<31>
                                                       U6/MUXSH2M/Mmux_o251
    SLICE_X53Y57.B5      net (fanout=1)        0.149   U6/SEGMENT<31>
    SLICE_X53Y57.CLK     Tas                   0.010   U6/M2/buffer<31>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (2.162ns logic, 2.349ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.475ns (Levels of Logic = 7)
  Clock Path Skew:      -0.141ns (0.990 - 1.131)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO19 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y61.B6      net (fanout=1)        0.521   XLXN_120<19>
    SLICE_X53Y61.B       Tilo                  0.043   U5/M0/Mmux_o111
                                                       U4/Mmux_Cpu_data4bus111
    SLICE_X53Y61.C6      net (fanout=32)       0.105   Data_in<19>
    SLICE_X53Y61.C       Tilo                  0.043   U5/M0/Mmux_o111
                                                       U5/M0/Mmux_o112
    SLICE_X52Y60.C2      net (fanout=2)        0.438   U5/M0/Mmux_o111
    SLICE_X52Y60.C       Tilo                  0.043   U6/M2/buffer<19>
                                                       U5/M0/Mmux_o113
    SLICE_X55Y58.A5      net (fanout=12)       0.478   Disp_num<19>
    SLICE_X55Y58.A       Tilo                  0.043   U6/XLXN_6<26>
                                                       U6/SM1/M4/MSEG/XLXI_7
    SLICE_X52Y59.B6      net (fanout=2)        0.308   U6/SM1/M4/MSEG/XLXN_27
    SLICE_X52Y59.B       Tilo                  0.043   U6/M2/buffer<53>
                                                       U6/SM1/M4/MSEG/XLXI_47
    SLICE_X53Y57.C5      net (fanout=1)        0.314   U6/XLXN_6<31>
    SLICE_X53Y57.CMUX    Tilo                  0.137   U6/M2/buffer<31>
                                                       U6/MUXSH2M/Mmux_o251
    SLICE_X53Y57.B5      net (fanout=1)        0.149   U6/SEGMENT<31>
    SLICE_X53Y57.CLK     Tas                   0.010   U6/M2/buffer<31>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.475ns (2.162ns logic, 2.313ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.473ns (Levels of Logic = 7)
  Clock Path Skew:      -0.141ns (0.990 - 1.131)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO16 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X54Y58.C5      net (fanout=1)        0.495   XLXN_120<16>
    SLICE_X54Y58.C       Tilo                  0.043   U5/M0/Mmux_o81
                                                       U4/Mmux_Cpu_data4bus81
    SLICE_X54Y58.D4      net (fanout=32)       0.261   Data_in<16>
    SLICE_X54Y58.D       Tilo                  0.043   U5/M0/Mmux_o81
                                                       U5/M0/Mmux_o82
    SLICE_X52Y58.D2      net (fanout=2)        0.446   U5/M0/Mmux_o81
    SLICE_X52Y58.D       Tilo                  0.043   U6/M2/buffer<29>
                                                       U5/M0/Mmux_o83
    SLICE_X54Y59.B5      net (fanout=12)       0.294   Disp_num<16>
    SLICE_X54Y59.B       Tilo                  0.043   U6/SM1/M1/MSEG/XLXN_26
                                                       U6/SM1/M4/MSEG/XLXI_8
    SLICE_X52Y59.B3      net (fanout=1)        0.352   U6/SM1/M4/MSEG/XLXN_28
    SLICE_X52Y59.B       Tilo                  0.043   U6/M2/buffer<53>
                                                       U6/SM1/M4/MSEG/XLXI_47
    SLICE_X53Y57.C5      net (fanout=1)        0.314   U6/XLXN_6<31>
    SLICE_X53Y57.CMUX    Tilo                  0.137   U6/M2/buffer<31>
                                                       U6/MUXSH2M/Mmux_o251
    SLICE_X53Y57.B5      net (fanout=1)        0.149   U6/SEGMENT<31>
    SLICE_X53Y57.CLK     Tas                   0.010   U6/M2/buffer<31>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.473ns (2.162ns logic, 2.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_58 (SLICE_X51Y58.B5), 87 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.385ns (Levels of Logic = 6)
  Clock Path Skew:      -0.142ns (0.989 - 1.131)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO1  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y58.C6      net (fanout=1)        0.591   XLXN_120<1>
    SLICE_X59Y58.C       Tilo                  0.043   U1/DataPath/U2_2/register_31<961>
                                                       U4/Mmux_Cpu_data4bus121
    SLICE_X58Y57.C5      net (fanout=32)       0.258   Data_in<1>
    SLICE_X58Y57.CMUX    Tilo                  0.239   U6/SM1/M0/MSEG/XLXN_26
                                                       U5/M0/Mmux_o123_G
                                                       U5/M0/Mmux_o123
    SLICE_X57Y56.C5      net (fanout=13)       0.294   Disp_num<1>
    SLICE_X57Y56.C       Tilo                  0.043   U6/XLXN_6<58>
                                                       U6/SM1/M0/MSEG/XLXI_7
    SLICE_X57Y56.D4      net (fanout=2)        0.242   U6/SM1/M0/MSEG/XLXN_27
    SLICE_X57Y56.D       Tilo                  0.043   U6/XLXN_6<58>
                                                       U6/SM1/M0/MSEG/XLXI_52
    SLICE_X51Y58.D3      net (fanout=1)        0.547   U6/XLXN_6<58>
    SLICE_X51Y58.D       Tilo                  0.043   U6/M2/buffer<26>
                                                       U6/MUXSH2M/Mmux_o541
    SLICE_X51Y58.B5      net (fanout=1)        0.232   U6/SEGMENT<58>
    SLICE_X51Y58.CLK     Tas                   0.010   U6/M2/buffer<26>
                                                       U6/M2/buffer_58_rstpot
                                                       U6/M2/buffer_58
    -------------------------------------------------  ---------------------------
    Total                                      4.385ns (2.221ns logic, 2.164ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.313ns (Levels of Logic = 5)
  Clock Path Skew:      -0.142ns (0.989 - 1.131)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO1  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y58.C6      net (fanout=1)        0.591   XLXN_120<1>
    SLICE_X59Y58.C       Tilo                  0.043   U1/DataPath/U2_2/register_31<961>
                                                       U4/Mmux_Cpu_data4bus121
    SLICE_X58Y57.C5      net (fanout=32)       0.258   Data_in<1>
    SLICE_X58Y57.CMUX    Tilo                  0.239   U6/SM1/M0/MSEG/XLXN_26
                                                       U5/M0/Mmux_o123_G
                                                       U5/M0/Mmux_o123
    SLICE_X57Y56.D1      net (fanout=13)       0.507   Disp_num<1>
    SLICE_X57Y56.D       Tilo                  0.043   U6/XLXN_6<58>
                                                       U6/SM1/M0/MSEG/XLXI_52
    SLICE_X51Y58.D3      net (fanout=1)        0.547   U6/XLXN_6<58>
    SLICE_X51Y58.D       Tilo                  0.043   U6/M2/buffer<26>
                                                       U6/MUXSH2M/Mmux_o541
    SLICE_X51Y58.B5      net (fanout=1)        0.232   U6/SEGMENT<58>
    SLICE_X51Y58.CLK     Tas                   0.010   U6/M2/buffer<26>
                                                       U6/M2/buffer_58_rstpot
                                                       U6/M2/buffer_58
    -------------------------------------------------  ---------------------------
    Total                                      4.313ns (2.178ns logic, 2.135ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.245ns (Levels of Logic = 6)
  Clock Path Skew:      -0.142ns (0.989 - 1.131)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO2  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y57.C6      net (fanout=1)        0.409   XLXN_120<2>
    SLICE_X61Y57.C       Tilo                  0.043   Disp_num<2>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X61Y57.D4      net (fanout=32)       0.249   Data_in<2>
    SLICE_X61Y57.D       Tilo                  0.043   Disp_num<2>
                                                       U5/M0/Mmux_o234
    SLICE_X57Y56.C4      net (fanout=14)       0.541   Disp_num<2>
    SLICE_X57Y56.C       Tilo                  0.043   U6/XLXN_6<58>
                                                       U6/SM1/M0/MSEG/XLXI_7
    SLICE_X57Y56.D4      net (fanout=2)        0.242   U6/SM1/M0/MSEG/XLXN_27
    SLICE_X57Y56.D       Tilo                  0.043   U6/XLXN_6<58>
                                                       U6/SM1/M0/MSEG/XLXI_52
    SLICE_X51Y58.D3      net (fanout=1)        0.547   U6/XLXN_6<58>
    SLICE_X51Y58.D       Tilo                  0.043   U6/M2/buffer<26>
                                                       U6/MUXSH2M/Mmux_o541
    SLICE_X51Y58.B5      net (fanout=1)        0.232   U6/SEGMENT<58>
    SLICE_X51Y58.CLK     Tas                   0.010   U6/M2/buffer<26>
                                                       U6/M2/buffer_58_rstpot
                                                       U6/M2/buffer_58
    -------------------------------------------------  ---------------------------
    Total                                      4.245ns (2.025ns logic, 2.220ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_61 (SLICE_X56Y58.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_62 (FF)
  Destination:          U6/M2/buffer_61 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.671 - 0.480)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_62 to U6/M2/buffer_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y57.AQ      Tcko                  0.118   U6/M2/buffer<30>
                                                       U6/M2/buffer_62
    SLICE_X56Y58.A5      net (fanout=2)        0.183   U6/M2/buffer<62>
    SLICE_X56Y58.CLK     Tah         (-Th)     0.032   U6/M2/buffer<61>
                                                       U6/M2/buffer_61_rstpot
                                                       U6/M2/buffer_61
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.086ns logic, 0.183ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_10 (SLICE_X58Y66.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_11 (FF)
  Destination:          U6/M2/buffer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 1)
  Clock Path Skew:      0.188ns (0.665 - 0.477)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_11 to U6/M2/buffer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y63.AQ      Tcko                  0.118   U6/M2/buffer<11>
                                                       U6/M2/buffer_11
    SLICE_X58Y66.C5      net (fanout=2)        0.250   U6/M2/buffer<11>
    SLICE_X58Y66.CLK     Tah         (-Th)     0.059   U6/M2/buffer<10>
                                                       U6/M2/buffer_10_rstpot
                                                       U6/M2/buffer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.059ns logic, 0.250ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_11 (SLICE_X54Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_12 (FF)
  Destination:          U6/M2/buffer_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 1)
  Clock Path Skew:      0.193ns (0.667 - 0.474)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_12 to U6/M2/buffer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y69.AQ      Tcko                  0.100   U6/M2/buffer<12>
                                                       U6/M2/buffer_12
    SLICE_X54Y63.A6      net (fanout=2)        0.277   U6/M2/buffer<12>
    SLICE_X54Y63.CLK     Tah         (-Th)     0.059   U6/M2/buffer<11>
                                                       U6/M2/buffer_11_rstpot
                                                       U6/M2/buffer_11
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.041ns logic, 0.277ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y12.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y12.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y12.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.842|    4.744|    1.165|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10899 paths, 0 nets, and 2317 connections

Design statistics:
   Minimum period:   9.488ns{1}   (Maximum frequency: 105.396MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jun 21 22:36:30 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5121 MB



